
CELKA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000520c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  080052cc  080052cc  000062cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005360  08005360  0000700c  2**0
                  CONTENTS
  4 .ARM          00000000  08005360  08005360  0000700c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005360  08005360  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005360  08005360  00006360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005364  08005364  00006364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08005368  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e0  2000000c  08005374  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ec  08005374  000071ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e390  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002808  00000000  00000000  000153c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df8  00000000  00000000  00017bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aaf  00000000  00000000  000189c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014913  00000000  00000000  00019477  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011a69  00000000  00000000  0002dd8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008018f  00000000  00000000  0003f7f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf982  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030e8  00000000  00000000  000bf9c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000c2ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080052b4 	.word	0x080052b4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080052b4 	.word	0x080052b4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	0018      	movs	r0, r3
 800022a:	230c      	movs	r3, #12
 800022c:	001a      	movs	r2, r3
 800022e:	2100      	movs	r1, #0
 8000230:	f005 f814 	bl	800525c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000234:	4b37      	ldr	r3, [pc, #220]	@ (8000314 <MX_ADC1_Init+0xf4>)
 8000236:	4a38      	ldr	r2, [pc, #224]	@ (8000318 <MX_ADC1_Init+0xf8>)
 8000238:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800023a:	4b36      	ldr	r3, [pc, #216]	@ (8000314 <MX_ADC1_Init+0xf4>)
 800023c:	22c0      	movs	r2, #192	@ 0xc0
 800023e:	0612      	lsls	r2, r2, #24
 8000240:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000242:	4b34      	ldr	r3, [pc, #208]	@ (8000314 <MX_ADC1_Init+0xf4>)
 8000244:	2200      	movs	r2, #0
 8000246:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000248:	4b32      	ldr	r3, [pc, #200]	@ (8000314 <MX_ADC1_Init+0xf4>)
 800024a:	2200      	movs	r2, #0
 800024c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800024e:	4b31      	ldr	r3, [pc, #196]	@ (8000314 <MX_ADC1_Init+0xf4>)
 8000250:	2280      	movs	r2, #128	@ 0x80
 8000252:	0392      	lsls	r2, r2, #14
 8000254:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000256:	4b2f      	ldr	r3, [pc, #188]	@ (8000314 <MX_ADC1_Init+0xf4>)
 8000258:	2208      	movs	r2, #8
 800025a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800025c:	4b2d      	ldr	r3, [pc, #180]	@ (8000314 <MX_ADC1_Init+0xf4>)
 800025e:	2200      	movs	r2, #0
 8000260:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000262:	4b2c      	ldr	r3, [pc, #176]	@ (8000314 <MX_ADC1_Init+0xf4>)
 8000264:	2200      	movs	r2, #0
 8000266:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000268:	4b2a      	ldr	r3, [pc, #168]	@ (8000314 <MX_ADC1_Init+0xf4>)
 800026a:	2200      	movs	r2, #0
 800026c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 800026e:	4b29      	ldr	r3, [pc, #164]	@ (8000314 <MX_ADC1_Init+0xf4>)
 8000270:	2202      	movs	r2, #2
 8000272:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000274:	4b27      	ldr	r3, [pc, #156]	@ (8000314 <MX_ADC1_Init+0xf4>)
 8000276:	2220      	movs	r2, #32
 8000278:	2100      	movs	r1, #0
 800027a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 800027c:	4b25      	ldr	r3, [pc, #148]	@ (8000314 <MX_ADC1_Init+0xf4>)
 800027e:	2298      	movs	r2, #152	@ 0x98
 8000280:	00d2      	lsls	r2, r2, #3
 8000282:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000284:	4b23      	ldr	r3, [pc, #140]	@ (8000314 <MX_ADC1_Init+0xf4>)
 8000286:	2280      	movs	r2, #128	@ 0x80
 8000288:	00d2      	lsls	r2, r2, #3
 800028a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800028c:	4b21      	ldr	r3, [pc, #132]	@ (8000314 <MX_ADC1_Init+0xf4>)
 800028e:	222c      	movs	r2, #44	@ 0x2c
 8000290:	2100      	movs	r1, #0
 8000292:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000294:	4b1f      	ldr	r3, [pc, #124]	@ (8000314 <MX_ADC1_Init+0xf4>)
 8000296:	2200      	movs	r2, #0
 8000298:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800029a:	4b1e      	ldr	r3, [pc, #120]	@ (8000314 <MX_ADC1_Init+0xf4>)
 800029c:	2200      	movs	r2, #0
 800029e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80002a0:	4b1c      	ldr	r3, [pc, #112]	@ (8000314 <MX_ADC1_Init+0xf4>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80002a6:	4b1b      	ldr	r3, [pc, #108]	@ (8000314 <MX_ADC1_Init+0xf4>)
 80002a8:	223c      	movs	r2, #60	@ 0x3c
 80002aa:	2100      	movs	r1, #0
 80002ac:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80002ae:	4b19      	ldr	r3, [pc, #100]	@ (8000314 <MX_ADC1_Init+0xf4>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002b4:	4b17      	ldr	r3, [pc, #92]	@ (8000314 <MX_ADC1_Init+0xf4>)
 80002b6:	0018      	movs	r0, r3
 80002b8:	f001 f832 	bl	8001320 <HAL_ADC_Init>
 80002bc:	1e03      	subs	r3, r0, #0
 80002be:	d001      	beq.n	80002c4 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 80002c0:	f000 fa22 	bl	8000708 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	4a15      	ldr	r2, [pc, #84]	@ (800031c <MX_ADC1_Init+0xfc>)
 80002c8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	2200      	movs	r2, #0
 80002ce:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80002d0:	1d3b      	adds	r3, r7, #4
 80002d2:	2200      	movs	r2, #0
 80002d4:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002d6:	1d3a      	adds	r2, r7, #4
 80002d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000314 <MX_ADC1_Init+0xf4>)
 80002da:	0011      	movs	r1, r2
 80002dc:	0018      	movs	r0, r3
 80002de:	f001 fc91 	bl	8001c04 <HAL_ADC_ConfigChannel>
 80002e2:	1e03      	subs	r3, r0, #0
 80002e4:	d001      	beq.n	80002ea <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 80002e6:	f000 fa0f 	bl	8000708 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80002ea:	1d3b      	adds	r3, r7, #4
 80002ec:	4a0c      	ldr	r2, [pc, #48]	@ (8000320 <MX_ADC1_Init+0x100>)
 80002ee:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80002f0:	1d3b      	adds	r3, r7, #4
 80002f2:	2204      	movs	r2, #4
 80002f4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002f6:	1d3a      	adds	r2, r7, #4
 80002f8:	4b06      	ldr	r3, [pc, #24]	@ (8000314 <MX_ADC1_Init+0xf4>)
 80002fa:	0011      	movs	r1, r2
 80002fc:	0018      	movs	r0, r3
 80002fe:	f001 fc81 	bl	8001c04 <HAL_ADC_ConfigChannel>
 8000302:	1e03      	subs	r3, r0, #0
 8000304:	d001      	beq.n	800030a <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 8000306:	f000 f9ff 	bl	8000708 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800030a:	46c0      	nop			@ (mov r8, r8)
 800030c:	46bd      	mov	sp, r7
 800030e:	b004      	add	sp, #16
 8000310:	bd80      	pop	{r7, pc}
 8000312:	46c0      	nop			@ (mov r8, r8)
 8000314:	20000028 	.word	0x20000028
 8000318:	40012400 	.word	0x40012400
 800031c:	30001000 	.word	0x30001000
 8000320:	20000100 	.word	0x20000100

08000324 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000324:	b590      	push	{r4, r7, lr}
 8000326:	b091      	sub	sp, #68	@ 0x44
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800032c:	232c      	movs	r3, #44	@ 0x2c
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	0018      	movs	r0, r3
 8000332:	2314      	movs	r3, #20
 8000334:	001a      	movs	r2, r3
 8000336:	2100      	movs	r1, #0
 8000338:	f004 ff90 	bl	800525c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800033c:	2410      	movs	r4, #16
 800033e:	193b      	adds	r3, r7, r4
 8000340:	0018      	movs	r0, r3
 8000342:	231c      	movs	r3, #28
 8000344:	001a      	movs	r2, r3
 8000346:	2100      	movs	r1, #0
 8000348:	f004 ff88 	bl	800525c <memset>
  if(adcHandle->Instance==ADC1)
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	4a3c      	ldr	r2, [pc, #240]	@ (8000444 <HAL_ADC_MspInit+0x120>)
 8000352:	4293      	cmp	r3, r2
 8000354:	d172      	bne.n	800043c <HAL_ADC_MspInit+0x118>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000356:	193b      	adds	r3, r7, r4
 8000358:	2280      	movs	r2, #128	@ 0x80
 800035a:	01d2      	lsls	r2, r2, #7
 800035c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800035e:	193b      	adds	r3, r7, r4
 8000360:	2200      	movs	r2, #0
 8000362:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000364:	193b      	adds	r3, r7, r4
 8000366:	0018      	movs	r0, r3
 8000368:	f003 fa48 	bl	80037fc <HAL_RCCEx_PeriphCLKConfig>
 800036c:	1e03      	subs	r3, r0, #0
 800036e:	d001      	beq.n	8000374 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000370:	f000 f9ca 	bl	8000708 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000374:	4b34      	ldr	r3, [pc, #208]	@ (8000448 <HAL_ADC_MspInit+0x124>)
 8000376:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000378:	4b33      	ldr	r3, [pc, #204]	@ (8000448 <HAL_ADC_MspInit+0x124>)
 800037a:	2180      	movs	r1, #128	@ 0x80
 800037c:	0349      	lsls	r1, r1, #13
 800037e:	430a      	orrs	r2, r1
 8000380:	641a      	str	r2, [r3, #64]	@ 0x40
 8000382:	4b31      	ldr	r3, [pc, #196]	@ (8000448 <HAL_ADC_MspInit+0x124>)
 8000384:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000386:	2380      	movs	r3, #128	@ 0x80
 8000388:	035b      	lsls	r3, r3, #13
 800038a:	4013      	ands	r3, r2
 800038c:	60fb      	str	r3, [r7, #12]
 800038e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000390:	4b2d      	ldr	r3, [pc, #180]	@ (8000448 <HAL_ADC_MspInit+0x124>)
 8000392:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000394:	4b2c      	ldr	r3, [pc, #176]	@ (8000448 <HAL_ADC_MspInit+0x124>)
 8000396:	2101      	movs	r1, #1
 8000398:	430a      	orrs	r2, r1
 800039a:	635a      	str	r2, [r3, #52]	@ 0x34
 800039c:	4b2a      	ldr	r3, [pc, #168]	@ (8000448 <HAL_ADC_MspInit+0x124>)
 800039e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80003a0:	2201      	movs	r2, #1
 80003a2:	4013      	ands	r3, r2
 80003a4:	60bb      	str	r3, [r7, #8]
 80003a6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA8     ------> ADC1_IN8
    PA12 [PA10]     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = ADC1_BAT_Pin|ADC1_TEMP_Pin;
 80003a8:	212c      	movs	r1, #44	@ 0x2c
 80003aa:	187b      	adds	r3, r7, r1
 80003ac:	2288      	movs	r2, #136	@ 0x88
 80003ae:	0152      	lsls	r2, r2, #5
 80003b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003b2:	187b      	adds	r3, r7, r1
 80003b4:	2203      	movs	r2, #3
 80003b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b8:	187b      	adds	r3, r7, r1
 80003ba:	2200      	movs	r2, #0
 80003bc:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003be:	187a      	adds	r2, r7, r1
 80003c0:	23a0      	movs	r3, #160	@ 0xa0
 80003c2:	05db      	lsls	r3, r3, #23
 80003c4:	0011      	movs	r1, r2
 80003c6:	0018      	movs	r0, r3
 80003c8:	f002 fbf0 	bl	8002bac <HAL_GPIO_Init>

    HAL_SYSCFG_SetPinBinding(HAL_BIND_SO8_PIN5_PA8);
 80003cc:	23c0      	movs	r3, #192	@ 0xc0
 80003ce:	039b      	lsls	r3, r3, #14
 80003d0:	0018      	movs	r0, r3
 80003d2:	f000 fe13 	bl	8000ffc <HAL_SYSCFG_SetPinBinding>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80003d6:	4b1d      	ldr	r3, [pc, #116]	@ (800044c <HAL_ADC_MspInit+0x128>)
 80003d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000450 <HAL_ADC_MspInit+0x12c>)
 80003da:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80003dc:	4b1b      	ldr	r3, [pc, #108]	@ (800044c <HAL_ADC_MspInit+0x128>)
 80003de:	2205      	movs	r2, #5
 80003e0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80003e2:	4b1a      	ldr	r3, [pc, #104]	@ (800044c <HAL_ADC_MspInit+0x128>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80003e8:	4b18      	ldr	r3, [pc, #96]	@ (800044c <HAL_ADC_MspInit+0x128>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80003ee:	4b17      	ldr	r3, [pc, #92]	@ (800044c <HAL_ADC_MspInit+0x128>)
 80003f0:	2280      	movs	r2, #128	@ 0x80
 80003f2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80003f4:	4b15      	ldr	r3, [pc, #84]	@ (800044c <HAL_ADC_MspInit+0x128>)
 80003f6:	2280      	movs	r2, #128	@ 0x80
 80003f8:	0052      	lsls	r2, r2, #1
 80003fa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80003fc:	4b13      	ldr	r3, [pc, #76]	@ (800044c <HAL_ADC_MspInit+0x128>)
 80003fe:	2280      	movs	r2, #128	@ 0x80
 8000400:	00d2      	lsls	r2, r2, #3
 8000402:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000404:	4b11      	ldr	r3, [pc, #68]	@ (800044c <HAL_ADC_MspInit+0x128>)
 8000406:	2220      	movs	r2, #32
 8000408:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800040a:	4b10      	ldr	r3, [pc, #64]	@ (800044c <HAL_ADC_MspInit+0x128>)
 800040c:	2200      	movs	r2, #0
 800040e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000410:	4b0e      	ldr	r3, [pc, #56]	@ (800044c <HAL_ADC_MspInit+0x128>)
 8000412:	0018      	movs	r0, r3
 8000414:	f002 f89c 	bl	8002550 <HAL_DMA_Init>
 8000418:	1e03      	subs	r3, r0, #0
 800041a:	d001      	beq.n	8000420 <HAL_ADC_MspInit+0xfc>
    {
      Error_Handler();
 800041c:	f000 f974 	bl	8000708 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	4a0a      	ldr	r2, [pc, #40]	@ (800044c <HAL_ADC_MspInit+0x128>)
 8000424:	651a      	str	r2, [r3, #80]	@ 0x50
 8000426:	4b09      	ldr	r3, [pc, #36]	@ (800044c <HAL_ADC_MspInit+0x128>)
 8000428:	687a      	ldr	r2, [r7, #4]
 800042a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 800042c:	2200      	movs	r2, #0
 800042e:	2100      	movs	r1, #0
 8000430:	200c      	movs	r0, #12
 8000432:	f002 f84b 	bl	80024cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000436:	200c      	movs	r0, #12
 8000438:	f002 f85d 	bl	80024f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800043c:	46c0      	nop			@ (mov r8, r8)
 800043e:	46bd      	mov	sp, r7
 8000440:	b011      	add	sp, #68	@ 0x44
 8000442:	bd90      	pop	{r4, r7, pc}
 8000444:	40012400 	.word	0x40012400
 8000448:	40021000 	.word	0x40021000
 800044c:	2000008c 	.word	0x2000008c
 8000450:	40020008 	.word	0x40020008

08000454 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b082      	sub	sp, #8
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	4a0e      	ldr	r2, [pc, #56]	@ (800049c <HAL_ADC_MspDeInit+0x48>)
 8000462:	4293      	cmp	r3, r2
 8000464:	d115      	bne.n	8000492 <HAL_ADC_MspDeInit+0x3e>
  {
  /* USER CODE BEGIN ADC1_MspDeInit 0 */

  /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8000466:	4b0e      	ldr	r3, [pc, #56]	@ (80004a0 <HAL_ADC_MspDeInit+0x4c>)
 8000468:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800046a:	4b0d      	ldr	r3, [pc, #52]	@ (80004a0 <HAL_ADC_MspDeInit+0x4c>)
 800046c:	490d      	ldr	r1, [pc, #52]	@ (80004a4 <HAL_ADC_MspDeInit+0x50>)
 800046e:	400a      	ands	r2, r1
 8000470:	641a      	str	r2, [r3, #64]	@ 0x40

    /**ADC1 GPIO Configuration
    PA8     ------> ADC1_IN8
    PA12 [PA10]     ------> ADC1_IN12
    */
    HAL_GPIO_DeInit(GPIOA, ADC1_BAT_Pin|ADC1_TEMP_Pin);
 8000472:	2388      	movs	r3, #136	@ 0x88
 8000474:	015a      	lsls	r2, r3, #5
 8000476:	23a0      	movs	r3, #160	@ 0xa0
 8000478:	05db      	lsls	r3, r3, #23
 800047a:	0011      	movs	r1, r2
 800047c:	0018      	movs	r0, r3
 800047e:	f002 fcff 	bl	8002e80 <HAL_GPIO_DeInit>

    /* ADC1 DMA DeInit */
    HAL_DMA_DeInit(adcHandle->DMA_Handle);
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000486:	0018      	movs	r0, r3
 8000488:	f002 f8ec 	bl	8002664 <HAL_DMA_DeInit>

    /* ADC1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(ADC1_IRQn);
 800048c:	200c      	movs	r0, #12
 800048e:	f002 f842 	bl	8002516 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN ADC1_MspDeInit 1 */

  /* USER CODE END ADC1_MspDeInit 1 */
  }
}
 8000492:	46c0      	nop			@ (mov r8, r8)
 8000494:	46bd      	mov	sp, r7
 8000496:	b002      	add	sp, #8
 8000498:	bd80      	pop	{r7, pc}
 800049a:	46c0      	nop			@ (mov r8, r8)
 800049c:	40012400 	.word	0x40012400
 80004a0:	40021000 	.word	0x40021000
 80004a4:	ffefffff 	.word	0xffefffff

080004a8 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]


	  // check status and turn lamp off if overhit or batt low
	  if((hlamp.status == LAMP_ON) && ((hlamp.ADC_Results[TEMP_LOCATION] >= TEMP_TH) || (hlamp.ADC_Results[BATT_LOCATION] <= BATT_TH)))
 80004b0:	4b10      	ldr	r3, [pc, #64]	@ (80004f4 <HAL_ADC_ConvCpltCallback+0x4c>)
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	2b01      	cmp	r3, #1
 80004b6:	d118      	bne.n	80004ea <HAL_ADC_ConvCpltCallback+0x42>
 80004b8:	4b0e      	ldr	r3, [pc, #56]	@ (80004f4 <HAL_ADC_ConvCpltCallback+0x4c>)
 80004ba:	685b      	ldr	r3, [r3, #4]
 80004bc:	4a0e      	ldr	r2, [pc, #56]	@ (80004f8 <HAL_ADC_ConvCpltCallback+0x50>)
 80004be:	4293      	cmp	r3, r2
 80004c0:	d804      	bhi.n	80004cc <HAL_ADC_ConvCpltCallback+0x24>
 80004c2:	4b0c      	ldr	r3, [pc, #48]	@ (80004f4 <HAL_ADC_ConvCpltCallback+0x4c>)
 80004c4:	689b      	ldr	r3, [r3, #8]
 80004c6:	4a0d      	ldr	r2, [pc, #52]	@ (80004fc <HAL_ADC_ConvCpltCallback+0x54>)
 80004c8:	4293      	cmp	r3, r2
 80004ca:	d80e      	bhi.n	80004ea <HAL_ADC_ConvCpltCallback+0x42>
	  {
		 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 300);
 80004cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000500 <HAL_ADC_ConvCpltCallback+0x58>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2296      	movs	r2, #150	@ 0x96
 80004d2:	0052      	lsls	r2, r2, #1
 80004d4:	641a      	str	r2, [r3, #64]	@ 0x40
		 hlamp.helth = (hlamp.ADC_Results[TEMP_LOCATION] >= TEMP_TH) ? LAMP_TEMP_ERR : LAMP_BATT_ERR;
 80004d6:	4b07      	ldr	r3, [pc, #28]	@ (80004f4 <HAL_ADC_ConvCpltCallback+0x4c>)
 80004d8:	685b      	ldr	r3, [r3, #4]
 80004da:	4a07      	ldr	r2, [pc, #28]	@ (80004f8 <HAL_ADC_ConvCpltCallback+0x50>)
 80004dc:	4293      	cmp	r3, r2
 80004de:	d901      	bls.n	80004e4 <HAL_ADC_ConvCpltCallback+0x3c>
 80004e0:	2202      	movs	r2, #2
 80004e2:	e000      	b.n	80004e6 <HAL_ADC_ConvCpltCallback+0x3e>
 80004e4:	2201      	movs	r2, #1
 80004e6:	4b03      	ldr	r3, [pc, #12]	@ (80004f4 <HAL_ADC_ConvCpltCallback+0x4c>)
 80004e8:	709a      	strb	r2, [r3, #2]


	  // HAL_ADC_ConfigChanell(); //Ta koda je delala probleme tuki in je Å¡lo v Err_handler();

		//HAL_ADC_Start_IT(hadc); ///!!!! trigger timer????
}
 80004ea:	46c0      	nop			@ (mov r8, r8)
 80004ec:	46bd      	mov	sp, r7
 80004ee:	b002      	add	sp, #8
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)
 80004f4:	200001dc 	.word	0x200001dc
 80004f8:	00000739 	.word	0x00000739
 80004fc:	0000073a 	.word	0x0000073a
 8000500:	200000f8 	.word	0x200000f8

08000504 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000504:	b590      	push	{r4, r7, lr}
 8000506:	b089      	sub	sp, #36	@ 0x24
 8000508:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800050a:	240c      	movs	r4, #12
 800050c:	193b      	adds	r3, r7, r4
 800050e:	0018      	movs	r0, r3
 8000510:	2314      	movs	r3, #20
 8000512:	001a      	movs	r2, r3
 8000514:	2100      	movs	r1, #0
 8000516:	f004 fea1 	bl	800525c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800051a:	4b1a      	ldr	r3, [pc, #104]	@ (8000584 <MX_GPIO_Init+0x80>)
 800051c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800051e:	4b19      	ldr	r3, [pc, #100]	@ (8000584 <MX_GPIO_Init+0x80>)
 8000520:	2102      	movs	r1, #2
 8000522:	430a      	orrs	r2, r1
 8000524:	635a      	str	r2, [r3, #52]	@ 0x34
 8000526:	4b17      	ldr	r3, [pc, #92]	@ (8000584 <MX_GPIO_Init+0x80>)
 8000528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800052a:	2202      	movs	r2, #2
 800052c:	4013      	ands	r3, r2
 800052e:	60bb      	str	r3, [r7, #8]
 8000530:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000532:	4b14      	ldr	r3, [pc, #80]	@ (8000584 <MX_GPIO_Init+0x80>)
 8000534:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000536:	4b13      	ldr	r3, [pc, #76]	@ (8000584 <MX_GPIO_Init+0x80>)
 8000538:	2101      	movs	r1, #1
 800053a:	430a      	orrs	r2, r1
 800053c:	635a      	str	r2, [r3, #52]	@ 0x34
 800053e:	4b11      	ldr	r3, [pc, #68]	@ (8000584 <MX_GPIO_Init+0x80>)
 8000540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000542:	2201      	movs	r2, #1
 8000544:	4013      	ands	r3, r2
 8000546:	607b      	str	r3, [r7, #4]
 8000548:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_Pin;
 800054a:	193b      	adds	r3, r7, r4
 800054c:	2280      	movs	r2, #128	@ 0x80
 800054e:	0192      	lsls	r2, r2, #6
 8000550:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000552:	193b      	adds	r3, r7, r4
 8000554:	4a0c      	ldr	r2, [pc, #48]	@ (8000588 <MX_GPIO_Init+0x84>)
 8000556:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000558:	193b      	adds	r3, r7, r4
 800055a:	2201      	movs	r2, #1
 800055c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PUSH_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800055e:	193a      	adds	r2, r7, r4
 8000560:	23a0      	movs	r3, #160	@ 0xa0
 8000562:	05db      	lsls	r3, r3, #23
 8000564:	0011      	movs	r1, r2
 8000566:	0018      	movs	r0, r3
 8000568:	f002 fb20 	bl	8002bac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800056c:	2200      	movs	r2, #0
 800056e:	2100      	movs	r1, #0
 8000570:	2007      	movs	r0, #7
 8000572:	f001 ffab 	bl	80024cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000576:	2007      	movs	r0, #7
 8000578:	f001 ffbd 	bl	80024f6 <HAL_NVIC_EnableIRQ>

}
 800057c:	46c0      	nop			@ (mov r8, r8)
 800057e:	46bd      	mov	sp, r7
 8000580:	b009      	add	sp, #36	@ 0x24
 8000582:	bd90      	pop	{r4, r7, pc}
 8000584:	40021000 	.word	0x40021000
 8000588:	10210000 	.word	0x10210000

0800058c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000590:	4b0b      	ldr	r3, [pc, #44]	@ (80005c0 <MX_IWDG_Init+0x34>)
 8000592:	4a0c      	ldr	r2, [pc, #48]	@ (80005c4 <MX_IWDG_Init+0x38>)
 8000594:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8000596:	4b0a      	ldr	r3, [pc, #40]	@ (80005c0 <MX_IWDG_Init+0x34>)
 8000598:	2206      	movs	r2, #6
 800059a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 800059c:	4b08      	ldr	r3, [pc, #32]	@ (80005c0 <MX_IWDG_Init+0x34>)
 800059e:	4a0a      	ldr	r2, [pc, #40]	@ (80005c8 <MX_IWDG_Init+0x3c>)
 80005a0:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 80005a2:	4b07      	ldr	r3, [pc, #28]	@ (80005c0 <MX_IWDG_Init+0x34>)
 80005a4:	4a08      	ldr	r2, [pc, #32]	@ (80005c8 <MX_IWDG_Init+0x3c>)
 80005a6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80005a8:	4b05      	ldr	r3, [pc, #20]	@ (80005c0 <MX_IWDG_Init+0x34>)
 80005aa:	0018      	movs	r0, r3
 80005ac:	f002 fd94 	bl	80030d8 <HAL_IWDG_Init>
 80005b0:	1e03      	subs	r3, r0, #0
 80005b2:	d001      	beq.n	80005b8 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 80005b4:	f000 f8a8 	bl	8000708 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80005b8:	46c0      	nop			@ (mov r8, r8)
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	46c0      	nop			@ (mov r8, r8)
 80005c0:	200000e8 	.word	0x200000e8
 80005c4:	40003000 	.word	0x40003000
 80005c8:	00000fff 	.word	0x00000fff

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b590      	push	{r4, r7, lr}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	GPIO_PinState button 	= GPIO_PIN_SET;
 80005d2:	1dbb      	adds	r3, r7, #6
 80005d4:	2201      	movs	r2, #1
 80005d6:	701a      	strb	r2, [r3, #0]
	GPIO_PinState buttonOld = GPIO_PIN_SET;
 80005d8:	1dfb      	adds	r3, r7, #7
 80005da:	2201      	movs	r2, #1
 80005dc:	701a      	strb	r2, [r3, #0]

    extern LAMP_HandleTypedef hlamp;
    hlamp.ADC_Results[TEMP_LOCATION] = 0;
 80005de:	4b22      	ldr	r3, [pc, #136]	@ (8000668 <main+0x9c>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	605a      	str	r2, [r3, #4]
    hlamp.ADC_Results[BATT_LOCATION] = 4095;
 80005e4:	4b20      	ldr	r3, [pc, #128]	@ (8000668 <main+0x9c>)
 80005e6:	4a21      	ldr	r2, [pc, #132]	@ (800066c <main+0xa0>)
 80005e8:	609a      	str	r2, [r3, #8]
	hlamp.status = LAMP_OFF;
 80005ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000668 <main+0x9c>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	701a      	strb	r2, [r3, #0]
	hlamp.setup  = LAMP_SETUP_OFF;
 80005f0:	4b1d      	ldr	r3, [pc, #116]	@ (8000668 <main+0x9c>)
 80005f2:	2203      	movs	r2, #3
 80005f4:	705a      	strb	r2, [r3, #1]
	hlamp.button = 0;
 80005f6:	4b1c      	ldr	r3, [pc, #112]	@ (8000668 <main+0x9c>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	70da      	strb	r2, [r3, #3]
	hlamp.helth  = LAMP_OK;
 80005fc:	4b1a      	ldr	r3, [pc, #104]	@ (8000668 <main+0x9c>)
 80005fe:	2200      	movs	r2, #0
 8000600:	709a      	strb	r2, [r3, #2]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000602:	f000 fc7d 	bl	8000f00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000606:	f000 f837 	bl	8000678 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800060a:	f7ff ff7b 	bl	8000504 <MX_GPIO_Init>

  MX_IWDG_Init();
 800060e:	f7ff ffbd 	bl	800058c <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */

   __HAL_IWDG_START(&hiwdg);
 8000612:	4b17      	ldr	r3, [pc, #92]	@ (8000670 <main+0xa4>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4a17      	ldr	r2, [pc, #92]	@ (8000674 <main+0xa8>)
 8000618:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  button = HAL_GPIO_ReadPin(PUSH_BUTTON_GPIO_Port, PUSH_BUTTON_Pin);
 800061a:	1dbc      	adds	r4, r7, #6
 800061c:	2380      	movs	r3, #128	@ 0x80
 800061e:	019a      	lsls	r2, r3, #6
 8000620:	23a0      	movs	r3, #160	@ 0xa0
 8000622:	05db      	lsls	r3, r3, #23
 8000624:	0011      	movs	r1, r2
 8000626:	0018      	movs	r0, r3
 8000628:	f002 fcfa 	bl	8003020 <HAL_GPIO_ReadPin>
 800062c:	0003      	movs	r3, r0
 800062e:	7023      	strb	r3, [r4, #0]
	  if(buttonOld == GPIO_PIN_SET && button == GPIO_PIN_RESET)
 8000630:	1dfb      	adds	r3, r7, #7
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b01      	cmp	r3, #1
 8000636:	d10d      	bne.n	8000654 <main+0x88>
 8000638:	1dbb      	adds	r3, r7, #6
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d109      	bne.n	8000654 <main+0x88>
	  {

		  hlamp.button++;
 8000640:	4b09      	ldr	r3, [pc, #36]	@ (8000668 <main+0x9c>)
 8000642:	78db      	ldrb	r3, [r3, #3]
 8000644:	3301      	adds	r3, #1
 8000646:	b2da      	uxtb	r2, r3
 8000648:	4b07      	ldr	r3, [pc, #28]	@ (8000668 <main+0x9c>)
 800064a:	70da      	strb	r2, [r3, #3]

		  Lamp_Start();
 800064c:	f000 fb48 	bl	8000ce0 <Lamp_Start>
		  Lamp_SetPower();
 8000650:	f000 fb8c 	bl	8000d6c <Lamp_SetPower>

	  }
	  buttonOld = button;
 8000654:	1dfb      	adds	r3, r7, #7
 8000656:	1dba      	adds	r2, r7, #6
 8000658:	7812      	ldrb	r2, [r2, #0]
 800065a:	701a      	strb	r2, [r3, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_IWDG_Refresh(&hiwdg);
 800065c:	4b04      	ldr	r3, [pc, #16]	@ (8000670 <main+0xa4>)
 800065e:	0018      	movs	r0, r3
 8000660:	f002 fd8c 	bl	800317c <HAL_IWDG_Refresh>
	  button = HAL_GPIO_ReadPin(PUSH_BUTTON_GPIO_Port, PUSH_BUTTON_Pin);
 8000664:	e7d9      	b.n	800061a <main+0x4e>
 8000666:	46c0      	nop			@ (mov r8, r8)
 8000668:	200001dc 	.word	0x200001dc
 800066c:	00000fff 	.word	0x00000fff
 8000670:	200000e8 	.word	0x200000e8
 8000674:	0000cccc 	.word	0x0000cccc

08000678 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000678:	b590      	push	{r4, r7, lr}
 800067a:	b08d      	sub	sp, #52	@ 0x34
 800067c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067e:	2414      	movs	r4, #20
 8000680:	193b      	adds	r3, r7, r4
 8000682:	0018      	movs	r0, r3
 8000684:	231c      	movs	r3, #28
 8000686:	001a      	movs	r2, r3
 8000688:	2100      	movs	r1, #0
 800068a:	f004 fde7 	bl	800525c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068e:	003b      	movs	r3, r7
 8000690:	0018      	movs	r0, r3
 8000692:	2314      	movs	r3, #20
 8000694:	001a      	movs	r2, r3
 8000696:	2100      	movs	r1, #0
 8000698:	f004 fde0 	bl	800525c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800069c:	193b      	adds	r3, r7, r4
 800069e:	220a      	movs	r2, #10
 80006a0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a2:	193b      	adds	r3, r7, r4
 80006a4:	2280      	movs	r2, #128	@ 0x80
 80006a6:	0052      	lsls	r2, r2, #1
 80006a8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 80006aa:	193b      	adds	r3, r7, r4
 80006ac:	2280      	movs	r2, #128	@ 0x80
 80006ae:	0152      	lsls	r2, r2, #5
 80006b0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b2:	193b      	adds	r3, r7, r4
 80006b4:	2240      	movs	r2, #64	@ 0x40
 80006b6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006b8:	193b      	adds	r3, r7, r4
 80006ba:	2201      	movs	r2, #1
 80006bc:	619a      	str	r2, [r3, #24]

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006be:	193b      	adds	r3, r7, r4
 80006c0:	0018      	movs	r0, r3
 80006c2:	f002 fd6b 	bl	800319c <HAL_RCC_OscConfig>
 80006c6:	1e03      	subs	r3, r0, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0x56>
  {
    Error_Handler();
 80006ca:	f000 f81d 	bl	8000708 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ce:	003b      	movs	r3, r7
 80006d0:	2207      	movs	r2, #7
 80006d2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006d4:	003b      	movs	r3, r7
 80006d6:	2200      	movs	r2, #0
 80006d8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006da:	003b      	movs	r3, r7
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006e0:	003b      	movs	r3, r7
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80006e6:	003b      	movs	r3, r7
 80006e8:	2200      	movs	r2, #0
 80006ea:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006ec:	003b      	movs	r3, r7
 80006ee:	2100      	movs	r1, #0
 80006f0:	0018      	movs	r0, r3
 80006f2:	f002 ff37 	bl	8003564 <HAL_RCC_ClockConfig>
 80006f6:	1e03      	subs	r3, r0, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0x86>
  {
    Error_Handler();
 80006fa:	f000 f805 	bl	8000708 <Error_Handler>
  }
}
 80006fe:	46c0      	nop			@ (mov r8, r8)
 8000700:	46bd      	mov	sp, r7
 8000702:	b00d      	add	sp, #52	@ 0x34
 8000704:	bd90      	pop	{r4, r7, pc}
	...

08000708 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800070c:	b672      	cpsid	i
}
 800070e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 100);
 8000710:	4b02      	ldr	r3, [pc, #8]	@ (800071c <Error_Handler+0x14>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	2264      	movs	r2, #100	@ 0x64
 8000716:	641a      	str	r2, [r3, #64]	@ 0x40
  while (1)
 8000718:	46c0      	nop			@ (mov r8, r8)
 800071a:	e7fd      	b.n	8000718 <Error_Handler+0x10>
 800071c:	200000f8 	.word	0x200000f8

08000720 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000726:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <HAL_MspInit+0x44>)
 8000728:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800072a:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <HAL_MspInit+0x44>)
 800072c:	2101      	movs	r1, #1
 800072e:	430a      	orrs	r2, r1
 8000730:	641a      	str	r2, [r3, #64]	@ 0x40
 8000732:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <HAL_MspInit+0x44>)
 8000734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000736:	2201      	movs	r2, #1
 8000738:	4013      	ands	r3, r2
 800073a:	607b      	str	r3, [r7, #4]
 800073c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800073e:	4b09      	ldr	r3, [pc, #36]	@ (8000764 <HAL_MspInit+0x44>)
 8000740:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000742:	4b08      	ldr	r3, [pc, #32]	@ (8000764 <HAL_MspInit+0x44>)
 8000744:	2180      	movs	r1, #128	@ 0x80
 8000746:	0549      	lsls	r1, r1, #21
 8000748:	430a      	orrs	r2, r1
 800074a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800074c:	4b05      	ldr	r3, [pc, #20]	@ (8000764 <HAL_MspInit+0x44>)
 800074e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000750:	2380      	movs	r3, #128	@ 0x80
 8000752:	055b      	lsls	r3, r3, #21
 8000754:	4013      	ands	r3, r2
 8000756:	603b      	str	r3, [r7, #0]
 8000758:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800075a:	46c0      	nop			@ (mov r8, r8)
 800075c:	46bd      	mov	sp, r7
 800075e:	b002      	add	sp, #8
 8000760:	bd80      	pop	{r7, pc}
 8000762:	46c0      	nop			@ (mov r8, r8)
 8000764:	40021000 	.word	0x40021000

08000768 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800076c:	46c0      	nop			@ (mov r8, r8)
 800076e:	e7fd      	b.n	800076c <NMI_Handler+0x4>

08000770 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000774:	46c0      	nop			@ (mov r8, r8)
 8000776:	e7fd      	b.n	8000774 <HardFault_Handler+0x4>

08000778 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800077c:	46c0      	nop			@ (mov r8, r8)
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}

08000782 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000782:	b580      	push	{r7, lr}
 8000784:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000786:	46c0      	nop			@ (mov r8, r8)
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}

0800078c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000790:	f000 fc18 	bl	8000fc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000794:	46c0      	nop			@ (mov r8, r8)
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}

0800079a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800079a:	b580      	push	{r7, lr}
 800079c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_Pin);
 800079e:	2380      	movs	r3, #128	@ 0x80
 80007a0:	019b      	lsls	r3, r3, #6
 80007a2:	0018      	movs	r0, r3
 80007a4:	f002 fc5a 	bl	800305c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80007a8:	46c0      	nop			@ (mov r8, r8)
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
	...

080007b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80007b4:	4b03      	ldr	r3, [pc, #12]	@ (80007c4 <DMA1_Channel1_IRQHandler+0x14>)
 80007b6:	0018      	movs	r0, r3
 80007b8:	f002 f8b6 	bl	8002928 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80007bc:	46c0      	nop			@ (mov r8, r8)
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	46c0      	nop			@ (mov r8, r8)
 80007c4:	2000008c 	.word	0x2000008c

080007c8 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80007cc:	4b03      	ldr	r3, [pc, #12]	@ (80007dc <ADC1_IRQHandler+0x14>)
 80007ce:	0018      	movs	r0, r3
 80007d0:	f001 f8e8 	bl	80019a4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80007d4:	46c0      	nop			@ (mov r8, r8)
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	46c0      	nop			@ (mov r8, r8)
 80007dc:	20000028 	.word	0x20000028

080007e0 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80007e4:	4b03      	ldr	r3, [pc, #12]	@ (80007f4 <TIM14_IRQHandler+0x14>)
 80007e6:	0018      	movs	r0, r3
 80007e8:	f003 fd58 	bl	800429c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80007ec:	46c0      	nop			@ (mov r8, r8)
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	46c0      	nop			@ (mov r8, r8)
 80007f4:	20000190 	.word	0x20000190

080007f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007fc:	4b03      	ldr	r3, [pc, #12]	@ (800080c <SystemInit+0x14>)
 80007fe:	2280      	movs	r2, #128	@ 0x80
 8000800:	0512      	lsls	r2, r2, #20
 8000802:	609a      	str	r2, [r3, #8]
#endif
}
 8000804:	46c0      	nop			@ (mov r8, r8)
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			@ (mov r8, r8)
 800080c:	e000ed00 	.word	0xe000ed00

08000810 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim14;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b09c      	sub	sp, #112	@ 0x70
 8000814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000816:	2360      	movs	r3, #96	@ 0x60
 8000818:	18fb      	adds	r3, r7, r3
 800081a:	0018      	movs	r0, r3
 800081c:	2310      	movs	r3, #16
 800081e:	001a      	movs	r2, r3
 8000820:	2100      	movs	r1, #0
 8000822:	f004 fd1b 	bl	800525c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000826:	2354      	movs	r3, #84	@ 0x54
 8000828:	18fb      	adds	r3, r7, r3
 800082a:	0018      	movs	r0, r3
 800082c:	230c      	movs	r3, #12
 800082e:	001a      	movs	r2, r3
 8000830:	2100      	movs	r1, #0
 8000832:	f004 fd13 	bl	800525c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000836:	2338      	movs	r3, #56	@ 0x38
 8000838:	18fb      	adds	r3, r7, r3
 800083a:	0018      	movs	r0, r3
 800083c:	231c      	movs	r3, #28
 800083e:	001a      	movs	r2, r3
 8000840:	2100      	movs	r1, #0
 8000842:	f004 fd0b 	bl	800525c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000846:	1d3b      	adds	r3, r7, #4
 8000848:	0018      	movs	r0, r3
 800084a:	2334      	movs	r3, #52	@ 0x34
 800084c:	001a      	movs	r2, r3
 800084e:	2100      	movs	r1, #0
 8000850:	f004 fd04 	bl	800525c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000854:	4b54      	ldr	r3, [pc, #336]	@ (80009a8 <MX_TIM1_Init+0x198>)
 8000856:	4a55      	ldr	r2, [pc, #340]	@ (80009ac <MX_TIM1_Init+0x19c>)
 8000858:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20-1;
 800085a:	4b53      	ldr	r3, [pc, #332]	@ (80009a8 <MX_TIM1_Init+0x198>)
 800085c:	2213      	movs	r2, #19
 800085e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000860:	4b51      	ldr	r3, [pc, #324]	@ (80009a8 <MX_TIM1_Init+0x198>)
 8000862:	2200      	movs	r2, #0
 8000864:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000866:	4b50      	ldr	r3, [pc, #320]	@ (80009a8 <MX_TIM1_Init+0x198>)
 8000868:	4a51      	ldr	r2, [pc, #324]	@ (80009b0 <MX_TIM1_Init+0x1a0>)
 800086a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800086c:	4b4e      	ldr	r3, [pc, #312]	@ (80009a8 <MX_TIM1_Init+0x198>)
 800086e:	2200      	movs	r2, #0
 8000870:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000872:	4b4d      	ldr	r3, [pc, #308]	@ (80009a8 <MX_TIM1_Init+0x198>)
 8000874:	2200      	movs	r2, #0
 8000876:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000878:	4b4b      	ldr	r3, [pc, #300]	@ (80009a8 <MX_TIM1_Init+0x198>)
 800087a:	2280      	movs	r2, #128	@ 0x80
 800087c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800087e:	4b4a      	ldr	r3, [pc, #296]	@ (80009a8 <MX_TIM1_Init+0x198>)
 8000880:	0018      	movs	r0, r3
 8000882:	f003 f8a9 	bl	80039d8 <HAL_TIM_Base_Init>
 8000886:	1e03      	subs	r3, r0, #0
 8000888:	d001      	beq.n	800088e <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800088a:	f7ff ff3d 	bl	8000708 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800088e:	2160      	movs	r1, #96	@ 0x60
 8000890:	187b      	adds	r3, r7, r1
 8000892:	2280      	movs	r2, #128	@ 0x80
 8000894:	0152      	lsls	r2, r2, #5
 8000896:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000898:	187a      	adds	r2, r7, r1
 800089a:	4b43      	ldr	r3, [pc, #268]	@ (80009a8 <MX_TIM1_Init+0x198>)
 800089c:	0011      	movs	r1, r2
 800089e:	0018      	movs	r0, r3
 80008a0:	f003 fefe 	bl	80046a0 <HAL_TIM_ConfigClockSource>
 80008a4:	1e03      	subs	r3, r0, #0
 80008a6:	d001      	beq.n	80008ac <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80008a8:	f7ff ff2e 	bl	8000708 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80008ac:	4b3e      	ldr	r3, [pc, #248]	@ (80009a8 <MX_TIM1_Init+0x198>)
 80008ae:	0018      	movs	r0, r3
 80008b0:	f003 fa02 	bl	8003cb8 <HAL_TIM_PWM_Init>
 80008b4:	1e03      	subs	r3, r0, #0
 80008b6:	d001      	beq.n	80008bc <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80008b8:	f7ff ff26 	bl	8000708 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008bc:	2154      	movs	r1, #84	@ 0x54
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	2200      	movs	r2, #0
 80008c2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80008c4:	187b      	adds	r3, r7, r1
 80008c6:	2200      	movs	r2, #0
 80008c8:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008ca:	187b      	adds	r3, r7, r1
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008d0:	187a      	adds	r2, r7, r1
 80008d2:	4b35      	ldr	r3, [pc, #212]	@ (80009a8 <MX_TIM1_Init+0x198>)
 80008d4:	0011      	movs	r1, r2
 80008d6:	0018      	movs	r0, r3
 80008d8:	f004 fba0 	bl	800501c <HAL_TIMEx_MasterConfigSynchronization>
 80008dc:	1e03      	subs	r3, r0, #0
 80008de:	d001      	beq.n	80008e4 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 80008e0:	f7ff ff12 	bl	8000708 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008e4:	2138      	movs	r1, #56	@ 0x38
 80008e6:	187b      	adds	r3, r7, r1
 80008e8:	2260      	movs	r2, #96	@ 0x60
 80008ea:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 500-1;
 80008ec:	187b      	adds	r3, r7, r1
 80008ee:	22f4      	movs	r2, #244	@ 0xf4
 80008f0:	32ff      	adds	r2, #255	@ 0xff
 80008f2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008f4:	187b      	adds	r3, r7, r1
 80008f6:	2200      	movs	r2, #0
 80008f8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008fa:	187b      	adds	r3, r7, r1
 80008fc:	2200      	movs	r2, #0
 80008fe:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000900:	187b      	adds	r3, r7, r1
 8000902:	2200      	movs	r2, #0
 8000904:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000906:	187b      	adds	r3, r7, r1
 8000908:	2200      	movs	r2, #0
 800090a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800090c:	1879      	adds	r1, r7, r1
 800090e:	4b26      	ldr	r3, [pc, #152]	@ (80009a8 <MX_TIM1_Init+0x198>)
 8000910:	220c      	movs	r2, #12
 8000912:	0018      	movs	r0, r3
 8000914:	f003 fdc4 	bl	80044a0 <HAL_TIM_PWM_ConfigChannel>
 8000918:	1e03      	subs	r3, r0, #0
 800091a:	d001      	beq.n	8000920 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800091c:	f7ff fef4 	bl	8000708 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_4);
 8000920:	4b21      	ldr	r3, [pc, #132]	@ (80009a8 <MX_TIM1_Init+0x198>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	69da      	ldr	r2, [r3, #28]
 8000926:	4b20      	ldr	r3, [pc, #128]	@ (80009a8 <MX_TIM1_Init+0x198>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4922      	ldr	r1, [pc, #136]	@ (80009b4 <MX_TIM1_Init+0x1a4>)
 800092c:	400a      	ands	r2, r1
 800092e:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000930:	1d3b      	adds	r3, r7, #4
 8000932:	2200      	movs	r2, #0
 8000934:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000936:	1d3b      	adds	r3, r7, #4
 8000938:	2200      	movs	r2, #0
 800093a:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800093c:	1d3b      	adds	r3, r7, #4
 800093e:	2200      	movs	r2, #0
 8000940:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2200      	movs	r2, #0
 8000946:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000948:	1d3b      	adds	r3, r7, #4
 800094a:	2200      	movs	r2, #0
 800094c:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800094e:	1d3b      	adds	r3, r7, #4
 8000950:	2280      	movs	r2, #128	@ 0x80
 8000952:	0192      	lsls	r2, r2, #6
 8000954:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000956:	1d3b      	adds	r3, r7, #4
 8000958:	2200      	movs	r2, #0
 800095a:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800095c:	1d3b      	adds	r3, r7, #4
 800095e:	2200      	movs	r2, #0
 8000960:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000962:	1d3b      	adds	r3, r7, #4
 8000964:	2200      	movs	r2, #0
 8000966:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000968:	1d3b      	adds	r3, r7, #4
 800096a:	2280      	movs	r2, #128	@ 0x80
 800096c:	0492      	lsls	r2, r2, #18
 800096e:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000970:	1d3b      	adds	r3, r7, #4
 8000972:	2200      	movs	r2, #0
 8000974:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000976:	1d3b      	adds	r3, r7, #4
 8000978:	2200      	movs	r2, #0
 800097a:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800097c:	1d3b      	adds	r3, r7, #4
 800097e:	2200      	movs	r2, #0
 8000980:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000982:	1d3a      	adds	r2, r7, #4
 8000984:	4b08      	ldr	r3, [pc, #32]	@ (80009a8 <MX_TIM1_Init+0x198>)
 8000986:	0011      	movs	r1, r2
 8000988:	0018      	movs	r0, r3
 800098a:	f004 fba9 	bl	80050e0 <HAL_TIMEx_ConfigBreakDeadTime>
 800098e:	1e03      	subs	r3, r0, #0
 8000990:	d001      	beq.n	8000996 <MX_TIM1_Init+0x186>
  {
    Error_Handler();
 8000992:	f7ff feb9 	bl	8000708 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000996:	4b04      	ldr	r3, [pc, #16]	@ (80009a8 <MX_TIM1_Init+0x198>)
 8000998:	0018      	movs	r0, r3
 800099a:	f000 f8df 	bl	8000b5c <HAL_TIM_MspPostInit>

}
 800099e:	46c0      	nop			@ (mov r8, r8)
 80009a0:	46bd      	mov	sp, r7
 80009a2:	b01c      	add	sp, #112	@ 0x70
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	46c0      	nop			@ (mov r8, r8)
 80009a8:	200000f8 	.word	0x200000f8
 80009ac:	40012c00 	.word	0x40012c00
 80009b0:	000003e7 	.word	0x000003e7
 80009b4:	fffff7ff 	.word	0xfffff7ff

080009b8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b088      	sub	sp, #32
 80009bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009be:	2310      	movs	r3, #16
 80009c0:	18fb      	adds	r3, r7, r3
 80009c2:	0018      	movs	r0, r3
 80009c4:	2310      	movs	r3, #16
 80009c6:	001a      	movs	r2, r3
 80009c8:	2100      	movs	r1, #0
 80009ca:	f004 fc47 	bl	800525c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	0018      	movs	r0, r3
 80009d2:	230c      	movs	r3, #12
 80009d4:	001a      	movs	r2, r3
 80009d6:	2100      	movs	r1, #0
 80009d8:	f004 fc40 	bl	800525c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009dc:	4b1e      	ldr	r3, [pc, #120]	@ (8000a58 <MX_TIM3_Init+0xa0>)
 80009de:	4a1f      	ldr	r2, [pc, #124]	@ (8000a5c <MX_TIM3_Init+0xa4>)
 80009e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 12000;
 80009e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a58 <MX_TIM3_Init+0xa0>)
 80009e4:	4a1e      	ldr	r2, [pc, #120]	@ (8000a60 <MX_TIM3_Init+0xa8>)
 80009e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a58 <MX_TIM3_Init+0xa0>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 15000;
 80009ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000a58 <MX_TIM3_Init+0xa0>)
 80009f0:	4a1c      	ldr	r2, [pc, #112]	@ (8000a64 <MX_TIM3_Init+0xac>)
 80009f2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f4:	4b18      	ldr	r3, [pc, #96]	@ (8000a58 <MX_TIM3_Init+0xa0>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009fa:	4b17      	ldr	r3, [pc, #92]	@ (8000a58 <MX_TIM3_Init+0xa0>)
 80009fc:	2280      	movs	r2, #128	@ 0x80
 80009fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a00:	4b15      	ldr	r3, [pc, #84]	@ (8000a58 <MX_TIM3_Init+0xa0>)
 8000a02:	0018      	movs	r0, r3
 8000a04:	f002 ffe8 	bl	80039d8 <HAL_TIM_Base_Init>
 8000a08:	1e03      	subs	r3, r0, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000a0c:	f7ff fe7c 	bl	8000708 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a10:	2110      	movs	r1, #16
 8000a12:	187b      	adds	r3, r7, r1
 8000a14:	2280      	movs	r2, #128	@ 0x80
 8000a16:	0152      	lsls	r2, r2, #5
 8000a18:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a1a:	187a      	adds	r2, r7, r1
 8000a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a58 <MX_TIM3_Init+0xa0>)
 8000a1e:	0011      	movs	r1, r2
 8000a20:	0018      	movs	r0, r3
 8000a22:	f003 fe3d 	bl	80046a0 <HAL_TIM_ConfigClockSource>
 8000a26:	1e03      	subs	r3, r0, #0
 8000a28:	d001      	beq.n	8000a2e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000a2a:	f7ff fe6d 	bl	8000708 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a2e:	1d3b      	adds	r3, r7, #4
 8000a30:	2220      	movs	r2, #32
 8000a32:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a34:	1d3b      	adds	r3, r7, #4
 8000a36:	2200      	movs	r2, #0
 8000a38:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a3a:	1d3a      	adds	r2, r7, #4
 8000a3c:	4b06      	ldr	r3, [pc, #24]	@ (8000a58 <MX_TIM3_Init+0xa0>)
 8000a3e:	0011      	movs	r1, r2
 8000a40:	0018      	movs	r0, r3
 8000a42:	f004 faeb 	bl	800501c <HAL_TIMEx_MasterConfigSynchronization>
 8000a46:	1e03      	subs	r3, r0, #0
 8000a48:	d001      	beq.n	8000a4e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000a4a:	f7ff fe5d 	bl	8000708 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000a4e:	46c0      	nop			@ (mov r8, r8)
 8000a50:	46bd      	mov	sp, r7
 8000a52:	b008      	add	sp, #32
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	46c0      	nop			@ (mov r8, r8)
 8000a58:	20000144 	.word	0x20000144
 8000a5c:	40000400 	.word	0x40000400
 8000a60:	00002ee0 	.word	0x00002ee0
 8000a64:	00003a98 	.word	0x00003a98

08000a68 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa8 <MX_TIM14_Init+0x40>)
 8000a6e:	4a0f      	ldr	r2, [pc, #60]	@ (8000aac <MX_TIM14_Init+0x44>)
 8000a70:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 12000;
 8000a72:	4b0d      	ldr	r3, [pc, #52]	@ (8000aa8 <MX_TIM14_Init+0x40>)
 8000a74:	4a0e      	ldr	r2, [pc, #56]	@ (8000ab0 <MX_TIM14_Init+0x48>)
 8000a76:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a78:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa8 <MX_TIM14_Init+0x40>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 5000;
 8000a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa8 <MX_TIM14_Init+0x40>)
 8000a80:	4a0c      	ldr	r2, [pc, #48]	@ (8000ab4 <MX_TIM14_Init+0x4c>)
 8000a82:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a84:	4b08      	ldr	r3, [pc, #32]	@ (8000aa8 <MX_TIM14_Init+0x40>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a8a:	4b07      	ldr	r3, [pc, #28]	@ (8000aa8 <MX_TIM14_Init+0x40>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000a90:	4b05      	ldr	r3, [pc, #20]	@ (8000aa8 <MX_TIM14_Init+0x40>)
 8000a92:	0018      	movs	r0, r3
 8000a94:	f002 ffa0 	bl	80039d8 <HAL_TIM_Base_Init>
 8000a98:	1e03      	subs	r3, r0, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000a9c:	f7ff fe34 	bl	8000708 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000aa0:	46c0      	nop			@ (mov r8, r8)
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	46c0      	nop			@ (mov r8, r8)
 8000aa8:	20000190 	.word	0x20000190
 8000aac:	40002000 	.word	0x40002000
 8000ab0:	00002ee0 	.word	0x00002ee0
 8000ab4:	00001388 	.word	0x00001388

08000ab8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b086      	sub	sp, #24
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a21      	ldr	r2, [pc, #132]	@ (8000b4c <HAL_TIM_Base_MspInit+0x94>)
 8000ac6:	4293      	cmp	r3, r2
 8000ac8:	d10e      	bne.n	8000ae8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000aca:	4b21      	ldr	r3, [pc, #132]	@ (8000b50 <HAL_TIM_Base_MspInit+0x98>)
 8000acc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ace:	4b20      	ldr	r3, [pc, #128]	@ (8000b50 <HAL_TIM_Base_MspInit+0x98>)
 8000ad0:	2180      	movs	r1, #128	@ 0x80
 8000ad2:	0109      	lsls	r1, r1, #4
 8000ad4:	430a      	orrs	r2, r1
 8000ad6:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ad8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b50 <HAL_TIM_Base_MspInit+0x98>)
 8000ada:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000adc:	2380      	movs	r3, #128	@ 0x80
 8000ade:	011b      	lsls	r3, r3, #4
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	617b      	str	r3, [r7, #20]
 8000ae4:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8000ae6:	e02c      	b.n	8000b42 <HAL_TIM_Base_MspInit+0x8a>
  else if(tim_baseHandle->Instance==TIM3)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a19      	ldr	r2, [pc, #100]	@ (8000b54 <HAL_TIM_Base_MspInit+0x9c>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d10c      	bne.n	8000b0c <HAL_TIM_Base_MspInit+0x54>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000af2:	4b17      	ldr	r3, [pc, #92]	@ (8000b50 <HAL_TIM_Base_MspInit+0x98>)
 8000af4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000af6:	4b16      	ldr	r3, [pc, #88]	@ (8000b50 <HAL_TIM_Base_MspInit+0x98>)
 8000af8:	2102      	movs	r1, #2
 8000afa:	430a      	orrs	r2, r1
 8000afc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000afe:	4b14      	ldr	r3, [pc, #80]	@ (8000b50 <HAL_TIM_Base_MspInit+0x98>)
 8000b00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b02:	2202      	movs	r2, #2
 8000b04:	4013      	ands	r3, r2
 8000b06:	613b      	str	r3, [r7, #16]
 8000b08:	693b      	ldr	r3, [r7, #16]
}
 8000b0a:	e01a      	b.n	8000b42 <HAL_TIM_Base_MspInit+0x8a>
  else if(tim_baseHandle->Instance==TIM14)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a11      	ldr	r2, [pc, #68]	@ (8000b58 <HAL_TIM_Base_MspInit+0xa0>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d115      	bne.n	8000b42 <HAL_TIM_Base_MspInit+0x8a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000b16:	4b0e      	ldr	r3, [pc, #56]	@ (8000b50 <HAL_TIM_Base_MspInit+0x98>)
 8000b18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b50 <HAL_TIM_Base_MspInit+0x98>)
 8000b1c:	2180      	movs	r1, #128	@ 0x80
 8000b1e:	0209      	lsls	r1, r1, #8
 8000b20:	430a      	orrs	r2, r1
 8000b22:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b24:	4b0a      	ldr	r3, [pc, #40]	@ (8000b50 <HAL_TIM_Base_MspInit+0x98>)
 8000b26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b28:	2380      	movs	r3, #128	@ 0x80
 8000b2a:	021b      	lsls	r3, r3, #8
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8000b32:	2200      	movs	r2, #0
 8000b34:	2100      	movs	r1, #0
 8000b36:	2013      	movs	r0, #19
 8000b38:	f001 fcc8 	bl	80024cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000b3c:	2013      	movs	r0, #19
 8000b3e:	f001 fcda 	bl	80024f6 <HAL_NVIC_EnableIRQ>
}
 8000b42:	46c0      	nop			@ (mov r8, r8)
 8000b44:	46bd      	mov	sp, r7
 8000b46:	b006      	add	sp, #24
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	46c0      	nop			@ (mov r8, r8)
 8000b4c:	40012c00 	.word	0x40012c00
 8000b50:	40021000 	.word	0x40021000
 8000b54:	40000400 	.word	0x40000400
 8000b58:	40002000 	.word	0x40002000

08000b5c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000b5c:	b590      	push	{r4, r7, lr}
 8000b5e:	b089      	sub	sp, #36	@ 0x24
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	240c      	movs	r4, #12
 8000b66:	193b      	adds	r3, r7, r4
 8000b68:	0018      	movs	r0, r3
 8000b6a:	2314      	movs	r3, #20
 8000b6c:	001a      	movs	r2, r3
 8000b6e:	2100      	movs	r1, #0
 8000b70:	f004 fb74 	bl	800525c <memset>
  if(timHandle->Instance==TIM1)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a16      	ldr	r2, [pc, #88]	@ (8000bd4 <HAL_TIM_MspPostInit+0x78>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d126      	bne.n	8000bcc <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b7e:	4b16      	ldr	r3, [pc, #88]	@ (8000bd8 <HAL_TIM_MspPostInit+0x7c>)
 8000b80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b82:	4b15      	ldr	r3, [pc, #84]	@ (8000bd8 <HAL_TIM_MspPostInit+0x7c>)
 8000b84:	2102      	movs	r1, #2
 8000b86:	430a      	orrs	r2, r1
 8000b88:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b8a:	4b13      	ldr	r3, [pc, #76]	@ (8000bd8 <HAL_TIM_MspPostInit+0x7c>)
 8000b8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b8e:	2202      	movs	r2, #2
 8000b90:	4013      	ands	r3, r2
 8000b92:	60bb      	str	r3, [r7, #8]
 8000b94:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB7     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = TIM1_PWM_Pin;
 8000b96:	0021      	movs	r1, r4
 8000b98:	187b      	adds	r3, r7, r1
 8000b9a:	2280      	movs	r2, #128	@ 0x80
 8000b9c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b9e:	187b      	adds	r3, r7, r1
 8000ba0:	2202      	movs	r2, #2
 8000ba2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	187b      	adds	r3, r7, r1
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000baa:	187b      	adds	r3, r7, r1
 8000bac:	2200      	movs	r2, #0
 8000bae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000bb0:	187b      	adds	r3, r7, r1
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(TIM1_PWM_GPIO_Port, &GPIO_InitStruct);
 8000bb6:	187b      	adds	r3, r7, r1
 8000bb8:	4a08      	ldr	r2, [pc, #32]	@ (8000bdc <HAL_TIM_MspPostInit+0x80>)
 8000bba:	0019      	movs	r1, r3
 8000bbc:	0010      	movs	r0, r2
 8000bbe:	f001 fff5 	bl	8002bac <HAL_GPIO_Init>

    HAL_SYSCFG_SetPinBinding(HAL_BIND_SO8_PIN1_PB7);
 8000bc2:	23c0      	movs	r3, #192	@ 0xc0
 8000bc4:	029b      	lsls	r3, r3, #10
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	f000 fa18 	bl	8000ffc <HAL_SYSCFG_SetPinBinding>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000bcc:	46c0      	nop			@ (mov r8, r8)
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	b009      	add	sp, #36	@ 0x24
 8000bd2:	bd90      	pop	{r4, r7, pc}
 8000bd4:	40012c00 	.word	0x40012c00
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	50000400 	.word	0x50000400

08000be0 <HAL_TIM_Base_MspDeInit>:

void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a13      	ldr	r2, [pc, #76]	@ (8000c3c <HAL_TIM_Base_MspDeInit+0x5c>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d106      	bne.n	8000c00 <HAL_TIM_Base_MspDeInit+0x20>
  {
  /* USER CODE BEGIN TIM1_MspDeInit 0 */

  /* USER CODE END TIM1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM1_CLK_DISABLE();
 8000bf2:	4b13      	ldr	r3, [pc, #76]	@ (8000c40 <HAL_TIM_Base_MspDeInit+0x60>)
 8000bf4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bf6:	4b12      	ldr	r3, [pc, #72]	@ (8000c40 <HAL_TIM_Base_MspDeInit+0x60>)
 8000bf8:	4912      	ldr	r1, [pc, #72]	@ (8000c44 <HAL_TIM_Base_MspDeInit+0x64>)
 8000bfa:	400a      	ands	r2, r1
 8000bfc:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_NVIC_DisableIRQ(TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspDeInit 1 */

  /* USER CODE END TIM14_MspDeInit 1 */
  }
}
 8000bfe:	e019      	b.n	8000c34 <HAL_TIM_Base_MspDeInit+0x54>
  else if(tim_baseHandle->Instance==TIM3)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a10      	ldr	r2, [pc, #64]	@ (8000c48 <HAL_TIM_Base_MspDeInit+0x68>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d106      	bne.n	8000c18 <HAL_TIM_Base_MspDeInit+0x38>
    __HAL_RCC_TIM3_CLK_DISABLE();
 8000c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c40 <HAL_TIM_Base_MspDeInit+0x60>)
 8000c0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c40 <HAL_TIM_Base_MspDeInit+0x60>)
 8000c10:	2102      	movs	r1, #2
 8000c12:	438a      	bics	r2, r1
 8000c14:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000c16:	e00d      	b.n	8000c34 <HAL_TIM_Base_MspDeInit+0x54>
  else if(tim_baseHandle->Instance==TIM14)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a0b      	ldr	r2, [pc, #44]	@ (8000c4c <HAL_TIM_Base_MspDeInit+0x6c>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d108      	bne.n	8000c34 <HAL_TIM_Base_MspDeInit+0x54>
    __HAL_RCC_TIM14_CLK_DISABLE();
 8000c22:	4b07      	ldr	r3, [pc, #28]	@ (8000c40 <HAL_TIM_Base_MspDeInit+0x60>)
 8000c24:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c26:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <HAL_TIM_Base_MspDeInit+0x60>)
 8000c28:	4909      	ldr	r1, [pc, #36]	@ (8000c50 <HAL_TIM_Base_MspDeInit+0x70>)
 8000c2a:	400a      	ands	r2, r1
 8000c2c:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_NVIC_DisableIRQ(TIM14_IRQn);
 8000c2e:	2013      	movs	r0, #19
 8000c30:	f001 fc71 	bl	8002516 <HAL_NVIC_DisableIRQ>
}
 8000c34:	46c0      	nop			@ (mov r8, r8)
 8000c36:	46bd      	mov	sp, r7
 8000c38:	b002      	add	sp, #8
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	40012c00 	.word	0x40012c00
 8000c40:	40021000 	.word	0x40021000
 8000c44:	fffff7ff 	.word	0xfffff7ff
 8000c48:	40000400 	.word	0x40000400
 8000c4c:	40002000 	.word	0x40002000
 8000c50:	ffff7fff 	.word	0xffff7fff

08000c54 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM14)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a08      	ldr	r2, [pc, #32]	@ (8000c84 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000c62:	4293      	cmp	r3, r2
 8000c64:	d10a      	bne.n	8000c7c <HAL_TIM_PeriodElapsedCallback+0x28>
	{
		hlamp.setup = LAMP_SETUP_OFF;
 8000c66:	4b08      	ldr	r3, [pc, #32]	@ (8000c88 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000c68:	2203      	movs	r2, #3
 8000c6a:	705a      	strb	r2, [r3, #1]


		if(HAL_TIM_Base_Stop(htim) != HAL_OK)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f002 ffae 	bl	8003bd0 <HAL_TIM_Base_Stop>
 8000c74:	1e03      	subs	r3, r0, #0
 8000c76:	d001      	beq.n	8000c7c <HAL_TIM_PeriodElapsedCallback+0x28>
		{
			Error_Handler();
 8000c78:	f7ff fd46 	bl	8000708 <Error_Handler>
		}
	}
}
 8000c7c:	46c0      	nop			@ (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b002      	add	sp, #8
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	40002000 	.word	0x40002000
 8000c88:	200001dc 	.word	0x200001dc

08000c8c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c8c:	480d      	ldr	r0, [pc, #52]	@ (8000cc4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c8e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c90:	f7ff fdb2 	bl	80007f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000c94:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000c96:	e003      	b.n	8000ca0 <LoopCopyDataInit>

08000c98 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000c98:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc8 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000c9a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000c9c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000c9e:	3104      	adds	r1, #4

08000ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000ca0:	480a      	ldr	r0, [pc, #40]	@ (8000ccc <LoopForever+0xa>)
  ldr r3, =_edata
 8000ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd0 <LoopForever+0xe>)
  adds r2, r0, r1
 8000ca4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000ca6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000ca8:	d3f6      	bcc.n	8000c98 <CopyDataInit>
  ldr r2, =_sbss
 8000caa:	4a0a      	ldr	r2, [pc, #40]	@ (8000cd4 <LoopForever+0x12>)
  b LoopFillZerobss
 8000cac:	e002      	b.n	8000cb4 <LoopFillZerobss>

08000cae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000cae:	2300      	movs	r3, #0
  str  r3, [r2]
 8000cb0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb2:	3204      	adds	r2, #4

08000cb4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000cb4:	4b08      	ldr	r3, [pc, #32]	@ (8000cd8 <LoopForever+0x16>)
  cmp r2, r3
 8000cb6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000cb8:	d3f9      	bcc.n	8000cae <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000cba:	f004 fad7 	bl	800526c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cbe:	f7ff fc85 	bl	80005cc <main>

08000cc2 <LoopForever>:

LoopForever:
    b LoopForever
 8000cc2:	e7fe      	b.n	8000cc2 <LoopForever>
  ldr   r0, =_estack
 8000cc4:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8000cc8:	08005368 	.word	0x08005368
  ldr r0, =_sdata
 8000ccc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000cd0:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000cd4:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000cd8:	200001ec 	.word	0x200001ec

08000cdc <DMA1_Channel2_3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cdc:	e7fe      	b.n	8000cdc <DMA1_Channel2_3_IRQHandler>
	...

08000ce0 <Lamp_Start>:

LAMP_HandleTypedef hlamp;


void Lamp_Start(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0

	if(hlamp.status == LAMP_OFF)
 8000ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d54 <Lamp_Start+0x74>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d130      	bne.n	8000d4e <Lamp_Start+0x6e>
	{
		hlamp.status = LAMP_ON;
 8000cec:	4b19      	ldr	r3, [pc, #100]	@ (8000d54 <Lamp_Start+0x74>)
 8000cee:	2201      	movs	r2, #1
 8000cf0:	701a      	strb	r2, [r3, #0]

	    MX_ADC1_Init();
 8000cf2:	f7ff fa95 	bl	8000220 <MX_ADC1_Init>
	    MX_TIM14_Init();
 8000cf6:	f7ff feb7 	bl	8000a68 <MX_TIM14_Init>
	    MX_TIM1_Init();
 8000cfa:	f7ff fd89 	bl	8000810 <MX_TIM1_Init>
	    MX_TIM3_Init();
 8000cfe:	f7ff fe5b 	bl	80009b8 <MX_TIM3_Init>

		// start 5s setup timer
		if(HAL_TIM_Base_Start_IT(&htim14) != HAL_OK)
 8000d02:	4b15      	ldr	r3, [pc, #84]	@ (8000d58 <Lamp_Start+0x78>)
 8000d04:	0018      	movs	r0, r3
 8000d06:	f002 ff89 	bl	8003c1c <HAL_TIM_Base_Start_IT>
 8000d0a:	1e03      	subs	r3, r0, #0
 8000d0c:	d001      	beq.n	8000d12 <Lamp_Start+0x32>
		{
			Error_Handler();
 8000d0e:	f7ff fcfb 	bl	8000708 <Error_Handler>
		}


		hlamp.setup = LAMP_SETUP_ON;
 8000d12:	4b10      	ldr	r3, [pc, #64]	@ (8000d54 <Lamp_Start+0x74>)
 8000d14:	2202      	movs	r2, #2
 8000d16:	705a      	strb	r2, [r3, #1]

		// start adc timer
		if(HAL_TIM_Base_Start(&htim3) != HAL_OK)
 8000d18:	4b10      	ldr	r3, [pc, #64]	@ (8000d5c <Lamp_Start+0x7c>)
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	f002 ff12 	bl	8003b44 <HAL_TIM_Base_Start>
 8000d20:	1e03      	subs	r3, r0, #0
 8000d22:	d001      	beq.n	8000d28 <Lamp_Start+0x48>
		{
			Error_Handler();
 8000d24:	f7ff fcf0 	bl	8000708 <Error_Handler>
		}

		// start lamp pwm
		if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4) != HAL_OK)
 8000d28:	4b0d      	ldr	r3, [pc, #52]	@ (8000d60 <Lamp_Start+0x80>)
 8000d2a:	210c      	movs	r1, #12
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f003 f889 	bl	8003e44 <HAL_TIM_PWM_Start>
 8000d32:	1e03      	subs	r3, r0, #0
 8000d34:	d001      	beq.n	8000d3a <Lamp_Start+0x5a>
		{
			Error_Handler();
 8000d36:	f7ff fce7 	bl	8000708 <Error_Handler>
		}

		if(HAL_ADC_Start_DMA(&hadc1, hlamp.ADC_Results, 2) != HAL_OK)
 8000d3a:	490a      	ldr	r1, [pc, #40]	@ (8000d64 <Lamp_Start+0x84>)
 8000d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000d68 <Lamp_Start+0x88>)
 8000d3e:	2202      	movs	r2, #2
 8000d40:	0018      	movs	r0, r3
 8000d42:	f000 fd2f 	bl	80017a4 <HAL_ADC_Start_DMA>
 8000d46:	1e03      	subs	r3, r0, #0
 8000d48:	d001      	beq.n	8000d4e <Lamp_Start+0x6e>
		{
			Error_Handler();
 8000d4a:	f7ff fcdd 	bl	8000708 <Error_Handler>
		}
	}

}
 8000d4e:	46c0      	nop			@ (mov r8, r8)
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	200001dc 	.word	0x200001dc
 8000d58:	20000190 	.word	0x20000190
 8000d5c:	20000144 	.word	0x20000144
 8000d60:	200000f8 	.word	0x200000f8
 8000d64:	200001e0 	.word	0x200001e0
 8000d68:	20000028 	.word	0x20000028

08000d6c <Lamp_SetPower>:


void Lamp_SetPower(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0

	if(hlamp.setup == LAMP_SETUP_ON)
 8000d70:	4b25      	ldr	r3, [pc, #148]	@ (8000e08 <Lamp_SetPower+0x9c>)
 8000d72:	785b      	ldrb	r3, [r3, #1]
 8000d74:	2b02      	cmp	r3, #2
 8000d76:	d12b      	bne.n	8000dd0 <Lamp_SetPower+0x64>
	{
		switch(hlamp.button)
 8000d78:	4b23      	ldr	r3, [pc, #140]	@ (8000e08 <Lamp_SetPower+0x9c>)
 8000d7a:	78db      	ldrb	r3, [r3, #3]
 8000d7c:	2b03      	cmp	r3, #3
 8000d7e:	d011      	beq.n	8000da4 <Lamp_SetPower+0x38>
 8000d80:	dc16      	bgt.n	8000db0 <Lamp_SetPower+0x44>
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d002      	beq.n	8000d8c <Lamp_SetPower+0x20>
 8000d86:	2b02      	cmp	r3, #2
 8000d88:	d006      	beq.n	8000d98 <Lamp_SetPower+0x2c>
 8000d8a:	e011      	b.n	8000db0 <Lamp_SetPower+0x44>
		{
		case 1:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 300);
 8000d8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000e0c <Lamp_SetPower+0xa0>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2296      	movs	r2, #150	@ 0x96
 8000d92:	0052      	lsls	r2, r2, #1
 8000d94:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8000d96:	e027      	b.n	8000de8 <Lamp_SetPower+0x7c>
		case 2:
		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 600);
 8000d98:	4b1c      	ldr	r3, [pc, #112]	@ (8000e0c <Lamp_SetPower+0xa0>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2296      	movs	r2, #150	@ 0x96
 8000d9e:	0092      	lsls	r2, r2, #2
 8000da0:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8000da2:	e021      	b.n	8000de8 <Lamp_SetPower+0x7c>
		case 3:
		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 1000);
 8000da4:	4b19      	ldr	r3, [pc, #100]	@ (8000e0c <Lamp_SetPower+0xa0>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	22fa      	movs	r2, #250	@ 0xfa
 8000daa:	0092      	lsls	r2, r2, #2
 8000dac:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8000dae:	e01b      	b.n	8000de8 <Lamp_SetPower+0x7c>
		default:
		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8000db0:	4b16      	ldr	r3, [pc, #88]	@ (8000e0c <Lamp_SetPower+0xa0>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2200      	movs	r2, #0
 8000db6:	641a      	str	r2, [r3, #64]	@ 0x40
		    Lamp_DeInit();
 8000db8:	f000 f82a 	bl	8000e10 <Lamp_DeInit>

		    hlamp.button = 0;
 8000dbc:	4b12      	ldr	r3, [pc, #72]	@ (8000e08 <Lamp_SetPower+0x9c>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	70da      	strb	r2, [r3, #3]
		    hlamp.status = LAMP_OFF;
 8000dc2:	4b11      	ldr	r3, [pc, #68]	@ (8000e08 <Lamp_SetPower+0x9c>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	701a      	strb	r2, [r3, #0]
		    hlamp.setup = LAMP_SETUP_OFF;
 8000dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e08 <Lamp_SetPower+0x9c>)
 8000dca:	2203      	movs	r2, #3
 8000dcc:	705a      	strb	r2, [r3, #1]
			break;
 8000dce:	e00b      	b.n	8000de8 <Lamp_SetPower+0x7c>

	}
	// turn off lamp
	else
	{
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8000dd0:	4b0e      	ldr	r3, [pc, #56]	@ (8000e0c <Lamp_SetPower+0xa0>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	641a      	str	r2, [r3, #64]	@ 0x40

		Lamp_DeInit();
 8000dd8:	f000 f81a 	bl	8000e10 <Lamp_DeInit>
		hlamp.status = LAMP_OFF;
 8000ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8000e08 <Lamp_SetPower+0x9c>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	701a      	strb	r2, [r3, #0]
		hlamp.button = 0;
 8000de2:	4b09      	ldr	r3, [pc, #36]	@ (8000e08 <Lamp_SetPower+0x9c>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	70da      	strb	r2, [r3, #3]
	}

	//forcee low state (batt, Temp)
	if((hlamp.helth != LAMP_OK) && (hlamp.status != LAMP_OFF))
 8000de8:	4b07      	ldr	r3, [pc, #28]	@ (8000e08 <Lamp_SetPower+0x9c>)
 8000dea:	789b      	ldrb	r3, [r3, #2]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d008      	beq.n	8000e02 <Lamp_SetPower+0x96>
 8000df0:	4b05      	ldr	r3, [pc, #20]	@ (8000e08 <Lamp_SetPower+0x9c>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d004      	beq.n	8000e02 <Lamp_SetPower+0x96>
	{
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 300);
 8000df8:	4b04      	ldr	r3, [pc, #16]	@ (8000e0c <Lamp_SetPower+0xa0>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	2296      	movs	r2, #150	@ 0x96
 8000dfe:	0052      	lsls	r2, r2, #1
 8000e00:	641a      	str	r2, [r3, #64]	@ 0x40
	}

}
 8000e02:	46c0      	nop			@ (mov r8, r8)
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	200001dc 	.word	0x200001dc
 8000e0c:	200000f8 	.word	0x200000f8

08000e10 <Lamp_DeInit>:

void Lamp_DeInit(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
	//#############ADC_Deinit################################
	if(HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 8000e14:	4b2a      	ldr	r3, [pc, #168]	@ (8000ec0 <Lamp_DeInit+0xb0>)
 8000e16:	0018      	movs	r0, r3
 8000e18:	f000 fd52 	bl	80018c0 <HAL_ADC_Stop_DMA>
 8000e1c:	1e03      	subs	r3, r0, #0
 8000e1e:	d001      	beq.n	8000e24 <Lamp_DeInit+0x14>
	{
		Error_Handler();
 8000e20:	f7ff fc72 	bl	8000708 <Error_Handler>
	}


	if(HAL_ADC_DeInit(&hadc1) != HAL_OK)
 8000e24:	4b26      	ldr	r3, [pc, #152]	@ (8000ec0 <Lamp_DeInit+0xb0>)
 8000e26:	0018      	movs	r0, r3
 8000e28:	f000 fc20 	bl	800166c <HAL_ADC_DeInit>
 8000e2c:	1e03      	subs	r3, r0, #0
 8000e2e:	d001      	beq.n	8000e34 <Lamp_DeInit+0x24>
	{
		Error_Handler();
 8000e30:	f7ff fc6a 	bl	8000708 <Error_Handler>
	//#######################################################



	//###########5sTIM_Deinit################################
	if(HAL_TIM_OnePulse_Stop_IT(&htim14,0) != HAL_OK)
 8000e34:	4b23      	ldr	r3, [pc, #140]	@ (8000ec4 <Lamp_DeInit+0xb4>)
 8000e36:	2100      	movs	r1, #0
 8000e38:	0018      	movs	r0, r3
 8000e3a:	f003 f9af 	bl	800419c <HAL_TIM_OnePulse_Stop_IT>
 8000e3e:	1e03      	subs	r3, r0, #0
 8000e40:	d001      	beq.n	8000e46 <Lamp_DeInit+0x36>
	{
		Error_Handler();
 8000e42:	f7ff fc61 	bl	8000708 <Error_Handler>
	}
	if(HAL_TIM_OnePulse_DeInit(&htim14) != HAL_OK)
 8000e46:	4b1f      	ldr	r3, [pc, #124]	@ (8000ec4 <Lamp_DeInit+0xb4>)
 8000e48:	0018      	movs	r0, r3
 8000e4a:	f003 f959 	bl	8004100 <HAL_TIM_OnePulse_DeInit>
 8000e4e:	1e03      	subs	r3, r0, #0
 8000e50:	d001      	beq.n	8000e56 <Lamp_DeInit+0x46>
	{
		Error_Handler();
 8000e52:	f7ff fc59 	bl	8000708 <Error_Handler>
	}
	if(HAL_TIM_Base_DeInit(&htim14) != HAL_OK)
 8000e56:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec4 <Lamp_DeInit+0xb4>)
 8000e58:	0018      	movs	r0, r3
 8000e5a:	f002 fe15 	bl	8003a88 <HAL_TIM_Base_DeInit>
 8000e5e:	1e03      	subs	r3, r0, #0
 8000e60:	d001      	beq.n	8000e66 <Lamp_DeInit+0x56>
	{
		Error_Handler();
 8000e62:	f7ff fc51 	bl	8000708 <Error_Handler>




	//#############PWM_OUT_Deinit############################
	if(HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_4) != HAL_OK)
 8000e66:	4b18      	ldr	r3, [pc, #96]	@ (8000ec8 <Lamp_DeInit+0xb8>)
 8000e68:	210c      	movs	r1, #12
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	f003 f8c2 	bl	8003ff4 <HAL_TIM_PWM_Stop>
 8000e70:	1e03      	subs	r3, r0, #0
 8000e72:	d001      	beq.n	8000e78 <Lamp_DeInit+0x68>
	{
		Error_Handler();
 8000e74:	f7ff fc48 	bl	8000708 <Error_Handler>
	}
	if(HAL_TIM_PWM_DeInit(&htim1) != HAL_OK)
 8000e78:	4b13      	ldr	r3, [pc, #76]	@ (8000ec8 <Lamp_DeInit+0xb8>)
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	f002 ff74 	bl	8003d68 <HAL_TIM_PWM_DeInit>
 8000e80:	1e03      	subs	r3, r0, #0
 8000e82:	d001      	beq.n	8000e88 <Lamp_DeInit+0x78>
	{
		Error_Handler();
 8000e84:	f7ff fc40 	bl	8000708 <Error_Handler>
	}
	if(HAL_TIM_Base_DeInit(&htim1) != HAL_OK)
 8000e88:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec8 <Lamp_DeInit+0xb8>)
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f002 fdfc 	bl	8003a88 <HAL_TIM_Base_DeInit>
 8000e90:	1e03      	subs	r3, r0, #0
 8000e92:	d001      	beq.n	8000e98 <Lamp_DeInit+0x88>
	{
		Error_Handler();
 8000e94:	f7ff fc38 	bl	8000708 <Error_Handler>




	//###########ADC_Triger_Deinit##########################
	if(HAL_TIM_Base_Stop(&htim3) != HAL_OK)
 8000e98:	4b0c      	ldr	r3, [pc, #48]	@ (8000ecc <Lamp_DeInit+0xbc>)
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	f002 fe98 	bl	8003bd0 <HAL_TIM_Base_Stop>
 8000ea0:	1e03      	subs	r3, r0, #0
 8000ea2:	d001      	beq.n	8000ea8 <Lamp_DeInit+0x98>
	{
		Error_Handler();
 8000ea4:	f7ff fc30 	bl	8000708 <Error_Handler>
	}
	if(HAL_TIM_Base_DeInit(&htim3) != HAL_OK)
 8000ea8:	4b08      	ldr	r3, [pc, #32]	@ (8000ecc <Lamp_DeInit+0xbc>)
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f002 fdec 	bl	8003a88 <HAL_TIM_Base_DeInit>
 8000eb0:	1e03      	subs	r3, r0, #0
 8000eb2:	d001      	beq.n	8000eb8 <Lamp_DeInit+0xa8>
	{
		Error_Handler();
 8000eb4:	f7ff fc28 	bl	8000708 <Error_Handler>
	}
	//######################################################

}
 8000eb8:	46c0      	nop			@ (mov r8, r8)
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	46c0      	nop			@ (mov r8, r8)
 8000ec0:	20000028 	.word	0x20000028
 8000ec4:	20000190 	.word	0x20000190
 8000ec8:	200000f8 	.word	0x200000f8
 8000ecc:	20000144 	.word	0x20000144

08000ed0 <LL_SYSCFG_ConfigPinMux>:
  * @rmtoll SYSCFG_CFGR3 CLL   LL_SYSCFG_ConfigPinMux\n
  * @param  mux_cfg This parameter can be a value of @ref SYSTEM_LL_PINMUX_CFG
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_ConfigPinMux(uint32_t mux_cfg)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(SYSCFG->CFGR3, (mux_cfg >> 16U), (mux_cfg & 0x0000FFFFU));
 8000ed8:	4b08      	ldr	r3, [pc, #32]	@ (8000efc <LL_SYSCFG_ConfigPinMux+0x2c>)
 8000eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000edc:	687a      	ldr	r2, [r7, #4]
 8000ede:	0c12      	lsrs	r2, r2, #16
 8000ee0:	43d2      	mvns	r2, r2
 8000ee2:	401a      	ands	r2, r3
 8000ee4:	0011      	movs	r1, r2
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	041b      	lsls	r3, r3, #16
 8000eea:	0c1a      	lsrs	r2, r3, #16
 8000eec:	4b03      	ldr	r3, [pc, #12]	@ (8000efc <LL_SYSCFG_ConfigPinMux+0x2c>)
 8000eee:	430a      	orrs	r2, r1
 8000ef0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000ef2:	46c0      	nop			@ (mov r8, r8)
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	b002      	add	sp, #8
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	46c0      	nop			@ (mov r8, r8)
 8000efc:	40010000 	.word	0x40010000

08000f00 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f06:	1dfb      	adds	r3, r7, #7
 8000f08:	2200      	movs	r2, #0
 8000f0a:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f0c:	2003      	movs	r0, #3
 8000f0e:	f000 f80f 	bl	8000f30 <HAL_InitTick>
 8000f12:	1e03      	subs	r3, r0, #0
 8000f14:	d003      	beq.n	8000f1e <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000f16:	1dfb      	adds	r3, r7, #7
 8000f18:	2201      	movs	r2, #1
 8000f1a:	701a      	strb	r2, [r3, #0]
 8000f1c:	e001      	b.n	8000f22 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f1e:	f7ff fbff 	bl	8000720 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f22:	1dfb      	adds	r3, r7, #7
 8000f24:	781b      	ldrb	r3, [r3, #0]
}
 8000f26:	0018      	movs	r0, r3
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	b002      	add	sp, #8
 8000f2c:	bd80      	pop	{r7, pc}
	...

08000f30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f30:	b590      	push	{r4, r7, lr}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f38:	230f      	movs	r3, #15
 8000f3a:	18fb      	adds	r3, r7, r3
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000f40:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb8 <HAL_InitTick+0x88>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d02b      	beq.n	8000fa0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000f48:	4b1c      	ldr	r3, [pc, #112]	@ (8000fbc <HAL_InitTick+0x8c>)
 8000f4a:	681c      	ldr	r4, [r3, #0]
 8000f4c:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb8 <HAL_InitTick+0x88>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	0019      	movs	r1, r3
 8000f52:	23fa      	movs	r3, #250	@ 0xfa
 8000f54:	0098      	lsls	r0, r3, #2
 8000f56:	f7ff f8d7 	bl	8000108 <__udivsi3>
 8000f5a:	0003      	movs	r3, r0
 8000f5c:	0019      	movs	r1, r3
 8000f5e:	0020      	movs	r0, r4
 8000f60:	f7ff f8d2 	bl	8000108 <__udivsi3>
 8000f64:	0003      	movs	r3, r0
 8000f66:	0018      	movs	r0, r3
 8000f68:	f001 fae5 	bl	8002536 <HAL_SYSTICK_Config>
 8000f6c:	1e03      	subs	r3, r0, #0
 8000f6e:	d112      	bne.n	8000f96 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2b03      	cmp	r3, #3
 8000f74:	d80a      	bhi.n	8000f8c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f76:	6879      	ldr	r1, [r7, #4]
 8000f78:	2301      	movs	r3, #1
 8000f7a:	425b      	negs	r3, r3
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	0018      	movs	r0, r3
 8000f80:	f001 faa4 	bl	80024cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f84:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc0 <HAL_InitTick+0x90>)
 8000f86:	687a      	ldr	r2, [r7, #4]
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	e00d      	b.n	8000fa8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000f8c:	230f      	movs	r3, #15
 8000f8e:	18fb      	adds	r3, r7, r3
 8000f90:	2201      	movs	r2, #1
 8000f92:	701a      	strb	r2, [r3, #0]
 8000f94:	e008      	b.n	8000fa8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f96:	230f      	movs	r3, #15
 8000f98:	18fb      	adds	r3, r7, r3
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	701a      	strb	r2, [r3, #0]
 8000f9e:	e003      	b.n	8000fa8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fa0:	230f      	movs	r3, #15
 8000fa2:	18fb      	adds	r3, r7, r3
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000fa8:	230f      	movs	r3, #15
 8000faa:	18fb      	adds	r3, r7, r3
 8000fac:	781b      	ldrb	r3, [r3, #0]
}
 8000fae:	0018      	movs	r0, r3
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	b005      	add	sp, #20
 8000fb4:	bd90      	pop	{r4, r7, pc}
 8000fb6:	46c0      	nop			@ (mov r8, r8)
 8000fb8:	20000008 	.word	0x20000008
 8000fbc:	20000000 	.word	0x20000000
 8000fc0:	20000004 	.word	0x20000004

08000fc4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fc8:	4b05      	ldr	r3, [pc, #20]	@ (8000fe0 <HAL_IncTick+0x1c>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	001a      	movs	r2, r3
 8000fce:	4b05      	ldr	r3, [pc, #20]	@ (8000fe4 <HAL_IncTick+0x20>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	18d2      	adds	r2, r2, r3
 8000fd4:	4b03      	ldr	r3, [pc, #12]	@ (8000fe4 <HAL_IncTick+0x20>)
 8000fd6:	601a      	str	r2, [r3, #0]
}
 8000fd8:	46c0      	nop			@ (mov r8, r8)
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	46c0      	nop			@ (mov r8, r8)
 8000fe0:	20000008 	.word	0x20000008
 8000fe4:	200001e8 	.word	0x200001e8

08000fe8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  return uwTick;
 8000fec:	4b02      	ldr	r3, [pc, #8]	@ (8000ff8 <HAL_GetTick+0x10>)
 8000fee:	681b      	ldr	r3, [r3, #0]
}
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	46c0      	nop			@ (mov r8, r8)
 8000ff8:	200001e8 	.word	0x200001e8

08000ffc <HAL_SYSCFG_SetPinBinding>:
  *         for each die package
  *         This parameter can be a value of @ref HAL_BIND_CFG
  * @retval None
  */
void HAL_SYSCFG_SetPinBinding(uint32_t pin_binding)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_HAL_SYSCFG_PINBINDING(pin_binding));
  LL_SYSCFG_ConfigPinMux(pin_binding);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	0018      	movs	r0, r3
 8001008:	f7ff ff62 	bl	8000ed0 <LL_SYSCFG_ConfigPinMux>
}
 800100c:	46c0      	nop			@ (mov r8, r8)
 800100e:	46bd      	mov	sp, r7
 8001010:	b002      	add	sp, #8
 8001012:	bd80      	pop	{r7, pc}

08001014 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a05      	ldr	r2, [pc, #20]	@ (8001038 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001024:	401a      	ands	r2, r3
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	431a      	orrs	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	601a      	str	r2, [r3, #0]
}
 800102e:	46c0      	nop			@ (mov r8, r8)
 8001030:	46bd      	mov	sp, r7
 8001032:	b002      	add	sp, #8
 8001034:	bd80      	pop	{r7, pc}
 8001036:	46c0      	nop			@ (mov r8, r8)
 8001038:	ff3fffff 	.word	0xff3fffff

0800103c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	23c0      	movs	r3, #192	@ 0xc0
 800104a:	041b      	lsls	r3, r3, #16
 800104c:	4013      	ands	r3, r2
}
 800104e:	0018      	movs	r0, r3
 8001050:	46bd      	mov	sp, r7
 8001052:	b002      	add	sp, #8
 8001054:	bd80      	pop	{r7, pc}

08001056 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001056:	b580      	push	{r7, lr}
 8001058:	b084      	sub	sp, #16
 800105a:	af00      	add	r7, sp, #0
 800105c:	60f8      	str	r0, [r7, #12]
 800105e:	60b9      	str	r1, [r7, #8]
 8001060:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	695b      	ldr	r3, [r3, #20]
 8001066:	68ba      	ldr	r2, [r7, #8]
 8001068:	2104      	movs	r1, #4
 800106a:	400a      	ands	r2, r1
 800106c:	2107      	movs	r1, #7
 800106e:	4091      	lsls	r1, r2
 8001070:	000a      	movs	r2, r1
 8001072:	43d2      	mvns	r2, r2
 8001074:	401a      	ands	r2, r3
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	2104      	movs	r1, #4
 800107a:	400b      	ands	r3, r1
 800107c:	6879      	ldr	r1, [r7, #4]
 800107e:	4099      	lsls	r1, r3
 8001080:	000b      	movs	r3, r1
 8001082:	431a      	orrs	r2, r3
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001088:	46c0      	nop			@ (mov r8, r8)
 800108a:	46bd      	mov	sp, r7
 800108c:	b004      	add	sp, #16
 800108e:	bd80      	pop	{r7, pc}

08001090 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	695b      	ldr	r3, [r3, #20]
 800109e:	683a      	ldr	r2, [r7, #0]
 80010a0:	2104      	movs	r1, #4
 80010a2:	400a      	ands	r2, r1
 80010a4:	2107      	movs	r1, #7
 80010a6:	4091      	lsls	r1, r2
 80010a8:	000a      	movs	r2, r1
 80010aa:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	2104      	movs	r1, #4
 80010b0:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80010b2:	40da      	lsrs	r2, r3
 80010b4:	0013      	movs	r3, r2
}
 80010b6:	0018      	movs	r0, r3
 80010b8:	46bd      	mov	sp, r7
 80010ba:	b002      	add	sp, #8
 80010bc:	bd80      	pop	{r7, pc}

080010be <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	b082      	sub	sp, #8
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	68da      	ldr	r2, [r3, #12]
 80010ca:	23c0      	movs	r3, #192	@ 0xc0
 80010cc:	011b      	lsls	r3, r3, #4
 80010ce:	4013      	ands	r3, r2
 80010d0:	d101      	bne.n	80010d6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80010d2:	2301      	movs	r3, #1
 80010d4:	e000      	b.n	80010d8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80010d6:	2300      	movs	r3, #0
}
 80010d8:	0018      	movs	r0, r3
 80010da:	46bd      	mov	sp, r7
 80010dc:	b002      	add	sp, #8
 80010de:	bd80      	pop	{r7, pc}

080010e0 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010f0:	68ba      	ldr	r2, [r7, #8]
 80010f2:	211f      	movs	r1, #31
 80010f4:	400a      	ands	r2, r1
 80010f6:	210f      	movs	r1, #15
 80010f8:	4091      	lsls	r1, r2
 80010fa:	000a      	movs	r2, r1
 80010fc:	43d2      	mvns	r2, r2
 80010fe:	401a      	ands	r2, r3
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	0e9b      	lsrs	r3, r3, #26
 8001104:	210f      	movs	r1, #15
 8001106:	4019      	ands	r1, r3
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	201f      	movs	r0, #31
 800110c:	4003      	ands	r3, r0
 800110e:	4099      	lsls	r1, r3
 8001110:	000b      	movs	r3, r1
 8001112:	431a      	orrs	r2, r3
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001118:	46c0      	nop			@ (mov r8, r8)
 800111a:	46bd      	mov	sp, r7
 800111c:	b004      	add	sp, #16
 800111e:	bd80      	pop	{r7, pc}

08001120 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	025b      	lsls	r3, r3, #9
 8001132:	0a5b      	lsrs	r3, r3, #9
 8001134:	431a      	orrs	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800113a:	46c0      	nop			@ (mov r8, r8)
 800113c:	46bd      	mov	sp, r7
 800113e:	b002      	add	sp, #8
 8001140:	bd80      	pop	{r7, pc}

08001142 <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	b082      	sub	sp, #8
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
 800114a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001150:	683a      	ldr	r2, [r7, #0]
 8001152:	0252      	lsls	r2, r2, #9
 8001154:	0a52      	lsrs	r2, r2, #9
 8001156:	43d2      	mvns	r2, r2
 8001158:	401a      	ands	r2, r3
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800115e:	46c0      	nop			@ (mov r8, r8)
 8001160:	46bd      	mov	sp, r7
 8001162:	b002      	add	sp, #8
 8001164:	bd80      	pop	{r7, pc}

08001166 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b082      	sub	sp, #8
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	2203      	movs	r2, #3
 8001174:	4013      	ands	r3, r2
}
 8001176:	0018      	movs	r0, r3
 8001178:	46bd      	mov	sp, r7
 800117a:	b002      	add	sp, #8
 800117c:	bd80      	pop	{r7, pc}
	...

08001180 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	60f8      	str	r0, [r7, #12]
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	695b      	ldr	r3, [r3, #20]
 8001190:	68ba      	ldr	r2, [r7, #8]
 8001192:	0212      	lsls	r2, r2, #8
 8001194:	43d2      	mvns	r2, r2
 8001196:	401a      	ands	r2, r3
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	021b      	lsls	r3, r3, #8
 800119c:	6879      	ldr	r1, [r7, #4]
 800119e:	400b      	ands	r3, r1
 80011a0:	4904      	ldr	r1, [pc, #16]	@ (80011b4 <LL_ADC_SetChannelSamplingTime+0x34>)
 80011a2:	400b      	ands	r3, r1
 80011a4:	431a      	orrs	r2, r3
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80011aa:	46c0      	nop			@ (mov r8, r8)
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b004      	add	sp, #16
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	46c0      	nop			@ (mov r8, r8)
 80011b4:	7fffff00 	.word	0x7fffff00

080011b8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	4a05      	ldr	r2, [pc, #20]	@ (80011dc <LL_ADC_EnableInternalRegulator+0x24>)
 80011c6:	4013      	ands	r3, r2
 80011c8:	2280      	movs	r2, #128	@ 0x80
 80011ca:	0552      	lsls	r2, r2, #21
 80011cc:	431a      	orrs	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80011d2:	46c0      	nop			@ (mov r8, r8)
 80011d4:	46bd      	mov	sp, r7
 80011d6:	b002      	add	sp, #8
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	46c0      	nop			@ (mov r8, r8)
 80011dc:	6fffffe8 	.word	0x6fffffe8

080011e0 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	4a03      	ldr	r2, [pc, #12]	@ (80011fc <LL_ADC_DisableInternalRegulator+0x1c>)
 80011ee:	401a      	ands	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	609a      	str	r2, [r3, #8]
}
 80011f4:	46c0      	nop			@ (mov r8, r8)
 80011f6:	46bd      	mov	sp, r7
 80011f8:	b002      	add	sp, #8
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	6fffffe8 	.word	0x6fffffe8

08001200 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	689a      	ldr	r2, [r3, #8]
 800120c:	2380      	movs	r3, #128	@ 0x80
 800120e:	055b      	lsls	r3, r3, #21
 8001210:	401a      	ands	r2, r3
 8001212:	2380      	movs	r3, #128	@ 0x80
 8001214:	055b      	lsls	r3, r3, #21
 8001216:	429a      	cmp	r2, r3
 8001218:	d101      	bne.n	800121e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800121a:	2301      	movs	r3, #1
 800121c:	e000      	b.n	8001220 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800121e:	2300      	movs	r3, #0
}
 8001220:	0018      	movs	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	b002      	add	sp, #8
 8001226:	bd80      	pop	{r7, pc}

08001228 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	4a04      	ldr	r2, [pc, #16]	@ (8001248 <LL_ADC_Enable+0x20>)
 8001236:	4013      	ands	r3, r2
 8001238:	2201      	movs	r2, #1
 800123a:	431a      	orrs	r2, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001240:	46c0      	nop			@ (mov r8, r8)
 8001242:	46bd      	mov	sp, r7
 8001244:	b002      	add	sp, #8
 8001246:	bd80      	pop	{r7, pc}
 8001248:	7fffffe8 	.word	0x7fffffe8

0800124c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	4a04      	ldr	r2, [pc, #16]	@ (800126c <LL_ADC_Disable+0x20>)
 800125a:	4013      	ands	r3, r2
 800125c:	2202      	movs	r2, #2
 800125e:	431a      	orrs	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001264:	46c0      	nop			@ (mov r8, r8)
 8001266:	46bd      	mov	sp, r7
 8001268:	b002      	add	sp, #8
 800126a:	bd80      	pop	{r7, pc}
 800126c:	7fffffe8 	.word	0x7fffffe8

08001270 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	2201      	movs	r2, #1
 800127e:	4013      	ands	r3, r2
 8001280:	2b01      	cmp	r3, #1
 8001282:	d101      	bne.n	8001288 <LL_ADC_IsEnabled+0x18>
 8001284:	2301      	movs	r3, #1
 8001286:	e000      	b.n	800128a <LL_ADC_IsEnabled+0x1a>
 8001288:	2300      	movs	r3, #0
}
 800128a:	0018      	movs	r0, r3
 800128c:	46bd      	mov	sp, r7
 800128e:	b002      	add	sp, #8
 8001290:	bd80      	pop	{r7, pc}

08001292 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b082      	sub	sp, #8
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	2202      	movs	r2, #2
 80012a0:	4013      	ands	r3, r2
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d101      	bne.n	80012aa <LL_ADC_IsDisableOngoing+0x18>
 80012a6:	2301      	movs	r3, #1
 80012a8:	e000      	b.n	80012ac <LL_ADC_IsDisableOngoing+0x1a>
 80012aa:	2300      	movs	r3, #0
}
 80012ac:	0018      	movs	r0, r3
 80012ae:	46bd      	mov	sp, r7
 80012b0:	b002      	add	sp, #8
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	4a04      	ldr	r2, [pc, #16]	@ (80012d4 <LL_ADC_REG_StartConversion+0x20>)
 80012c2:	4013      	ands	r3, r2
 80012c4:	2204      	movs	r2, #4
 80012c6:	431a      	orrs	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80012cc:	46c0      	nop			@ (mov r8, r8)
 80012ce:	46bd      	mov	sp, r7
 80012d0:	b002      	add	sp, #8
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	7fffffe8 	.word	0x7fffffe8

080012d8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	4a04      	ldr	r2, [pc, #16]	@ (80012f8 <LL_ADC_REG_StopConversion+0x20>)
 80012e6:	4013      	ands	r3, r2
 80012e8:	2210      	movs	r2, #16
 80012ea:	431a      	orrs	r2, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80012f0:	46c0      	nop			@ (mov r8, r8)
 80012f2:	46bd      	mov	sp, r7
 80012f4:	b002      	add	sp, #8
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	7fffffe8 	.word	0x7fffffe8

080012fc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	2204      	movs	r2, #4
 800130a:	4013      	ands	r3, r2
 800130c:	2b04      	cmp	r3, #4
 800130e:	d101      	bne.n	8001314 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001310:	2301      	movs	r3, #1
 8001312:	e000      	b.n	8001316 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001314:	2300      	movs	r3, #0
}
 8001316:	0018      	movs	r0, r3
 8001318:	46bd      	mov	sp, r7
 800131a:	b002      	add	sp, #8
 800131c:	bd80      	pop	{r7, pc}
	...

08001320 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b088      	sub	sp, #32
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001328:	231f      	movs	r3, #31
 800132a:	18fb      	adds	r3, r7, r3
 800132c:	2200      	movs	r2, #0
 800132e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8001330:	2300      	movs	r3, #0
 8001332:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d101      	bne.n	8001346 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e17e      	b.n	8001644 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800134a:	2b00      	cmp	r3, #0
 800134c:	d10a      	bne.n	8001364 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	0018      	movs	r0, r3
 8001352:	f7fe ffe7 	bl	8000324 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2200      	movs	r2, #0
 800135a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2254      	movs	r2, #84	@ 0x54
 8001360:	2100      	movs	r1, #0
 8001362:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	0018      	movs	r0, r3
 800136a:	f7ff ff49 	bl	8001200 <LL_ADC_IsInternalRegulatorEnabled>
 800136e:	1e03      	subs	r3, r0, #0
 8001370:	d114      	bne.n	800139c <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	0018      	movs	r0, r3
 8001378:	f7ff ff1e 	bl	80011b8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800137c:	4bb3      	ldr	r3, [pc, #716]	@ (800164c <HAL_ADC_Init+0x32c>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	49b3      	ldr	r1, [pc, #716]	@ (8001650 <HAL_ADC_Init+0x330>)
 8001382:	0018      	movs	r0, r3
 8001384:	f7fe fec0 	bl	8000108 <__udivsi3>
 8001388:	0003      	movs	r3, r0
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800138e:	e002      	b.n	8001396 <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	3b01      	subs	r3, #1
 8001394:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1f9      	bne.n	8001390 <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	0018      	movs	r0, r3
 80013a2:	f7ff ff2d 	bl	8001200 <LL_ADC_IsInternalRegulatorEnabled>
 80013a6:	1e03      	subs	r3, r0, #0
 80013a8:	d10f      	bne.n	80013ca <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013ae:	2210      	movs	r2, #16
 80013b0:	431a      	orrs	r2, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013ba:	2201      	movs	r2, #1
 80013bc:	431a      	orrs	r2, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80013c2:	231f      	movs	r3, #31
 80013c4:	18fb      	adds	r3, r7, r3
 80013c6:	2201      	movs	r2, #1
 80013c8:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	0018      	movs	r0, r3
 80013d0:	f7ff ff94 	bl	80012fc <LL_ADC_REG_IsConversionOngoing>
 80013d4:	0003      	movs	r3, r0
 80013d6:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013dc:	2210      	movs	r2, #16
 80013de:	4013      	ands	r3, r2
 80013e0:	d000      	beq.n	80013e4 <HAL_ADC_Init+0xc4>
 80013e2:	e122      	b.n	800162a <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d000      	beq.n	80013ec <HAL_ADC_Init+0xcc>
 80013ea:	e11e      	b.n	800162a <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013f0:	4a98      	ldr	r2, [pc, #608]	@ (8001654 <HAL_ADC_Init+0x334>)
 80013f2:	4013      	ands	r3, r2
 80013f4:	2202      	movs	r2, #2
 80013f6:	431a      	orrs	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	0018      	movs	r0, r3
 8001402:	f7ff ff35 	bl	8001270 <LL_ADC_IsEnabled>
 8001406:	1e03      	subs	r3, r0, #0
 8001408:	d000      	beq.n	800140c <HAL_ADC_Init+0xec>
 800140a:	e0ad      	b.n	8001568 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	7e1b      	ldrb	r3, [r3, #24]
 8001414:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001416:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	7e5b      	ldrb	r3, [r3, #25]
 800141c:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800141e:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	7e9b      	ldrb	r3, [r3, #26]
 8001424:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001426:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142c:	2b00      	cmp	r3, #0
 800142e:	d002      	beq.n	8001436 <HAL_ADC_Init+0x116>
 8001430:	2380      	movs	r3, #128	@ 0x80
 8001432:	015b      	lsls	r3, r3, #5
 8001434:	e000      	b.n	8001438 <HAL_ADC_Init+0x118>
 8001436:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001438:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800143e:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	691b      	ldr	r3, [r3, #16]
 8001444:	2b00      	cmp	r3, #0
 8001446:	da04      	bge.n	8001452 <HAL_ADC_Init+0x132>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	691b      	ldr	r3, [r3, #16]
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	085b      	lsrs	r3, r3, #1
 8001450:	e001      	b.n	8001456 <HAL_ADC_Init+0x136>
 8001452:	2380      	movs	r3, #128	@ 0x80
 8001454:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8001456:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	212c      	movs	r1, #44	@ 0x2c
 800145c:	5c5b      	ldrb	r3, [r3, r1]
 800145e:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001460:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001462:	69ba      	ldr	r2, [r7, #24]
 8001464:	4313      	orrs	r3, r2
 8001466:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2220      	movs	r2, #32
 800146c:	5c9b      	ldrb	r3, [r3, r2]
 800146e:	2b01      	cmp	r3, #1
 8001470:	d115      	bne.n	800149e <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	7e9b      	ldrb	r3, [r3, #26]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d105      	bne.n	8001486 <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	2280      	movs	r2, #128	@ 0x80
 800147e:	0252      	lsls	r2, r2, #9
 8001480:	4313      	orrs	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
 8001484:	e00b      	b.n	800149e <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800148a:	2220      	movs	r2, #32
 800148c:	431a      	orrs	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001496:	2201      	movs	r2, #1
 8001498:	431a      	orrs	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d00a      	beq.n	80014bc <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014aa:	23e0      	movs	r3, #224	@ 0xe0
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80014b4:	4313      	orrs	r3, r2
 80014b6:	69ba      	ldr	r2, [r7, #24]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	68db      	ldr	r3, [r3, #12]
 80014c2:	4a65      	ldr	r2, [pc, #404]	@ (8001658 <HAL_ADC_Init+0x338>)
 80014c4:	4013      	ands	r3, r2
 80014c6:	0019      	movs	r1, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	430a      	orrs	r2, r1
 80014d0:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	0f9b      	lsrs	r3, r3, #30
 80014d8:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014de:	4313      	orrs	r3, r2
 80014e0:	697a      	ldr	r2, [r7, #20]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	223c      	movs	r2, #60	@ 0x3c
 80014ea:	5c9b      	ldrb	r3, [r3, r2]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d111      	bne.n	8001514 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	0f9b      	lsrs	r3, r3, #30
 80014f6:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014fc:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8001502:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8001508:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	4313      	orrs	r3, r2
 800150e:	2201      	movs	r2, #1
 8001510:	4313      	orrs	r3, r2
 8001512:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	691b      	ldr	r3, [r3, #16]
 800151a:	4a50      	ldr	r2, [pc, #320]	@ (800165c <HAL_ADC_Init+0x33c>)
 800151c:	4013      	ands	r3, r2
 800151e:	0019      	movs	r1, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	697a      	ldr	r2, [r7, #20]
 8001526:	430a      	orrs	r2, r1
 8001528:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685a      	ldr	r2, [r3, #4]
 800152e:	23c0      	movs	r3, #192	@ 0xc0
 8001530:	061b      	lsls	r3, r3, #24
 8001532:	429a      	cmp	r2, r3
 8001534:	d018      	beq.n	8001568 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800153a:	2380      	movs	r3, #128	@ 0x80
 800153c:	05db      	lsls	r3, r3, #23
 800153e:	429a      	cmp	r2, r3
 8001540:	d012      	beq.n	8001568 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001546:	2380      	movs	r3, #128	@ 0x80
 8001548:	061b      	lsls	r3, r3, #24
 800154a:	429a      	cmp	r2, r3
 800154c:	d00c      	beq.n	8001568 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800154e:	4b44      	ldr	r3, [pc, #272]	@ (8001660 <HAL_ADC_Init+0x340>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a44      	ldr	r2, [pc, #272]	@ (8001664 <HAL_ADC_Init+0x344>)
 8001554:	4013      	ands	r3, r2
 8001556:	0019      	movs	r1, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685a      	ldr	r2, [r3, #4]
 800155c:	23f0      	movs	r3, #240	@ 0xf0
 800155e:	039b      	lsls	r3, r3, #14
 8001560:	401a      	ands	r2, r3
 8001562:	4b3f      	ldr	r3, [pc, #252]	@ (8001660 <HAL_ADC_Init+0x340>)
 8001564:	430a      	orrs	r2, r1
 8001566:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6818      	ldr	r0, [r3, #0]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001570:	001a      	movs	r2, r3
 8001572:	2100      	movs	r1, #0
 8001574:	f7ff fd6f 	bl	8001056 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6818      	ldr	r0, [r3, #0]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001580:	4939      	ldr	r1, [pc, #228]	@ (8001668 <HAL_ADC_Init+0x348>)
 8001582:	001a      	movs	r2, r3
 8001584:	f7ff fd67 	bl	8001056 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	691b      	ldr	r3, [r3, #16]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d109      	bne.n	80015a4 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2110      	movs	r1, #16
 800159c:	4249      	negs	r1, r1
 800159e:	430a      	orrs	r2, r1
 80015a0:	629a      	str	r2, [r3, #40]	@ 0x28
 80015a2:	e018      	b.n	80015d6 <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	691a      	ldr	r2, [r3, #16]
 80015a8:	2380      	movs	r3, #128	@ 0x80
 80015aa:	039b      	lsls	r3, r3, #14
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d112      	bne.n	80015d6 <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	3b01      	subs	r3, #1
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	221c      	movs	r2, #28
 80015c0:	4013      	ands	r3, r2
 80015c2:	2210      	movs	r2, #16
 80015c4:	4252      	negs	r2, r2
 80015c6:	409a      	lsls	r2, r3
 80015c8:	0011      	movs	r1, r2
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	430a      	orrs	r2, r1
 80015d4:	629a      	str	r2, [r3, #40]	@ 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2100      	movs	r1, #0
 80015dc:	0018      	movs	r0, r3
 80015de:	f7ff fd57 	bl	8001090 <LL_ADC_GetSamplingTimeCommonChannels>
 80015e2:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d10b      	bne.n	8001604 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2200      	movs	r2, #0
 80015f0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015f6:	2203      	movs	r2, #3
 80015f8:	4393      	bics	r3, r2
 80015fa:	2201      	movs	r2, #1
 80015fc:	431a      	orrs	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001602:	e01c      	b.n	800163e <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001608:	2212      	movs	r2, #18
 800160a:	4393      	bics	r3, r2
 800160c:	2210      	movs	r2, #16
 800160e:	431a      	orrs	r2, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001618:	2201      	movs	r2, #1
 800161a:	431a      	orrs	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001620:	231f      	movs	r3, #31
 8001622:	18fb      	adds	r3, r7, r3
 8001624:	2201      	movs	r2, #1
 8001626:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001628:	e009      	b.n	800163e <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800162e:	2210      	movs	r2, #16
 8001630:	431a      	orrs	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001636:	231f      	movs	r3, #31
 8001638:	18fb      	adds	r3, r7, r3
 800163a:	2201      	movs	r2, #1
 800163c:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800163e:	231f      	movs	r3, #31
 8001640:	18fb      	adds	r3, r7, r3
 8001642:	781b      	ldrb	r3, [r3, #0]
}
 8001644:	0018      	movs	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	b008      	add	sp, #32
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000000 	.word	0x20000000
 8001650:	00030d40 	.word	0x00030d40
 8001654:	fffffefd 	.word	0xfffffefd
 8001658:	ffde0201 	.word	0xffde0201
 800165c:	1ffffc02 	.word	0x1ffffc02
 8001660:	40012708 	.word	0x40012708
 8001664:	ffc3ffff 	.word	0xffc3ffff
 8001668:	7fffff04 	.word	0x7fffff04

0800166c <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 800166c:	b5b0      	push	{r4, r5, r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d101      	bne.n	800167e <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e081      	b.n	8001782 <HAL_ADC_DeInit+0x116>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001682:	2202      	movs	r2, #2
 8001684:	431a      	orrs	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800168a:	250f      	movs	r5, #15
 800168c:	197c      	adds	r4, r7, r5
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	0018      	movs	r0, r3
 8001692:	f000 fc8d 	bl	8001fb0 <ADC_ConversionStop>
 8001696:	0003      	movs	r3, r0
 8001698:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800169a:	197b      	adds	r3, r7, r5
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d112      	bne.n	80016c8 <HAL_ADC_DeInit+0x5c>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80016a2:	197c      	adds	r4, r7, r5
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	0018      	movs	r0, r3
 80016a8:	f000 fd3c 	bl	8002124 <ADC_Disable>
 80016ac:	0003      	movs	r3, r0
 80016ae:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80016b0:	197b      	adds	r3, r7, r5
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d102      	bne.n	80016be <HAL_ADC_DeInit+0x52>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2201      	movs	r2, #1
 80016bc:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	0018      	movs	r0, r3
 80016c4:	f7ff fd8c 	bl	80011e0 <LL_ADC_DisableInternalRegulator>
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */

  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	685a      	ldr	r2, [r3, #4]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	492e      	ldr	r1, [pc, #184]	@ (800178c <HAL_ADC_DeInit+0x120>)
 80016d4:	400a      	ands	r2, r1
 80016d6:	605a      	str	r2, [r3, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a2c      	ldr	r2, [pc, #176]	@ (8001790 <HAL_ADC_DeInit+0x124>)
 80016de:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH  | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	68da      	ldr	r2, [r3, #12]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	492a      	ldr	r1, [pc, #168]	@ (8001794 <HAL_ADC_DeInit+0x128>)
 80016ec:	400a      	ands	r2, r1
 80016ee:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	691a      	ldr	r2, [r3, #16]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	0092      	lsls	r2, r2, #2
 80016fc:	0892      	lsrs	r2, r2, #2
 80016fe:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	695a      	ldr	r2, [r3, #20]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2107      	movs	r1, #7
 800170c:	438a      	bics	r2, r1
 800170e:	615a      	str	r2, [r3, #20]

  /* Reset registers AWDxTR */
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	6a1a      	ldr	r2, [r3, #32]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	491f      	ldr	r1, [pc, #124]	@ (8001798 <HAL_ADC_DeInit+0x12c>)
 800171c:	400a      	ands	r2, r1
 800171e:	621a      	str	r2, [r3, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	491b      	ldr	r1, [pc, #108]	@ (8001798 <HAL_ADC_DeInit+0x12c>)
 800172c:	400a      	ands	r2, r1
 800172e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4917      	ldr	r1, [pc, #92]	@ (8001798 <HAL_ADC_DeInit+0x12c>)
 800173c:	400a      	ands	r2, r1
 800173e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2200      	movs	r2, #0
 800174c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC1_COMMON->CCR &= ~(ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 800174e:	4b13      	ldr	r3, [pc, #76]	@ (800179c <HAL_ADC_DeInit+0x130>)
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	4b12      	ldr	r3, [pc, #72]	@ (800179c <HAL_ADC_DeInit+0x130>)
 8001754:	4912      	ldr	r1, [pc, #72]	@ (80017a0 <HAL_ADC_DeInit+0x134>)
 8001756:	400a      	ands	r2, r1
 8001758:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	0018      	movs	r0, r3
 800175e:	f7fe fe79 	bl	8000454 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2200      	movs	r2, #0
 8001766:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2200      	movs	r2, #0
 800176c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2200      	movs	r2, #0
 8001772:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2254      	movs	r2, #84	@ 0x54
 8001778:	2100      	movs	r1, #0
 800177a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 800177c:	230f      	movs	r3, #15
 800177e:	18fb      	adds	r3, r7, r3
 8001780:	781b      	ldrb	r3, [r3, #0]
}
 8001782:	0018      	movs	r0, r3
 8001784:	46bd      	mov	sp, r7
 8001786:	b004      	add	sp, #16
 8001788:	bdb0      	pop	{r4, r5, r7, pc}
 800178a:	46c0      	nop			@ (mov r8, r8)
 800178c:	fffffc60 	.word	0xfffffc60
 8001790:	0000039f 	.word	0x0000039f
 8001794:	831e0200 	.word	0x831e0200
 8001798:	f000f000 	.word	0xf000f000
 800179c:	40012708 	.word	0x40012708
 80017a0:	ff03ffff 	.word	0xff03ffff

080017a4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80017a4:	b5b0      	push	{r4, r5, r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	0018      	movs	r0, r3
 80017b6:	f7ff fda1 	bl	80012fc <LL_ADC_REG_IsConversionOngoing>
 80017ba:	1e03      	subs	r3, r0, #0
 80017bc:	d16c      	bne.n	8001898 <HAL_ADC_Start_DMA+0xf4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	2254      	movs	r2, #84	@ 0x54
 80017c2:	5c9b      	ldrb	r3, [r3, r2]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d101      	bne.n	80017cc <HAL_ADC_Start_DMA+0x28>
 80017c8:	2302      	movs	r3, #2
 80017ca:	e06c      	b.n	80018a6 <HAL_ADC_Start_DMA+0x102>
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2254      	movs	r2, #84	@ 0x54
 80017d0:	2101      	movs	r1, #1
 80017d2:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	2201      	movs	r2, #1
 80017dc:	4013      	ands	r3, r2
 80017de:	d113      	bne.n	8001808 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	0018      	movs	r0, r3
 80017e6:	f7ff fd43 	bl	8001270 <LL_ADC_IsEnabled>
 80017ea:	1e03      	subs	r3, r0, #0
 80017ec:	d004      	beq.n	80017f8 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	0018      	movs	r0, r3
 80017f4:	f7ff fd2a 	bl	800124c <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	68da      	ldr	r2, [r3, #12]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	2101      	movs	r1, #1
 8001804:	430a      	orrs	r2, r1
 8001806:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001808:	2517      	movs	r5, #23
 800180a:	197c      	adds	r4, r7, r5
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	0018      	movs	r0, r3
 8001810:	f000 fc0a 	bl	8002028 <ADC_Enable>
 8001814:	0003      	movs	r3, r0
 8001816:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001818:	002c      	movs	r4, r5
 800181a:	193b      	adds	r3, r7, r4
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d13e      	bne.n	80018a0 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001826:	4a22      	ldr	r2, [pc, #136]	@ (80018b0 <HAL_ADC_Start_DMA+0x10c>)
 8001828:	4013      	ands	r3, r2
 800182a:	2280      	movs	r2, #128	@ 0x80
 800182c:	0052      	lsls	r2, r2, #1
 800182e:	431a      	orrs	r2, r3
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	2200      	movs	r2, #0
 8001838:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800183e:	4a1d      	ldr	r2, [pc, #116]	@ (80018b4 <HAL_ADC_Start_DMA+0x110>)
 8001840:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001846:	4a1c      	ldr	r2, [pc, #112]	@ (80018b8 <HAL_ADC_Start_DMA+0x114>)
 8001848:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800184e:	4a1b      	ldr	r2, [pc, #108]	@ (80018bc <HAL_ADC_Start_DMA+0x118>)
 8001850:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	221c      	movs	r2, #28
 8001858:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2254      	movs	r2, #84	@ 0x54
 800185e:	2100      	movs	r1, #0
 8001860:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	685a      	ldr	r2, [r3, #4]
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2110      	movs	r1, #16
 800186e:	430a      	orrs	r2, r1
 8001870:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	3340      	adds	r3, #64	@ 0x40
 800187c:	0019      	movs	r1, r3
 800187e:	68ba      	ldr	r2, [r7, #8]
 8001880:	193c      	adds	r4, r7, r4
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f000 ff66 	bl	8002754 <HAL_DMA_Start_IT>
 8001888:	0003      	movs	r3, r0
 800188a:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	0018      	movs	r0, r3
 8001892:	f7ff fd0f 	bl	80012b4 <LL_ADC_REG_StartConversion>
 8001896:	e003      	b.n	80018a0 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001898:	2317      	movs	r3, #23
 800189a:	18fb      	adds	r3, r7, r3
 800189c:	2202      	movs	r2, #2
 800189e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80018a0:	2317      	movs	r3, #23
 80018a2:	18fb      	adds	r3, r7, r3
 80018a4:	781b      	ldrb	r3, [r3, #0]
}
 80018a6:	0018      	movs	r0, r3
 80018a8:	46bd      	mov	sp, r7
 80018aa:	b006      	add	sp, #24
 80018ac:	bdb0      	pop	{r4, r5, r7, pc}
 80018ae:	46c0      	nop			@ (mov r8, r8)
 80018b0:	fffff0fe 	.word	0xfffff0fe
 80018b4:	080021d5 	.word	0x080021d5
 80018b8:	0800229d 	.word	0x0800229d
 80018bc:	080022bb 	.word	0x080022bb

080018c0 <HAL_ADC_Stop_DMA>:
  *         ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80018c0:	b5b0      	push	{r4, r5, r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2254      	movs	r2, #84	@ 0x54
 80018cc:	5c9b      	ldrb	r3, [r3, r2]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d101      	bne.n	80018d6 <HAL_ADC_Stop_DMA+0x16>
 80018d2:	2302      	movs	r3, #2
 80018d4:	e05f      	b.n	8001996 <HAL_ADC_Stop_DMA+0xd6>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2254      	movs	r2, #84	@ 0x54
 80018da:	2101      	movs	r1, #1
 80018dc:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80018de:	250f      	movs	r5, #15
 80018e0:	197c      	adds	r4, r7, r5
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	0018      	movs	r0, r3
 80018e6:	f000 fb63 	bl	8001fb0 <ADC_ConversionStop>
 80018ea:	0003      	movs	r3, r0
 80018ec:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80018ee:	0029      	movs	r1, r5
 80018f0:	187b      	adds	r3, r7, r1
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d147      	bne.n	8001988 <HAL_ADC_Stop_DMA+0xc8>
  {
    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018fc:	2225      	movs	r2, #37	@ 0x25
 80018fe:	5c9b      	ldrb	r3, [r3, r2]
 8001900:	b2db      	uxtb	r3, r3
 8001902:	2b02      	cmp	r3, #2
 8001904:	d112      	bne.n	800192c <HAL_ADC_Stop_DMA+0x6c>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800190a:	000d      	movs	r5, r1
 800190c:	187c      	adds	r4, r7, r1
 800190e:	0018      	movs	r0, r3
 8001910:	f000 ffa8 	bl	8002864 <HAL_DMA_Abort>
 8001914:	0003      	movs	r3, r0
 8001916:	7023      	strb	r3, [r4, #0]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8001918:	197b      	adds	r3, r7, r5
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d005      	beq.n	800192c <HAL_ADC_Stop_DMA+0x6c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001924:	2240      	movs	r2, #64	@ 0x40
 8001926:	431a      	orrs	r2, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	685a      	ldr	r2, [r3, #4]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	2110      	movs	r1, #16
 8001938:	438a      	bics	r2, r1
 800193a:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800193c:	220f      	movs	r2, #15
 800193e:	18bb      	adds	r3, r7, r2
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d107      	bne.n	8001956 <HAL_ADC_Stop_DMA+0x96>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8001946:	18bc      	adds	r4, r7, r2
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	0018      	movs	r0, r3
 800194c:	f000 fbea 	bl	8002124 <ADC_Disable>
 8001950:	0003      	movs	r3, r0
 8001952:	7023      	strb	r3, [r4, #0]
 8001954:	e003      	b.n	800195e <HAL_ADC_Stop_DMA+0x9e>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	0018      	movs	r0, r3
 800195a:	f000 fbe3 	bl	8002124 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800195e:	230f      	movs	r3, #15
 8001960:	18fb      	adds	r3, r7, r3
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d107      	bne.n	8001978 <HAL_ADC_Stop_DMA+0xb8>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800196c:	4a0c      	ldr	r2, [pc, #48]	@ (80019a0 <HAL_ADC_Stop_DMA+0xe0>)
 800196e:	4013      	ands	r3, r2
 8001970:	2201      	movs	r2, #1
 8001972:	431a      	orrs	r2, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }

    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	68da      	ldr	r2, [r3, #12]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2101      	movs	r1, #1
 8001984:	438a      	bics	r2, r1
 8001986:	60da      	str	r2, [r3, #12]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2254      	movs	r2, #84	@ 0x54
 800198c:	2100      	movs	r1, #0
 800198e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001990:	230f      	movs	r3, #15
 8001992:	18fb      	adds	r3, r7, r3
 8001994:	781b      	ldrb	r3, [r3, #0]
}
 8001996:	0018      	movs	r0, r3
 8001998:	46bd      	mov	sp, r7
 800199a:	b004      	add	sp, #16
 800199c:	bdb0      	pop	{r4, r5, r7, pc}
 800199e:	46c0      	nop			@ (mov r8, r8)
 80019a0:	fffffefe 	.word	0xfffffefe

080019a4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b086      	sub	sp, #24
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80019ac:	2300      	movs	r3, #0
 80019ae:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	2202      	movs	r2, #2
 80019c4:	4013      	ands	r3, r2
 80019c6:	d017      	beq.n	80019f8 <HAL_ADC_IRQHandler+0x54>
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2202      	movs	r2, #2
 80019cc:	4013      	ands	r3, r2
 80019ce:	d013      	beq.n	80019f8 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d4:	2210      	movs	r2, #16
 80019d6:	4013      	ands	r3, r2
 80019d8:	d106      	bne.n	80019e8 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019de:	2280      	movs	r2, #128	@ 0x80
 80019e0:	0112      	lsls	r2, r2, #4
 80019e2:	431a      	orrs	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	0018      	movs	r0, r3
 80019ec:	f000 fc90 	bl	8002310 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2202      	movs	r2, #2
 80019f6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	2204      	movs	r2, #4
 80019fc:	4013      	ands	r3, r2
 80019fe:	d003      	beq.n	8001a08 <HAL_ADC_IRQHandler+0x64>
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2204      	movs	r2, #4
 8001a04:	4013      	ands	r3, r2
 8001a06:	d107      	bne.n	8001a18 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	2208      	movs	r2, #8
 8001a0c:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001a0e:	d04d      	beq.n	8001aac <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	2208      	movs	r2, #8
 8001a14:	4013      	ands	r3, r2
 8001a16:	d049      	beq.n	8001aac <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a1c:	2210      	movs	r2, #16
 8001a1e:	4013      	ands	r3, r2
 8001a20:	d106      	bne.n	8001a30 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a26:	2280      	movs	r2, #128	@ 0x80
 8001a28:	0092      	lsls	r2, r2, #2
 8001a2a:	431a      	orrs	r2, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	0018      	movs	r0, r3
 8001a36:	f7ff fb42 	bl	80010be <LL_ADC_REG_IsTriggerSourceSWStart>
 8001a3a:	1e03      	subs	r3, r0, #0
 8001a3c:	d02e      	beq.n	8001a9c <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	7e9b      	ldrb	r3, [r3, #26]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d12a      	bne.n	8001a9c <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2208      	movs	r2, #8
 8001a4e:	4013      	ands	r3, r2
 8001a50:	2b08      	cmp	r3, #8
 8001a52:	d123      	bne.n	8001a9c <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	0018      	movs	r0, r3
 8001a5a:	f7ff fc4f 	bl	80012fc <LL_ADC_REG_IsConversionOngoing>
 8001a5e:	1e03      	subs	r3, r0, #0
 8001a60:	d110      	bne.n	8001a84 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	685a      	ldr	r2, [r3, #4]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	210c      	movs	r1, #12
 8001a6e:	438a      	bics	r2, r1
 8001a70:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a76:	4a56      	ldr	r2, [pc, #344]	@ (8001bd0 <HAL_ADC_IRQHandler+0x22c>)
 8001a78:	4013      	ands	r3, r2
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	431a      	orrs	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	659a      	str	r2, [r3, #88]	@ 0x58
 8001a82:	e00b      	b.n	8001a9c <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a88:	2220      	movs	r2, #32
 8001a8a:	431a      	orrs	r2, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a94:	2201      	movs	r2, #1
 8001a96:	431a      	orrs	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	0018      	movs	r0, r3
 8001aa0:	f7fe fd02 	bl	80004a8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	220c      	movs	r2, #12
 8001aaa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	2280      	movs	r2, #128	@ 0x80
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	d012      	beq.n	8001ada <HAL_ADC_IRQHandler+0x136>
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	2280      	movs	r2, #128	@ 0x80
 8001ab8:	4013      	ands	r3, r2
 8001aba:	d00e      	beq.n	8001ada <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac0:	2280      	movs	r2, #128	@ 0x80
 8001ac2:	0252      	lsls	r2, r2, #9
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	0018      	movs	r0, r3
 8001ace:	f000 f889 	bl	8001be4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2280      	movs	r2, #128	@ 0x80
 8001ad8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001ada:	693a      	ldr	r2, [r7, #16]
 8001adc:	2380      	movs	r3, #128	@ 0x80
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	d014      	beq.n	8001b0e <HAL_ADC_IRQHandler+0x16a>
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	2380      	movs	r3, #128	@ 0x80
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	4013      	ands	r3, r2
 8001aec:	d00f      	beq.n	8001b0e <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af2:	2280      	movs	r2, #128	@ 0x80
 8001af4:	0292      	lsls	r2, r2, #10
 8001af6:	431a      	orrs	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	0018      	movs	r0, r3
 8001b00:	f000 fbf6 	bl	80022f0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2280      	movs	r2, #128	@ 0x80
 8001b0a:	0052      	lsls	r2, r2, #1
 8001b0c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	2380      	movs	r3, #128	@ 0x80
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	4013      	ands	r3, r2
 8001b16:	d014      	beq.n	8001b42 <HAL_ADC_IRQHandler+0x19e>
 8001b18:	68fa      	ldr	r2, [r7, #12]
 8001b1a:	2380      	movs	r3, #128	@ 0x80
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	4013      	ands	r3, r2
 8001b20:	d00f      	beq.n	8001b42 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b26:	2280      	movs	r2, #128	@ 0x80
 8001b28:	02d2      	lsls	r2, r2, #11
 8001b2a:	431a      	orrs	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	0018      	movs	r0, r3
 8001b34:	f000 fbe4 	bl	8002300 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2280      	movs	r2, #128	@ 0x80
 8001b3e:	0092      	lsls	r2, r2, #2
 8001b40:	601a      	str	r2, [r3, #0]
  }
  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	2210      	movs	r2, #16
 8001b46:	4013      	ands	r3, r2
 8001b48:	d02b      	beq.n	8001ba2 <HAL_ADC_IRQHandler+0x1fe>
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2210      	movs	r2, #16
 8001b4e:	4013      	ands	r3, r2
 8001b50:	d027      	beq.n	8001ba2 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d102      	bne.n	8001b60 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	617b      	str	r3, [r7, #20]
 8001b5e:	e008      	b.n	8001b72 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	0018      	movs	r0, r3
 8001b66:	f7ff fafe 	bl	8001166 <LL_ADC_REG_GetDMATransfer>
 8001b6a:	1e03      	subs	r3, r0, #0
 8001b6c:	d001      	beq.n	8001b72 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d110      	bne.n	8001b9a <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7c:	2280      	movs	r2, #128	@ 0x80
 8001b7e:	00d2      	lsls	r2, r2, #3
 8001b80:	431a      	orrs	r2, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b8a:	2202      	movs	r2, #2
 8001b8c:	431a      	orrs	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	0018      	movs	r0, r3
 8001b96:	f000 f82d 	bl	8001bf4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2210      	movs	r2, #16
 8001ba0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	2380      	movs	r3, #128	@ 0x80
 8001ba6:	019b      	lsls	r3, r3, #6
 8001ba8:	4013      	ands	r3, r2
 8001baa:	d00d      	beq.n	8001bc8 <HAL_ADC_IRQHandler+0x224>
 8001bac:	68fa      	ldr	r2, [r7, #12]
 8001bae:	2380      	movs	r3, #128	@ 0x80
 8001bb0:	019b      	lsls	r3, r3, #6
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	d008      	beq.n	8001bc8 <HAL_ADC_IRQHandler+0x224>
  {
    /* Level out of window 1 callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	0018      	movs	r0, r3
 8001bba:	f000 fbb1 	bl	8002320 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2280      	movs	r2, #128	@ 0x80
 8001bc4:	0192      	lsls	r2, r2, #6
 8001bc6:	601a      	str	r2, [r3, #0]
  }
}
 8001bc8:	46c0      	nop			@ (mov r8, r8)
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	b006      	add	sp, #24
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	fffffefe 	.word	0xfffffefe

08001bd4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001bdc:	46c0      	nop			@ (mov r8, r8)
 8001bde:	46bd      	mov	sp, r7
 8001be0:	b002      	add	sp, #8
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001bec:	46c0      	nop			@ (mov r8, r8)
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	b002      	add	sp, #8
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001bfc:	46c0      	nop			@ (mov r8, r8)
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	b002      	add	sp, #8
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c0e:	2317      	movs	r3, #23
 8001c10:	18fb      	adds	r3, r7, r3
 8001c12:	2200      	movs	r2, #0
 8001c14:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2254      	movs	r2, #84	@ 0x54
 8001c1e:	5c9b      	ldrb	r3, [r3, r2]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d101      	bne.n	8001c28 <HAL_ADC_ConfigChannel+0x24>
 8001c24:	2302      	movs	r3, #2
 8001c26:	e1be      	b.n	8001fa6 <HAL_ADC_ConfigChannel+0x3a2>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2254      	movs	r2, #84	@ 0x54
 8001c2c:	2101      	movs	r1, #1
 8001c2e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	0018      	movs	r0, r3
 8001c36:	f7ff fb61 	bl	80012fc <LL_ADC_REG_IsConversionOngoing>
 8001c3a:	1e03      	subs	r3, r0, #0
 8001c3c:	d000      	beq.n	8001c40 <HAL_ADC_ConfigChannel+0x3c>
 8001c3e:	e1a1      	b.n	8001f84 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d100      	bne.n	8001c4a <HAL_ADC_ConfigChannel+0x46>
 8001c48:	e152      	b.n	8001ef0 <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	691a      	ldr	r2, [r3, #16]
 8001c4e:	2380      	movs	r3, #128	@ 0x80
 8001c50:	061b      	lsls	r3, r3, #24
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d004      	beq.n	8001c60 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001c5a:	4ac2      	ldr	r2, [pc, #776]	@ (8001f64 <HAL_ADC_ConfigChannel+0x360>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d108      	bne.n	8001c72 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	0019      	movs	r1, r3
 8001c6a:	0010      	movs	r0, r2
 8001c6c:	f7ff fa58 	bl	8001120 <LL_ADC_REG_SetSequencerChAdd>
 8001c70:	e0ed      	b.n	8001e4e <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	211f      	movs	r1, #31
 8001c7c:	400b      	ands	r3, r1
 8001c7e:	210f      	movs	r1, #15
 8001c80:	4099      	lsls	r1, r3
 8001c82:	000b      	movs	r3, r1
 8001c84:	43db      	mvns	r3, r3
 8001c86:	4013      	ands	r3, r2
 8001c88:	0019      	movs	r1, r3
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	025b      	lsls	r3, r3, #9
 8001c90:	0a5b      	lsrs	r3, r3, #9
 8001c92:	d105      	bne.n	8001ca0 <HAL_ADC_ConfigChannel+0x9c>
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	0e9b      	lsrs	r3, r3, #26
 8001c9a:	221f      	movs	r2, #31
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	e0bc      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	d000      	beq.n	8001cac <HAL_ADC_ConfigChannel+0xa8>
 8001caa:	e0b5      	b.n	8001e18 <HAL_ADC_ConfigChannel+0x214>
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2202      	movs	r2, #2
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d000      	beq.n	8001cb8 <HAL_ADC_ConfigChannel+0xb4>
 8001cb6:	e0ad      	b.n	8001e14 <HAL_ADC_ConfigChannel+0x210>
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2204      	movs	r2, #4
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	d000      	beq.n	8001cc4 <HAL_ADC_ConfigChannel+0xc0>
 8001cc2:	e0a5      	b.n	8001e10 <HAL_ADC_ConfigChannel+0x20c>
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2208      	movs	r2, #8
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d000      	beq.n	8001cd0 <HAL_ADC_ConfigChannel+0xcc>
 8001cce:	e09d      	b.n	8001e0c <HAL_ADC_ConfigChannel+0x208>
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2210      	movs	r2, #16
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	d000      	beq.n	8001cdc <HAL_ADC_ConfigChannel+0xd8>
 8001cda:	e095      	b.n	8001e08 <HAL_ADC_ConfigChannel+0x204>
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2220      	movs	r2, #32
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	d000      	beq.n	8001ce8 <HAL_ADC_ConfigChannel+0xe4>
 8001ce6:	e08d      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x200>
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2240      	movs	r2, #64	@ 0x40
 8001cee:	4013      	ands	r3, r2
 8001cf0:	d000      	beq.n	8001cf4 <HAL_ADC_ConfigChannel+0xf0>
 8001cf2:	e085      	b.n	8001e00 <HAL_ADC_ConfigChannel+0x1fc>
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2280      	movs	r2, #128	@ 0x80
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d000      	beq.n	8001d00 <HAL_ADC_ConfigChannel+0xfc>
 8001cfe:	e07d      	b.n	8001dfc <HAL_ADC_ConfigChannel+0x1f8>
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	2380      	movs	r3, #128	@ 0x80
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	4013      	ands	r3, r2
 8001d0a:	d000      	beq.n	8001d0e <HAL_ADC_ConfigChannel+0x10a>
 8001d0c:	e074      	b.n	8001df8 <HAL_ADC_ConfigChannel+0x1f4>
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	2380      	movs	r3, #128	@ 0x80
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	4013      	ands	r3, r2
 8001d18:	d000      	beq.n	8001d1c <HAL_ADC_ConfigChannel+0x118>
 8001d1a:	e06b      	b.n	8001df4 <HAL_ADC_ConfigChannel+0x1f0>
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	2380      	movs	r3, #128	@ 0x80
 8001d22:	00db      	lsls	r3, r3, #3
 8001d24:	4013      	ands	r3, r2
 8001d26:	d000      	beq.n	8001d2a <HAL_ADC_ConfigChannel+0x126>
 8001d28:	e062      	b.n	8001df0 <HAL_ADC_ConfigChannel+0x1ec>
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	2380      	movs	r3, #128	@ 0x80
 8001d30:	011b      	lsls	r3, r3, #4
 8001d32:	4013      	ands	r3, r2
 8001d34:	d000      	beq.n	8001d38 <HAL_ADC_ConfigChannel+0x134>
 8001d36:	e059      	b.n	8001dec <HAL_ADC_ConfigChannel+0x1e8>
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	2380      	movs	r3, #128	@ 0x80
 8001d3e:	015b      	lsls	r3, r3, #5
 8001d40:	4013      	ands	r3, r2
 8001d42:	d151      	bne.n	8001de8 <HAL_ADC_ConfigChannel+0x1e4>
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	2380      	movs	r3, #128	@ 0x80
 8001d4a:	019b      	lsls	r3, r3, #6
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	d149      	bne.n	8001de4 <HAL_ADC_ConfigChannel+0x1e0>
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	2380      	movs	r3, #128	@ 0x80
 8001d56:	01db      	lsls	r3, r3, #7
 8001d58:	4013      	ands	r3, r2
 8001d5a:	d141      	bne.n	8001de0 <HAL_ADC_ConfigChannel+0x1dc>
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	2380      	movs	r3, #128	@ 0x80
 8001d62:	021b      	lsls	r3, r3, #8
 8001d64:	4013      	ands	r3, r2
 8001d66:	d139      	bne.n	8001ddc <HAL_ADC_ConfigChannel+0x1d8>
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	2380      	movs	r3, #128	@ 0x80
 8001d6e:	025b      	lsls	r3, r3, #9
 8001d70:	4013      	ands	r3, r2
 8001d72:	d131      	bne.n	8001dd8 <HAL_ADC_ConfigChannel+0x1d4>
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	2380      	movs	r3, #128	@ 0x80
 8001d7a:	029b      	lsls	r3, r3, #10
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	d129      	bne.n	8001dd4 <HAL_ADC_ConfigChannel+0x1d0>
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	2380      	movs	r3, #128	@ 0x80
 8001d86:	02db      	lsls	r3, r3, #11
 8001d88:	4013      	ands	r3, r2
 8001d8a:	d121      	bne.n	8001dd0 <HAL_ADC_ConfigChannel+0x1cc>
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	2380      	movs	r3, #128	@ 0x80
 8001d92:	031b      	lsls	r3, r3, #12
 8001d94:	4013      	ands	r3, r2
 8001d96:	d119      	bne.n	8001dcc <HAL_ADC_ConfigChannel+0x1c8>
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	2380      	movs	r3, #128	@ 0x80
 8001d9e:	035b      	lsls	r3, r3, #13
 8001da0:	4013      	ands	r3, r2
 8001da2:	d111      	bne.n	8001dc8 <HAL_ADC_ConfigChannel+0x1c4>
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	2380      	movs	r3, #128	@ 0x80
 8001daa:	039b      	lsls	r3, r3, #14
 8001dac:	4013      	ands	r3, r2
 8001dae:	d109      	bne.n	8001dc4 <HAL_ADC_ConfigChannel+0x1c0>
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	2380      	movs	r3, #128	@ 0x80
 8001db6:	03db      	lsls	r3, r3, #15
 8001db8:	4013      	ands	r3, r2
 8001dba:	d001      	beq.n	8001dc0 <HAL_ADC_ConfigChannel+0x1bc>
 8001dbc:	2316      	movs	r3, #22
 8001dbe:	e02c      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	e02a      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001dc4:	2315      	movs	r3, #21
 8001dc6:	e028      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001dc8:	2314      	movs	r3, #20
 8001dca:	e026      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001dcc:	2313      	movs	r3, #19
 8001dce:	e024      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001dd0:	2312      	movs	r3, #18
 8001dd2:	e022      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001dd4:	2311      	movs	r3, #17
 8001dd6:	e020      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001dd8:	2310      	movs	r3, #16
 8001dda:	e01e      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001ddc:	230f      	movs	r3, #15
 8001dde:	e01c      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001de0:	230e      	movs	r3, #14
 8001de2:	e01a      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001de4:	230d      	movs	r3, #13
 8001de6:	e018      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001de8:	230c      	movs	r3, #12
 8001dea:	e016      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001dec:	230b      	movs	r3, #11
 8001dee:	e014      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001df0:	230a      	movs	r3, #10
 8001df2:	e012      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001df4:	2309      	movs	r3, #9
 8001df6:	e010      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001df8:	2308      	movs	r3, #8
 8001dfa:	e00e      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001dfc:	2307      	movs	r3, #7
 8001dfe:	e00c      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001e00:	2306      	movs	r3, #6
 8001e02:	e00a      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001e04:	2305      	movs	r3, #5
 8001e06:	e008      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001e08:	2304      	movs	r3, #4
 8001e0a:	e006      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	e004      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001e10:	2302      	movs	r3, #2
 8001e12:	e002      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001e14:	2301      	movs	r3, #1
 8001e16:	e000      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x216>
 8001e18:	2300      	movs	r3, #0
 8001e1a:	683a      	ldr	r2, [r7, #0]
 8001e1c:	6852      	ldr	r2, [r2, #4]
 8001e1e:	201f      	movs	r0, #31
 8001e20:	4002      	ands	r2, r0
 8001e22:	4093      	lsls	r3, r2
 8001e24:	000a      	movs	r2, r1
 8001e26:	431a      	orrs	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	089b      	lsrs	r3, r3, #2
 8001e32:	1c5a      	adds	r2, r3, #1
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	69db      	ldr	r3, [r3, #28]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d808      	bhi.n	8001e4e <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6818      	ldr	r0, [r3, #0]
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	6859      	ldr	r1, [r3, #4]
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	001a      	movs	r2, r3
 8001e4a:	f7ff f949 	bl	80010e0 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6818      	ldr	r0, [r3, #0]
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	6819      	ldr	r1, [r3, #0]
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	001a      	movs	r2, r3
 8001e5c:	f7ff f990 	bl	8001180 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	db00      	blt.n	8001e6a <HAL_ADC_ConfigChannel+0x266>
 8001e68:	e096      	b.n	8001f98 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e6a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f68 <HAL_ADC_ConfigChannel+0x364>)
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f7ff f8e5 	bl	800103c <LL_ADC_GetCommonPathInternalCh>
 8001e72:	0003      	movs	r3, r0
 8001e74:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a3c      	ldr	r2, [pc, #240]	@ (8001f6c <HAL_ADC_ConfigChannel+0x368>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d123      	bne.n	8001ec8 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001e80:	693a      	ldr	r2, [r7, #16]
 8001e82:	2380      	movs	r3, #128	@ 0x80
 8001e84:	041b      	lsls	r3, r3, #16
 8001e86:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e88:	d11e      	bne.n	8001ec8 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	2280      	movs	r2, #128	@ 0x80
 8001e8e:	0412      	lsls	r2, r2, #16
 8001e90:	4313      	orrs	r3, r2
 8001e92:	4a35      	ldr	r2, [pc, #212]	@ (8001f68 <HAL_ADC_ConfigChannel+0x364>)
 8001e94:	0019      	movs	r1, r3
 8001e96:	0010      	movs	r0, r2
 8001e98:	f7ff f8bc 	bl	8001014 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8001e9c:	4b34      	ldr	r3, [pc, #208]	@ (8001f70 <HAL_ADC_ConfigChannel+0x36c>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4934      	ldr	r1, [pc, #208]	@ (8001f74 <HAL_ADC_ConfigChannel+0x370>)
 8001ea2:	0018      	movs	r0, r3
 8001ea4:	f7fe f930 	bl	8000108 <__udivsi3>
 8001ea8:	0003      	movs	r3, r0
 8001eaa:	001a      	movs	r2, r3
 8001eac:	0013      	movs	r3, r2
 8001eae:	005b      	lsls	r3, r3, #1
 8001eb0:	189b      	adds	r3, r3, r2
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001eb8:	e002      	b.n	8001ec0 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	3b01      	subs	r3, #1
 8001ebe:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d1f9      	bne.n	8001eba <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001ec6:	e067      	b.n	8001f98 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a2a      	ldr	r2, [pc, #168]	@ (8001f78 <HAL_ADC_ConfigChannel+0x374>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d162      	bne.n	8001f98 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	2380      	movs	r3, #128	@ 0x80
 8001ed6:	03db      	lsls	r3, r3, #15
 8001ed8:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001eda:	d15d      	bne.n	8001f98 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	2280      	movs	r2, #128	@ 0x80
 8001ee0:	03d2      	lsls	r2, r2, #15
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	4a20      	ldr	r2, [pc, #128]	@ (8001f68 <HAL_ADC_ConfigChannel+0x364>)
 8001ee6:	0019      	movs	r1, r3
 8001ee8:	0010      	movs	r0, r2
 8001eea:	f7ff f893 	bl	8001014 <LL_ADC_SetCommonPathInternalCh>
 8001eee:	e053      	b.n	8001f98 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	691a      	ldr	r2, [r3, #16]
 8001ef4:	2380      	movs	r3, #128	@ 0x80
 8001ef6:	061b      	lsls	r3, r3, #24
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d004      	beq.n	8001f06 <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001f00:	4a18      	ldr	r2, [pc, #96]	@ (8001f64 <HAL_ADC_ConfigChannel+0x360>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d107      	bne.n	8001f16 <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	0019      	movs	r1, r3
 8001f10:	0010      	movs	r0, r2
 8001f12:	f7ff f916 	bl	8001142 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	da3c      	bge.n	8001f98 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f1e:	4b12      	ldr	r3, [pc, #72]	@ (8001f68 <HAL_ADC_ConfigChannel+0x364>)
 8001f20:	0018      	movs	r0, r3
 8001f22:	f7ff f88b 	bl	800103c <LL_ADC_GetCommonPathInternalCh>
 8001f26:	0003      	movs	r3, r0
 8001f28:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a0f      	ldr	r2, [pc, #60]	@ (8001f6c <HAL_ADC_ConfigChannel+0x368>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d108      	bne.n	8001f46 <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	4a11      	ldr	r2, [pc, #68]	@ (8001f7c <HAL_ADC_ConfigChannel+0x378>)
 8001f38:	4013      	ands	r3, r2
 8001f3a:	4a0b      	ldr	r2, [pc, #44]	@ (8001f68 <HAL_ADC_ConfigChannel+0x364>)
 8001f3c:	0019      	movs	r1, r3
 8001f3e:	0010      	movs	r0, r2
 8001f40:	f7ff f868 	bl	8001014 <LL_ADC_SetCommonPathInternalCh>
 8001f44:	e028      	b.n	8001f98 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a0b      	ldr	r2, [pc, #44]	@ (8001f78 <HAL_ADC_ConfigChannel+0x374>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d123      	bne.n	8001f98 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	4a0b      	ldr	r2, [pc, #44]	@ (8001f80 <HAL_ADC_ConfigChannel+0x37c>)
 8001f54:	4013      	ands	r3, r2
 8001f56:	4a04      	ldr	r2, [pc, #16]	@ (8001f68 <HAL_ADC_ConfigChannel+0x364>)
 8001f58:	0019      	movs	r1, r3
 8001f5a:	0010      	movs	r0, r2
 8001f5c:	f7ff f85a 	bl	8001014 <LL_ADC_SetCommonPathInternalCh>
 8001f60:	e01a      	b.n	8001f98 <HAL_ADC_ConfigChannel+0x394>
 8001f62:	46c0      	nop			@ (mov r8, r8)
 8001f64:	80000004 	.word	0x80000004
 8001f68:	40012708 	.word	0x40012708
 8001f6c:	a4000200 	.word	0xa4000200
 8001f70:	20000000 	.word	0x20000000
 8001f74:	00030d40 	.word	0x00030d40
 8001f78:	a8000400 	.word	0xa8000400
 8001f7c:	ff7fffff 	.word	0xff7fffff
 8001f80:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f88:	2220      	movs	r2, #32
 8001f8a:	431a      	orrs	r2, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001f90:	2317      	movs	r3, #23
 8001f92:	18fb      	adds	r3, r7, r3
 8001f94:	2201      	movs	r2, #1
 8001f96:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2254      	movs	r2, #84	@ 0x54
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001fa0:	2317      	movs	r3, #23
 8001fa2:	18fb      	adds	r3, r7, r3
 8001fa4:	781b      	ldrb	r3, [r3, #0]
}
 8001fa6:	0018      	movs	r0, r3
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	b006      	add	sp, #24
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	46c0      	nop			@ (mov r8, r8)

08001fb0 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	f7ff f99d 	bl	80012fc <LL_ADC_REG_IsConversionOngoing>
 8001fc2:	1e03      	subs	r3, r0, #0
 8001fc4:	d02b      	beq.n	800201e <ADC_ConversionStop+0x6e>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	0018      	movs	r0, r3
 8001fcc:	f7ff f961 	bl	8001292 <LL_ADC_IsDisableOngoing>
 8001fd0:	1e03      	subs	r3, r0, #0
 8001fd2:	d104      	bne.n	8001fde <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	0018      	movs	r0, r3
 8001fda:	f7ff f97d 	bl	80012d8 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001fde:	f7ff f803 	bl	8000fe8 <HAL_GetTick>
 8001fe2:	0003      	movs	r3, r0
 8001fe4:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8001fe6:	e014      	b.n	8002012 <ADC_ConversionStop+0x62>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001fe8:	f7fe fffe 	bl	8000fe8 <HAL_GetTick>
 8001fec:	0002      	movs	r2, r0
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d90d      	bls.n	8002012 <ADC_ConversionStop+0x62>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ffa:	2210      	movs	r2, #16
 8001ffc:	431a      	orrs	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002006:	2201      	movs	r2, #1
 8002008:	431a      	orrs	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e006      	b.n	8002020 <ADC_ConversionStop+0x70>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	2204      	movs	r2, #4
 800201a:	4013      	ands	r3, r2
 800201c:	d1e4      	bne.n	8001fe8 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800201e:	2300      	movs	r3, #0
}
 8002020:	0018      	movs	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	b004      	add	sp, #16
 8002026:	bd80      	pop	{r7, pc}

08002028 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002030:	2300      	movs	r3, #0
 8002032:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	0018      	movs	r0, r3
 800203a:	f7ff f919 	bl	8001270 <LL_ADC_IsEnabled>
 800203e:	1e03      	subs	r3, r0, #0
 8002040:	d162      	bne.n	8002108 <ADC_Enable+0xe0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	4a32      	ldr	r2, [pc, #200]	@ (8002114 <ADC_Enable+0xec>)
 800204a:	4013      	ands	r3, r2
 800204c:	d00d      	beq.n	800206a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002052:	2210      	movs	r2, #16
 8002054:	431a      	orrs	r2, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800205e:	2201      	movs	r2, #1
 8002060:	431a      	orrs	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e04f      	b.n	800210a <ADC_Enable+0xe2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	0018      	movs	r0, r3
 8002070:	f7ff f8da 	bl	8001228 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002074:	4b28      	ldr	r3, [pc, #160]	@ (8002118 <ADC_Enable+0xf0>)
 8002076:	0018      	movs	r0, r3
 8002078:	f7fe ffe0 	bl	800103c <LL_ADC_GetCommonPathInternalCh>
 800207c:	0002      	movs	r2, r0
 800207e:	2380      	movs	r3, #128	@ 0x80
 8002080:	041b      	lsls	r3, r3, #16
 8002082:	4013      	ands	r3, r2
 8002084:	d00f      	beq.n	80020a6 <ADC_Enable+0x7e>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8002086:	4b25      	ldr	r3, [pc, #148]	@ (800211c <ADC_Enable+0xf4>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4925      	ldr	r1, [pc, #148]	@ (8002120 <ADC_Enable+0xf8>)
 800208c:	0018      	movs	r0, r3
 800208e:	f7fe f83b 	bl	8000108 <__udivsi3>
 8002092:	0003      	movs	r3, r0
 8002094:	3301      	adds	r3, #1
 8002096:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002098:	e002      	b.n	80020a0 <ADC_Enable+0x78>
      {
        wait_loop_index--;
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	3b01      	subs	r3, #1
 800209e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d1f9      	bne.n	800209a <ADC_Enable+0x72>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	7e5b      	ldrb	r3, [r3, #25]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d02c      	beq.n	8002108 <ADC_Enable+0xe0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80020ae:	f7fe ff9b 	bl	8000fe8 <HAL_GetTick>
 80020b2:	0003      	movs	r3, r0
 80020b4:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020b6:	e020      	b.n	80020fa <ADC_Enable+0xd2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	0018      	movs	r0, r3
 80020be:	f7ff f8d7 	bl	8001270 <LL_ADC_IsEnabled>
 80020c2:	1e03      	subs	r3, r0, #0
 80020c4:	d104      	bne.n	80020d0 <ADC_Enable+0xa8>
        {
          LL_ADC_Enable(hadc->Instance);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	0018      	movs	r0, r3
 80020cc:	f7ff f8ac 	bl	8001228 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80020d0:	f7fe ff8a 	bl	8000fe8 <HAL_GetTick>
 80020d4:	0002      	movs	r2, r0
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d90d      	bls.n	80020fa <ADC_Enable+0xd2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e2:	2210      	movs	r2, #16
 80020e4:	431a      	orrs	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ee:	2201      	movs	r2, #1
 80020f0:	431a      	orrs	r2, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e007      	b.n	800210a <ADC_Enable+0xe2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2201      	movs	r2, #1
 8002102:	4013      	ands	r3, r2
 8002104:	2b01      	cmp	r3, #1
 8002106:	d1d7      	bne.n	80020b8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002108:	2300      	movs	r3, #0
}
 800210a:	0018      	movs	r0, r3
 800210c:	46bd      	mov	sp, r7
 800210e:	b004      	add	sp, #16
 8002110:	bd80      	pop	{r7, pc}
 8002112:	46c0      	nop			@ (mov r8, r8)
 8002114:	80000017 	.word	0x80000017
 8002118:	40012708 	.word	0x40012708
 800211c:	20000000 	.word	0x20000000
 8002120:	00030d40 	.word	0x00030d40

08002124 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	0018      	movs	r0, r3
 8002132:	f7ff f8ae 	bl	8001292 <LL_ADC_IsDisableOngoing>
 8002136:	0003      	movs	r3, r0
 8002138:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	0018      	movs	r0, r3
 8002140:	f7ff f896 	bl	8001270 <LL_ADC_IsEnabled>
 8002144:	1e03      	subs	r3, r0, #0
 8002146:	d040      	beq.n	80021ca <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d13d      	bne.n	80021ca <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	2205      	movs	r2, #5
 8002156:	4013      	ands	r3, r2
 8002158:	2b01      	cmp	r3, #1
 800215a:	d10d      	bne.n	8002178 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	0018      	movs	r0, r3
 8002162:	f7ff f873 	bl	800124c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2203      	movs	r2, #3
 800216c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800216e:	f7fe ff3b 	bl	8000fe8 <HAL_GetTick>
 8002172:	0003      	movs	r3, r0
 8002174:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002176:	e022      	b.n	80021be <ADC_Disable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800217c:	2210      	movs	r2, #16
 800217e:	431a      	orrs	r2, r3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002188:	2201      	movs	r2, #1
 800218a:	431a      	orrs	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e01b      	b.n	80021cc <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002194:	f7fe ff28 	bl	8000fe8 <HAL_GetTick>
 8002198:	0002      	movs	r2, r0
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d90d      	bls.n	80021be <ADC_Disable+0x9a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a6:	2210      	movs	r2, #16
 80021a8:	431a      	orrs	r2, r3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b2:	2201      	movs	r2, #1
 80021b4:	431a      	orrs	r2, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e006      	b.n	80021cc <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	2201      	movs	r2, #1
 80021c6:	4013      	ands	r3, r2
 80021c8:	d1e4      	bne.n	8002194 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80021ca:	2300      	movs	r3, #0
}
 80021cc:	0018      	movs	r0, r3
 80021ce:	46bd      	mov	sp, r7
 80021d0:	b004      	add	sp, #16
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e6:	2250      	movs	r2, #80	@ 0x50
 80021e8:	4013      	ands	r3, r2
 80021ea:	d141      	bne.n	8002270 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f0:	2280      	movs	r2, #128	@ 0x80
 80021f2:	0092      	lsls	r2, r2, #2
 80021f4:	431a      	orrs	r2, r3
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	0018      	movs	r0, r3
 8002200:	f7fe ff5d 	bl	80010be <LL_ADC_REG_IsTriggerSourceSWStart>
 8002204:	1e03      	subs	r3, r0, #0
 8002206:	d02e      	beq.n	8002266 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	7e9b      	ldrb	r3, [r3, #26]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d12a      	bne.n	8002266 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2208      	movs	r2, #8
 8002218:	4013      	ands	r3, r2
 800221a:	2b08      	cmp	r3, #8
 800221c:	d123      	bne.n	8002266 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	0018      	movs	r0, r3
 8002224:	f7ff f86a 	bl	80012fc <LL_ADC_REG_IsConversionOngoing>
 8002228:	1e03      	subs	r3, r0, #0
 800222a:	d110      	bne.n	800224e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	685a      	ldr	r2, [r3, #4]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	210c      	movs	r1, #12
 8002238:	438a      	bics	r2, r1
 800223a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002240:	4a15      	ldr	r2, [pc, #84]	@ (8002298 <ADC_DMAConvCplt+0xc4>)
 8002242:	4013      	ands	r3, r2
 8002244:	2201      	movs	r2, #1
 8002246:	431a      	orrs	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	659a      	str	r2, [r3, #88]	@ 0x58
 800224c:	e00b      	b.n	8002266 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002252:	2220      	movs	r2, #32
 8002254:	431a      	orrs	r2, r3
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800225e:	2201      	movs	r2, #1
 8002260:	431a      	orrs	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	0018      	movs	r0, r3
 800226a:	f7fe f91d 	bl	80004a8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800226e:	e00f      	b.n	8002290 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002274:	2210      	movs	r2, #16
 8002276:	4013      	ands	r3, r2
 8002278:	d004      	beq.n	8002284 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	0018      	movs	r0, r3
 800227e:	f7ff fcb9 	bl	8001bf4 <HAL_ADC_ErrorCallback>
}
 8002282:	e005      	b.n	8002290 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	0010      	movs	r0, r2
 800228e:	4798      	blx	r3
}
 8002290:	46c0      	nop			@ (mov r8, r8)
 8002292:	46bd      	mov	sp, r7
 8002294:	b004      	add	sp, #16
 8002296:	bd80      	pop	{r7, pc}
 8002298:	fffffefe 	.word	0xfffffefe

0800229c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	0018      	movs	r0, r3
 80022ae:	f7ff fc91 	bl	8001bd4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022b2:	46c0      	nop			@ (mov r8, r8)
 80022b4:	46bd      	mov	sp, r7
 80022b6:	b004      	add	sp, #16
 80022b8:	bd80      	pop	{r7, pc}

080022ba <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b084      	sub	sp, #16
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022cc:	2240      	movs	r2, #64	@ 0x40
 80022ce:	431a      	orrs	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d8:	2204      	movs	r2, #4
 80022da:	431a      	orrs	r2, r3
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	0018      	movs	r0, r3
 80022e4:	f7ff fc86 	bl	8001bf4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022e8:	46c0      	nop			@ (mov r8, r8)
 80022ea:	46bd      	mov	sp, r7
 80022ec:	b004      	add	sp, #16
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80022f8:	46c0      	nop			@ (mov r8, r8)
 80022fa:	46bd      	mov	sp, r7
 80022fc:	b002      	add	sp, #8
 80022fe:	bd80      	pop	{r7, pc}

08002300 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002308:	46c0      	nop			@ (mov r8, r8)
 800230a:	46bd      	mov	sp, r7
 800230c:	b002      	add	sp, #8
 800230e:	bd80      	pop	{r7, pc}

08002310 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002318:	46c0      	nop			@ (mov r8, r8)
 800231a:	46bd      	mov	sp, r7
 800231c:	b002      	add	sp, #8
 800231e:	bd80      	pop	{r7, pc}

08002320 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8002328:	46c0      	nop			@ (mov r8, r8)
 800232a:	46bd      	mov	sp, r7
 800232c:	b002      	add	sp, #8
 800232e:	bd80      	pop	{r7, pc}

08002330 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	0002      	movs	r2, r0
 8002338:	1dfb      	adds	r3, r7, #7
 800233a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800233c:	1dfb      	adds	r3, r7, #7
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b7f      	cmp	r3, #127	@ 0x7f
 8002342:	d809      	bhi.n	8002358 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002344:	1dfb      	adds	r3, r7, #7
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	001a      	movs	r2, r3
 800234a:	231f      	movs	r3, #31
 800234c:	401a      	ands	r2, r3
 800234e:	4b04      	ldr	r3, [pc, #16]	@ (8002360 <__NVIC_EnableIRQ+0x30>)
 8002350:	2101      	movs	r1, #1
 8002352:	4091      	lsls	r1, r2
 8002354:	000a      	movs	r2, r1
 8002356:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002358:	46c0      	nop			@ (mov r8, r8)
 800235a:	46bd      	mov	sp, r7
 800235c:	b002      	add	sp, #8
 800235e:	bd80      	pop	{r7, pc}
 8002360:	e000e100 	.word	0xe000e100

08002364 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	0002      	movs	r2, r0
 800236c:	1dfb      	adds	r3, r7, #7
 800236e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002370:	1dfb      	adds	r3, r7, #7
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	2b7f      	cmp	r3, #127	@ 0x7f
 8002376:	d810      	bhi.n	800239a <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002378:	1dfb      	adds	r3, r7, #7
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	001a      	movs	r2, r3
 800237e:	231f      	movs	r3, #31
 8002380:	4013      	ands	r3, r2
 8002382:	4908      	ldr	r1, [pc, #32]	@ (80023a4 <__NVIC_DisableIRQ+0x40>)
 8002384:	2201      	movs	r2, #1
 8002386:	409a      	lsls	r2, r3
 8002388:	0013      	movs	r3, r2
 800238a:	2280      	movs	r2, #128	@ 0x80
 800238c:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 800238e:	f3bf 8f4f 	dsb	sy
}
 8002392:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8002394:	f3bf 8f6f 	isb	sy
}
 8002398:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 800239a:	46c0      	nop			@ (mov r8, r8)
 800239c:	46bd      	mov	sp, r7
 800239e:	b002      	add	sp, #8
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	46c0      	nop			@ (mov r8, r8)
 80023a4:	e000e100 	.word	0xe000e100

080023a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023a8:	b590      	push	{r4, r7, lr}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	0002      	movs	r2, r0
 80023b0:	6039      	str	r1, [r7, #0]
 80023b2:	1dfb      	adds	r3, r7, #7
 80023b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80023b6:	1dfb      	adds	r3, r7, #7
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80023bc:	d828      	bhi.n	8002410 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023be:	4a2f      	ldr	r2, [pc, #188]	@ (800247c <__NVIC_SetPriority+0xd4>)
 80023c0:	1dfb      	adds	r3, r7, #7
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	b25b      	sxtb	r3, r3
 80023c6:	089b      	lsrs	r3, r3, #2
 80023c8:	33c0      	adds	r3, #192	@ 0xc0
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	589b      	ldr	r3, [r3, r2]
 80023ce:	1dfa      	adds	r2, r7, #7
 80023d0:	7812      	ldrb	r2, [r2, #0]
 80023d2:	0011      	movs	r1, r2
 80023d4:	2203      	movs	r2, #3
 80023d6:	400a      	ands	r2, r1
 80023d8:	00d2      	lsls	r2, r2, #3
 80023da:	21ff      	movs	r1, #255	@ 0xff
 80023dc:	4091      	lsls	r1, r2
 80023de:	000a      	movs	r2, r1
 80023e0:	43d2      	mvns	r2, r2
 80023e2:	401a      	ands	r2, r3
 80023e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	019b      	lsls	r3, r3, #6
 80023ea:	22ff      	movs	r2, #255	@ 0xff
 80023ec:	401a      	ands	r2, r3
 80023ee:	1dfb      	adds	r3, r7, #7
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	0018      	movs	r0, r3
 80023f4:	2303      	movs	r3, #3
 80023f6:	4003      	ands	r3, r0
 80023f8:	00db      	lsls	r3, r3, #3
 80023fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023fc:	481f      	ldr	r0, [pc, #124]	@ (800247c <__NVIC_SetPriority+0xd4>)
 80023fe:	1dfb      	adds	r3, r7, #7
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	b25b      	sxtb	r3, r3
 8002404:	089b      	lsrs	r3, r3, #2
 8002406:	430a      	orrs	r2, r1
 8002408:	33c0      	adds	r3, #192	@ 0xc0
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800240e:	e031      	b.n	8002474 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002410:	4a1b      	ldr	r2, [pc, #108]	@ (8002480 <__NVIC_SetPriority+0xd8>)
 8002412:	1dfb      	adds	r3, r7, #7
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	0019      	movs	r1, r3
 8002418:	230f      	movs	r3, #15
 800241a:	400b      	ands	r3, r1
 800241c:	3b08      	subs	r3, #8
 800241e:	089b      	lsrs	r3, r3, #2
 8002420:	3306      	adds	r3, #6
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	18d3      	adds	r3, r2, r3
 8002426:	3304      	adds	r3, #4
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	1dfa      	adds	r2, r7, #7
 800242c:	7812      	ldrb	r2, [r2, #0]
 800242e:	0011      	movs	r1, r2
 8002430:	2203      	movs	r2, #3
 8002432:	400a      	ands	r2, r1
 8002434:	00d2      	lsls	r2, r2, #3
 8002436:	21ff      	movs	r1, #255	@ 0xff
 8002438:	4091      	lsls	r1, r2
 800243a:	000a      	movs	r2, r1
 800243c:	43d2      	mvns	r2, r2
 800243e:	401a      	ands	r2, r3
 8002440:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	019b      	lsls	r3, r3, #6
 8002446:	22ff      	movs	r2, #255	@ 0xff
 8002448:	401a      	ands	r2, r3
 800244a:	1dfb      	adds	r3, r7, #7
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	0018      	movs	r0, r3
 8002450:	2303      	movs	r3, #3
 8002452:	4003      	ands	r3, r0
 8002454:	00db      	lsls	r3, r3, #3
 8002456:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002458:	4809      	ldr	r0, [pc, #36]	@ (8002480 <__NVIC_SetPriority+0xd8>)
 800245a:	1dfb      	adds	r3, r7, #7
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	001c      	movs	r4, r3
 8002460:	230f      	movs	r3, #15
 8002462:	4023      	ands	r3, r4
 8002464:	3b08      	subs	r3, #8
 8002466:	089b      	lsrs	r3, r3, #2
 8002468:	430a      	orrs	r2, r1
 800246a:	3306      	adds	r3, #6
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	18c3      	adds	r3, r0, r3
 8002470:	3304      	adds	r3, #4
 8002472:	601a      	str	r2, [r3, #0]
}
 8002474:	46c0      	nop			@ (mov r8, r8)
 8002476:	46bd      	mov	sp, r7
 8002478:	b003      	add	sp, #12
 800247a:	bd90      	pop	{r4, r7, pc}
 800247c:	e000e100 	.word	0xe000e100
 8002480:	e000ed00 	.word	0xe000ed00

08002484 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	1e5a      	subs	r2, r3, #1
 8002490:	2380      	movs	r3, #128	@ 0x80
 8002492:	045b      	lsls	r3, r3, #17
 8002494:	429a      	cmp	r2, r3
 8002496:	d301      	bcc.n	800249c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002498:	2301      	movs	r3, #1
 800249a:	e010      	b.n	80024be <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800249c:	4b0a      	ldr	r3, [pc, #40]	@ (80024c8 <SysTick_Config+0x44>)
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	3a01      	subs	r2, #1
 80024a2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024a4:	2301      	movs	r3, #1
 80024a6:	425b      	negs	r3, r3
 80024a8:	2103      	movs	r1, #3
 80024aa:	0018      	movs	r0, r3
 80024ac:	f7ff ff7c 	bl	80023a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024b0:	4b05      	ldr	r3, [pc, #20]	@ (80024c8 <SysTick_Config+0x44>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024b6:	4b04      	ldr	r3, [pc, #16]	@ (80024c8 <SysTick_Config+0x44>)
 80024b8:	2207      	movs	r2, #7
 80024ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024bc:	2300      	movs	r3, #0
}
 80024be:	0018      	movs	r0, r3
 80024c0:	46bd      	mov	sp, r7
 80024c2:	b002      	add	sp, #8
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	46c0      	nop			@ (mov r8, r8)
 80024c8:	e000e010 	.word	0xe000e010

080024cc <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60b9      	str	r1, [r7, #8]
 80024d4:	607a      	str	r2, [r7, #4]
 80024d6:	210f      	movs	r1, #15
 80024d8:	187b      	adds	r3, r7, r1
 80024da:	1c02      	adds	r2, r0, #0
 80024dc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80024de:	68ba      	ldr	r2, [r7, #8]
 80024e0:	187b      	adds	r3, r7, r1
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	b25b      	sxtb	r3, r3
 80024e6:	0011      	movs	r1, r2
 80024e8:	0018      	movs	r0, r3
 80024ea:	f7ff ff5d 	bl	80023a8 <__NVIC_SetPriority>
}
 80024ee:	46c0      	nop			@ (mov r8, r8)
 80024f0:	46bd      	mov	sp, r7
 80024f2:	b004      	add	sp, #16
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b082      	sub	sp, #8
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	0002      	movs	r2, r0
 80024fe:	1dfb      	adds	r3, r7, #7
 8002500:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002502:	1dfb      	adds	r3, r7, #7
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	b25b      	sxtb	r3, r3
 8002508:	0018      	movs	r0, r3
 800250a:	f7ff ff11 	bl	8002330 <__NVIC_EnableIRQ>
}
 800250e:	46c0      	nop			@ (mov r8, r8)
 8002510:	46bd      	mov	sp, r7
 8002512:	b002      	add	sp, #8
 8002514:	bd80      	pop	{r7, pc}

08002516 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b082      	sub	sp, #8
 800251a:	af00      	add	r7, sp, #0
 800251c:	0002      	movs	r2, r0
 800251e:	1dfb      	adds	r3, r7, #7
 8002520:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002522:	1dfb      	adds	r3, r7, #7
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	b25b      	sxtb	r3, r3
 8002528:	0018      	movs	r0, r3
 800252a:	f7ff ff1b 	bl	8002364 <__NVIC_DisableIRQ>
}
 800252e:	46c0      	nop			@ (mov r8, r8)
 8002530:	46bd      	mov	sp, r7
 8002532:	b002      	add	sp, #8
 8002534:	bd80      	pop	{r7, pc}

08002536 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002536:	b580      	push	{r7, lr}
 8002538:	b082      	sub	sp, #8
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	0018      	movs	r0, r3
 8002542:	f7ff ff9f 	bl	8002484 <SysTick_Config>
 8002546:	0003      	movs	r3, r0
}
 8002548:	0018      	movs	r0, r3
 800254a:	46bd      	mov	sp, r7
 800254c:	b002      	add	sp, #8
 800254e:	bd80      	pop	{r7, pc}

08002550 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e077      	b.n	8002652 <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a3d      	ldr	r2, [pc, #244]	@ (800265c <HAL_DMA_Init+0x10c>)
 8002568:	4694      	mov	ip, r2
 800256a:	4463      	add	r3, ip
 800256c:	2114      	movs	r1, #20
 800256e:	0018      	movs	r0, r3
 8002570:	f7fd fdca 	bl	8000108 <__udivsi3>
 8002574:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8002576:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2225      	movs	r2, #37	@ 0x25
 8002580:	2102      	movs	r1, #2
 8002582:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4934      	ldr	r1, [pc, #208]	@ (8002660 <HAL_DMA_Init+0x110>)
 8002590:	400a      	ands	r2, r1
 8002592:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	6819      	ldr	r1, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	431a      	orrs	r2, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	691b      	ldr	r3, [r3, #16]
 80025a8:	431a      	orrs	r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	695b      	ldr	r3, [r3, #20]
 80025ae:	431a      	orrs	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	431a      	orrs	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	69db      	ldr	r3, [r3, #28]
 80025ba:	431a      	orrs	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	431a      	orrs	r2, r3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	430a      	orrs	r2, r1
 80025c8:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	0018      	movs	r0, r3
 80025ce:	f000 fa9d 	bl	8002b0c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689a      	ldr	r2, [r3, #8]
 80025d6:	2380      	movs	r3, #128	@ 0x80
 80025d8:	01db      	lsls	r3, r3, #7
 80025da:	429a      	cmp	r2, r3
 80025dc:	d102      	bne.n	80025e4 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	685a      	ldr	r2, [r3, #4]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ec:	21ff      	movs	r1, #255	@ 0xff
 80025ee:	400a      	ands	r2, r1
 80025f0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80025fa:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d011      	beq.n	8002628 <HAL_DMA_Init+0xd8>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	2b04      	cmp	r3, #4
 800260a:	d80d      	bhi.n	8002628 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	0018      	movs	r0, r3
 8002610:	f000 faa8 	bl	8002b64 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	e008      	b.n	800263a <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2200      	movs	r2, #0
 800263e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2225      	movs	r2, #37	@ 0x25
 8002644:	2101      	movs	r1, #1
 8002646:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2224      	movs	r2, #36	@ 0x24
 800264c:	2100      	movs	r1, #0
 800264e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002650:	2300      	movs	r3, #0
}
 8002652:	0018      	movs	r0, r3
 8002654:	46bd      	mov	sp, r7
 8002656:	b002      	add	sp, #8
 8002658:	bd80      	pop	{r7, pc}
 800265a:	46c0      	nop			@ (mov r8, r8)
 800265c:	bffdfff8 	.word	0xbffdfff8
 8002660:	ffff800f 	.word	0xffff800f

08002664 <HAL_DMA_DeInit>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e066      	b.n	8002744 <HAL_DMA_DeInit+0xe0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2101      	movs	r1, #1
 8002682:	438a      	bics	r2, r1
 8002684:	601a      	str	r2, [r3, #0]

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a30      	ldr	r2, [pc, #192]	@ (800274c <HAL_DMA_DeInit+0xe8>)
 800268c:	4694      	mov	ip, r2
 800268e:	4463      	add	r3, ip
 8002690:	2114      	movs	r1, #20
 8002692:	0018      	movs	r0, r3
 8002694:	f7fd fd38 	bl	8000108 <__udivsi3>
 8002698:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 800269a:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 80026a8:	4b29      	ldr	r3, [pc, #164]	@ (8002750 <HAL_DMA_DeInit+0xec>)
 80026aa:	6859      	ldr	r1, [r3, #4]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b0:	221c      	movs	r2, #28
 80026b2:	4013      	ands	r3, r2
 80026b4:	2201      	movs	r2, #1
 80026b6:	409a      	lsls	r2, r3
 80026b8:	4b25      	ldr	r3, [pc, #148]	@ (8002750 <HAL_DMA_DeInit+0xec>)
 80026ba:	430a      	orrs	r2, r1
 80026bc:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	0018      	movs	r0, r3
 80026c2:	f000 fa23 	bl	8002b0c <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80026d6:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d010      	beq.n	8002702 <HAL_DMA_DeInit+0x9e>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	2b04      	cmp	r3, #4
 80026e6:	d80c      	bhi.n	8002702 <HAL_DMA_DeInit+0x9e>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	0018      	movs	r0, r3
 80026ec:	f000 fa3a 	bl	8002b64 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026f4:	2200      	movs	r2, #0
 80026f6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002700:	605a      	str	r2, [r3, #4]
  }

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	639a      	str	r2, [r3, #56]	@ 0x38

  hdma->DMAmuxRequestGen = 0U;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = 0U;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2225      	movs	r2, #37	@ 0x25
 8002736:	2100      	movs	r1, #0
 8002738:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2224      	movs	r2, #36	@ 0x24
 800273e:	2100      	movs	r1, #0
 8002740:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002742:	2300      	movs	r3, #0
}
 8002744:	0018      	movs	r0, r3
 8002746:	46bd      	mov	sp, r7
 8002748:	b002      	add	sp, #8
 800274a:	bd80      	pop	{r7, pc}
 800274c:	bffdfff8 	.word	0xbffdfff8
 8002750:	40020000 	.word	0x40020000

08002754 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
 8002760:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002762:	2317      	movs	r3, #23
 8002764:	18fb      	adds	r3, r7, r3
 8002766:	2200      	movs	r2, #0
 8002768:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2224      	movs	r2, #36	@ 0x24
 800276e:	5c9b      	ldrb	r3, [r3, r2]
 8002770:	2b01      	cmp	r3, #1
 8002772:	d101      	bne.n	8002778 <HAL_DMA_Start_IT+0x24>
 8002774:	2302      	movs	r3, #2
 8002776:	e070      	b.n	800285a <HAL_DMA_Start_IT+0x106>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2224      	movs	r2, #36	@ 0x24
 800277c:	2101      	movs	r1, #1
 800277e:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2225      	movs	r2, #37	@ 0x25
 8002784:	5c9b      	ldrb	r3, [r3, r2]
 8002786:	b2db      	uxtb	r3, r3
 8002788:	2b01      	cmp	r3, #1
 800278a:	d157      	bne.n	800283c <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2225      	movs	r2, #37	@ 0x25
 8002790:	2102      	movs	r1, #2
 8002792:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2200      	movs	r2, #0
 8002798:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2101      	movs	r1, #1
 80027a6:	438a      	bics	r2, r1
 80027a8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	68b9      	ldr	r1, [r7, #8]
 80027b0:	68f8      	ldr	r0, [r7, #12]
 80027b2:	f000 f96b 	bl	8002a8c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d008      	beq.n	80027d0 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	210e      	movs	r1, #14
 80027ca:	430a      	orrs	r2, r1
 80027cc:	601a      	str	r2, [r3, #0]
 80027ce:	e00f      	b.n	80027f0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2104      	movs	r1, #4
 80027dc:	438a      	bics	r2, r1
 80027de:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	210a      	movs	r1, #10
 80027ec:	430a      	orrs	r2, r1
 80027ee:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	2380      	movs	r3, #128	@ 0x80
 80027f8:	025b      	lsls	r3, r3, #9
 80027fa:	4013      	ands	r3, r2
 80027fc:	d008      	beq.n	8002810 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002808:	2180      	movs	r1, #128	@ 0x80
 800280a:	0049      	lsls	r1, r1, #1
 800280c:	430a      	orrs	r2, r1
 800280e:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002814:	2b00      	cmp	r3, #0
 8002816:	d008      	beq.n	800282a <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002822:	2180      	movs	r1, #128	@ 0x80
 8002824:	0049      	lsls	r1, r1, #1
 8002826:	430a      	orrs	r2, r1
 8002828:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2101      	movs	r1, #1
 8002836:	430a      	orrs	r2, r1
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	e007      	b.n	800284c <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2224      	movs	r2, #36	@ 0x24
 8002840:	2100      	movs	r1, #0
 8002842:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002844:	2317      	movs	r3, #23
 8002846:	18fb      	adds	r3, r7, r3
 8002848:	2202      	movs	r2, #2
 800284a:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2224      	movs	r2, #36	@ 0x24
 8002850:	2100      	movs	r1, #0
 8002852:	5499      	strb	r1, [r3, r2]

  return status;
 8002854:	2317      	movs	r3, #23
 8002856:	18fb      	adds	r3, r7, r3
 8002858:	781b      	ldrb	r3, [r3, #0]
}
 800285a:	0018      	movs	r0, r3
 800285c:	46bd      	mov	sp, r7
 800285e:	b006      	add	sp, #24
 8002860:	bd80      	pop	{r7, pc}
	...

08002864 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e050      	b.n	8002918 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2225      	movs	r2, #37	@ 0x25
 800287a:	5c9b      	ldrb	r3, [r3, r2]
 800287c:	b2db      	uxtb	r3, r3
 800287e:	2b02      	cmp	r3, #2
 8002880:	d008      	beq.n	8002894 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2204      	movs	r2, #4
 8002886:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2224      	movs	r2, #36	@ 0x24
 800288c:	2100      	movs	r1, #0
 800288e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e041      	b.n	8002918 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	210e      	movs	r1, #14
 80028a0:	438a      	bics	r2, r1
 80028a2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ae:	491c      	ldr	r1, [pc, #112]	@ (8002920 <HAL_DMA_Abort+0xbc>)
 80028b0:	400a      	ands	r2, r1
 80028b2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2101      	movs	r1, #1
 80028c0:	438a      	bics	r2, r1
 80028c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1cU)));
 80028c4:	4b17      	ldr	r3, [pc, #92]	@ (8002924 <HAL_DMA_Abort+0xc0>)
 80028c6:	6859      	ldr	r1, [r3, #4]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028cc:	221c      	movs	r2, #28
 80028ce:	4013      	ands	r3, r2
 80028d0:	2201      	movs	r2, #1
 80028d2:	409a      	lsls	r2, r3
 80028d4:	4b13      	ldr	r3, [pc, #76]	@ (8002924 <HAL_DMA_Abort+0xc0>)
 80028d6:	430a      	orrs	r2, r1
 80028d8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80028e2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d00c      	beq.n	8002906 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028f6:	490a      	ldr	r1, [pc, #40]	@ (8002920 <HAL_DMA_Abort+0xbc>)
 80028f8:	400a      	ands	r2, r1
 80028fa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002904:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2225      	movs	r2, #37	@ 0x25
 800290a:	2101      	movs	r1, #1
 800290c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2224      	movs	r2, #36	@ 0x24
 8002912:	2100      	movs	r1, #0
 8002914:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8002916:	2300      	movs	r3, #0
}
 8002918:	0018      	movs	r0, r3
 800291a:	46bd      	mov	sp, r7
 800291c:	b002      	add	sp, #8
 800291e:	bd80      	pop	{r7, pc}
 8002920:	fffffeff 	.word	0xfffffeff
 8002924:	40020000 	.word	0x40020000

08002928 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 8002930:	4b55      	ldr	r3, [pc, #340]	@ (8002a88 <HAL_DMA_IRQHandler+0x160>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002942:	221c      	movs	r2, #28
 8002944:	4013      	ands	r3, r2
 8002946:	2204      	movs	r2, #4
 8002948:	409a      	lsls	r2, r3
 800294a:	0013      	movs	r3, r2
 800294c:	68fa      	ldr	r2, [r7, #12]
 800294e:	4013      	ands	r3, r2
 8002950:	d027      	beq.n	80029a2 <HAL_DMA_IRQHandler+0x7a>
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	2204      	movs	r2, #4
 8002956:	4013      	ands	r3, r2
 8002958:	d023      	beq.n	80029a2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2220      	movs	r2, #32
 8002962:	4013      	ands	r3, r2
 8002964:	d107      	bne.n	8002976 <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2104      	movs	r1, #4
 8002972:	438a      	bics	r2, r1
 8002974:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8002976:	4b44      	ldr	r3, [pc, #272]	@ (8002a88 <HAL_DMA_IRQHandler+0x160>)
 8002978:	6859      	ldr	r1, [r3, #4]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297e:	221c      	movs	r2, #28
 8002980:	4013      	ands	r3, r2
 8002982:	2204      	movs	r2, #4
 8002984:	409a      	lsls	r2, r3
 8002986:	4b40      	ldr	r3, [pc, #256]	@ (8002a88 <HAL_DMA_IRQHandler+0x160>)
 8002988:	430a      	orrs	r2, r1
 800298a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002990:	2b00      	cmp	r3, #0
 8002992:	d100      	bne.n	8002996 <HAL_DMA_IRQHandler+0x6e>
 8002994:	e073      	b.n	8002a7e <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	0010      	movs	r0, r2
 800299e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80029a0:	e06d      	b.n	8002a7e <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a6:	221c      	movs	r2, #28
 80029a8:	4013      	ands	r3, r2
 80029aa:	2202      	movs	r2, #2
 80029ac:	409a      	lsls	r2, r3
 80029ae:	0013      	movs	r3, r2
 80029b0:	68fa      	ldr	r2, [r7, #12]
 80029b2:	4013      	ands	r3, r2
 80029b4:	d02e      	beq.n	8002a14 <HAL_DMA_IRQHandler+0xec>
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	2202      	movs	r2, #2
 80029ba:	4013      	ands	r3, r2
 80029bc:	d02a      	beq.n	8002a14 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2220      	movs	r2, #32
 80029c6:	4013      	ands	r3, r2
 80029c8:	d10b      	bne.n	80029e2 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	210a      	movs	r1, #10
 80029d6:	438a      	bics	r2, r1
 80029d8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2225      	movs	r2, #37	@ 0x25
 80029de:	2101      	movs	r1, #1
 80029e0:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 80029e2:	4b29      	ldr	r3, [pc, #164]	@ (8002a88 <HAL_DMA_IRQHandler+0x160>)
 80029e4:	6859      	ldr	r1, [r3, #4]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ea:	221c      	movs	r2, #28
 80029ec:	4013      	ands	r3, r2
 80029ee:	2202      	movs	r2, #2
 80029f0:	409a      	lsls	r2, r3
 80029f2:	4b25      	ldr	r3, [pc, #148]	@ (8002a88 <HAL_DMA_IRQHandler+0x160>)
 80029f4:	430a      	orrs	r2, r1
 80029f6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2224      	movs	r2, #36	@ 0x24
 80029fc:	2100      	movs	r1, #0
 80029fe:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d03a      	beq.n	8002a7e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	0010      	movs	r0, r2
 8002a10:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002a12:	e034      	b.n	8002a7e <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a18:	221c      	movs	r2, #28
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	2208      	movs	r2, #8
 8002a1e:	409a      	lsls	r2, r3
 8002a20:	0013      	movs	r3, r2
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	4013      	ands	r3, r2
 8002a26:	d02b      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x158>
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	2208      	movs	r2, #8
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	d027      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	210e      	movs	r1, #14
 8002a3c:	438a      	bics	r2, r1
 8002a3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8002a40:	4b11      	ldr	r3, [pc, #68]	@ (8002a88 <HAL_DMA_IRQHandler+0x160>)
 8002a42:	6859      	ldr	r1, [r3, #4]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a48:	221c      	movs	r2, #28
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	409a      	lsls	r2, r3
 8002a50:	4b0d      	ldr	r3, [pc, #52]	@ (8002a88 <HAL_DMA_IRQHandler+0x160>)
 8002a52:	430a      	orrs	r2, r1
 8002a54:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2225      	movs	r2, #37	@ 0x25
 8002a60:	2101      	movs	r1, #1
 8002a62:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2224      	movs	r2, #36	@ 0x24
 8002a68:	2100      	movs	r1, #0
 8002a6a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d005      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	0010      	movs	r0, r2
 8002a7c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002a7e:	46c0      	nop			@ (mov r8, r8)
 8002a80:	46c0      	nop			@ (mov r8, r8)
}
 8002a82:	46bd      	mov	sp, r7
 8002a84:	b004      	add	sp, #16
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	40020000 	.word	0x40020000

08002a8c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
 8002a98:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002aa2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d004      	beq.n	8002ab6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002ab4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8002ab6:	4b14      	ldr	r3, [pc, #80]	@ (8002b08 <DMA_SetConfig+0x7c>)
 8002ab8:	6859      	ldr	r1, [r3, #4]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abe:	221c      	movs	r2, #28
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	409a      	lsls	r2, r3
 8002ac6:	4b10      	ldr	r3, [pc, #64]	@ (8002b08 <DMA_SetConfig+0x7c>)
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	683a      	ldr	r2, [r7, #0]
 8002ad2:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	2b10      	cmp	r3, #16
 8002ada:	d108      	bne.n	8002aee <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	68ba      	ldr	r2, [r7, #8]
 8002aea:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002aec:	e007      	b.n	8002afe <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	68ba      	ldr	r2, [r7, #8]
 8002af4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	60da      	str	r2, [r3, #12]
}
 8002afe:	46c0      	nop			@ (mov r8, r8)
 8002b00:	46bd      	mov	sp, r7
 8002b02:	b004      	add	sp, #16
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	46c0      	nop			@ (mov r8, r8)
 8002b08:	40020000 	.word	0x40020000

08002b0c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	001a      	movs	r2, r3
 8002b1a:	23ff      	movs	r3, #255	@ 0xff
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	3b08      	subs	r3, #8
 8002b20:	2114      	movs	r1, #20
 8002b22:	0018      	movs	r0, r3
 8002b24:	f7fd faf0 	bl	8000108 <__udivsi3>
 8002b28:	0003      	movs	r3, r0
 8002b2a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b30:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8002b32:	4a0a      	ldr	r2, [pc, #40]	@ (8002b5c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8002b34:	4694      	mov	ip, r2
 8002b36:	4463      	add	r3, ip
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	001a      	movs	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	645a      	str	r2, [r3, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a07      	ldr	r2, [pc, #28]	@ (8002b60 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8002b44:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	221c      	movs	r2, #28
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	409a      	lsls	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8002b54:	46c0      	nop			@ (mov r8, r8)
 8002b56:	46bd      	mov	sp, r7
 8002b58:	b004      	add	sp, #16
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	10008200 	.word	0x10008200
 8002b60:	40020880 	.word	0x40020880

08002b64 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	22ff      	movs	r2, #255	@ 0xff
 8002b72:	4013      	ands	r3, r2
 8002b74:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002b7a:	4694      	mov	ip, r2
 8002b7c:	4463      	add	r3, ip
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	001a      	movs	r2, r3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	651a      	str	r2, [r3, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a07      	ldr	r2, [pc, #28]	@ (8002ba8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002b8a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	3b01      	subs	r3, #1
 8002b90:	2203      	movs	r2, #3
 8002b92:	4013      	ands	r3, r2
 8002b94:	2201      	movs	r2, #1
 8002b96:	409a      	lsls	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8002b9c:	46c0      	nop			@ (mov r8, r8)
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	b004      	add	sp, #16
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	1000823f 	.word	0x1000823f
 8002ba8:	40020940 	.word	0x40020940

08002bac <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b086      	sub	sp, #24
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002bba:	e14d      	b.n	8002e58 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2101      	movs	r1, #1
 8002bc2:	693a      	ldr	r2, [r7, #16]
 8002bc4:	4091      	lsls	r1, r2
 8002bc6:	000a      	movs	r2, r1
 8002bc8:	4013      	ands	r3, r2
 8002bca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d100      	bne.n	8002bd4 <HAL_GPIO_Init+0x28>
 8002bd2:	e13e      	b.n	8002e52 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d003      	beq.n	8002be4 <HAL_GPIO_Init+0x38>
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	2b12      	cmp	r3, #18
 8002be2:	d125      	bne.n	8002c30 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	08da      	lsrs	r2, r3, #3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3208      	adds	r2, #8
 8002bec:	0092      	lsls	r2, r2, #2
 8002bee:	58d3      	ldr	r3, [r2, r3]
 8002bf0:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	2207      	movs	r2, #7
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	220f      	movs	r2, #15
 8002bfc:	409a      	lsls	r2, r3
 8002bfe:	0013      	movs	r3, r2
 8002c00:	43da      	mvns	r2, r3
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	4013      	ands	r3, r2
 8002c06:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	691b      	ldr	r3, [r3, #16]
 8002c0c:	220f      	movs	r2, #15
 8002c0e:	401a      	ands	r2, r3
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	2107      	movs	r1, #7
 8002c14:	400b      	ands	r3, r1
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	409a      	lsls	r2, r3
 8002c1a:	0013      	movs	r3, r2
 8002c1c:	697a      	ldr	r2, [r7, #20]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	08da      	lsrs	r2, r3, #3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	3208      	adds	r2, #8
 8002c2a:	0092      	lsls	r2, r2, #2
 8002c2c:	6979      	ldr	r1, [r7, #20]
 8002c2e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	2203      	movs	r2, #3
 8002c3c:	409a      	lsls	r2, r3
 8002c3e:	0013      	movs	r3, r2
 8002c40:	43da      	mvns	r2, r3
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	4013      	ands	r3, r2
 8002c46:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	2203      	movs	r2, #3
 8002c4e:	401a      	ands	r2, r3
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	409a      	lsls	r2, r3
 8002c56:	0013      	movs	r3, r2
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d00b      	beq.n	8002c84 <HAL_GPIO_Init+0xd8>
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d007      	beq.n	8002c84 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c78:	2b11      	cmp	r3, #17
 8002c7a:	d003      	beq.n	8002c84 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	2b12      	cmp	r3, #18
 8002c82:	d130      	bne.n	8002ce6 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	2203      	movs	r2, #3
 8002c90:	409a      	lsls	r2, r3
 8002c92:	0013      	movs	r3, r2
 8002c94:	43da      	mvns	r2, r3
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	68da      	ldr	r2, [r3, #12]
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	409a      	lsls	r2, r3
 8002ca6:	0013      	movs	r3, r2
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	697a      	ldr	r2, [r7, #20]
 8002cb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002cba:	2201      	movs	r2, #1
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	409a      	lsls	r2, r3
 8002cc0:	0013      	movs	r3, r2
 8002cc2:	43da      	mvns	r2, r3
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	091b      	lsrs	r3, r3, #4
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	401a      	ands	r2, r3
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	409a      	lsls	r2, r3
 8002cd8:	0013      	movs	r3, r2
 8002cda:	697a      	ldr	r2, [r7, #20]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	697a      	ldr	r2, [r7, #20]
 8002ce4:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	2b03      	cmp	r3, #3
 8002cec:	d017      	beq.n	8002d1e <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	2203      	movs	r2, #3
 8002cfa:	409a      	lsls	r2, r3
 8002cfc:	0013      	movs	r3, r2
 8002cfe:	43da      	mvns	r2, r3
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	4013      	ands	r3, r2
 8002d04:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	689a      	ldr	r2, [r3, #8]
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	005b      	lsls	r3, r3, #1
 8002d0e:	409a      	lsls	r2, r3
 8002d10:	0013      	movs	r3, r2
 8002d12:	697a      	ldr	r2, [r7, #20]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	2380      	movs	r3, #128	@ 0x80
 8002d24:	055b      	lsls	r3, r3, #21
 8002d26:	4013      	ands	r3, r2
 8002d28:	d100      	bne.n	8002d2c <HAL_GPIO_Init+0x180>
 8002d2a:	e092      	b.n	8002e52 <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002d2c:	4a50      	ldr	r2, [pc, #320]	@ (8002e70 <HAL_GPIO_Init+0x2c4>)
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	089b      	lsrs	r3, r3, #2
 8002d32:	3318      	adds	r3, #24
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	589b      	ldr	r3, [r3, r2]
 8002d38:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	2203      	movs	r2, #3
 8002d3e:	4013      	ands	r3, r2
 8002d40:	00db      	lsls	r3, r3, #3
 8002d42:	220f      	movs	r2, #15
 8002d44:	409a      	lsls	r2, r3
 8002d46:	0013      	movs	r3, r2
 8002d48:	43da      	mvns	r2, r3
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	23a0      	movs	r3, #160	@ 0xa0
 8002d54:	05db      	lsls	r3, r3, #23
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d013      	beq.n	8002d82 <HAL_GPIO_Init+0x1d6>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4a45      	ldr	r2, [pc, #276]	@ (8002e74 <HAL_GPIO_Init+0x2c8>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d00d      	beq.n	8002d7e <HAL_GPIO_Init+0x1d2>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4a44      	ldr	r2, [pc, #272]	@ (8002e78 <HAL_GPIO_Init+0x2cc>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d007      	beq.n	8002d7a <HAL_GPIO_Init+0x1ce>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a43      	ldr	r2, [pc, #268]	@ (8002e7c <HAL_GPIO_Init+0x2d0>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d101      	bne.n	8002d76 <HAL_GPIO_Init+0x1ca>
 8002d72:	2305      	movs	r3, #5
 8002d74:	e006      	b.n	8002d84 <HAL_GPIO_Init+0x1d8>
 8002d76:	2306      	movs	r3, #6
 8002d78:	e004      	b.n	8002d84 <HAL_GPIO_Init+0x1d8>
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	e002      	b.n	8002d84 <HAL_GPIO_Init+0x1d8>
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e000      	b.n	8002d84 <HAL_GPIO_Init+0x1d8>
 8002d82:	2300      	movs	r3, #0
 8002d84:	693a      	ldr	r2, [r7, #16]
 8002d86:	2103      	movs	r1, #3
 8002d88:	400a      	ands	r2, r1
 8002d8a:	00d2      	lsls	r2, r2, #3
 8002d8c:	4093      	lsls	r3, r2
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002d94:	4936      	ldr	r1, [pc, #216]	@ (8002e70 <HAL_GPIO_Init+0x2c4>)
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	089b      	lsrs	r3, r3, #2
 8002d9a:	3318      	adds	r3, #24
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	697a      	ldr	r2, [r7, #20]
 8002da0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8002da2:	4a33      	ldr	r2, [pc, #204]	@ (8002e70 <HAL_GPIO_Init+0x2c4>)
 8002da4:	2380      	movs	r3, #128	@ 0x80
 8002da6:	58d3      	ldr	r3, [r2, r3]
 8002da8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	43da      	mvns	r2, r3
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	4013      	ands	r3, r2
 8002db2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685a      	ldr	r2, [r3, #4]
 8002db8:	2380      	movs	r3, #128	@ 0x80
 8002dba:	025b      	lsls	r3, r3, #9
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	d003      	beq.n	8002dc8 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002dc8:	4929      	ldr	r1, [pc, #164]	@ (8002e70 <HAL_GPIO_Init+0x2c4>)
 8002dca:	2280      	movs	r2, #128	@ 0x80
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8002dd0:	4a27      	ldr	r2, [pc, #156]	@ (8002e70 <HAL_GPIO_Init+0x2c4>)
 8002dd2:	2384      	movs	r3, #132	@ 0x84
 8002dd4:	58d3      	ldr	r3, [r2, r3]
 8002dd6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	43da      	mvns	r2, r3
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	4013      	ands	r3, r2
 8002de0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	2380      	movs	r3, #128	@ 0x80
 8002de8:	029b      	lsls	r3, r3, #10
 8002dea:	4013      	ands	r3, r2
 8002dec:	d003      	beq.n	8002df6 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8002dee:	697a      	ldr	r2, [r7, #20]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002df6:	491e      	ldr	r1, [pc, #120]	@ (8002e70 <HAL_GPIO_Init+0x2c4>)
 8002df8:	2284      	movs	r2, #132	@ 0x84
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002dfe:	4b1c      	ldr	r3, [pc, #112]	@ (8002e70 <HAL_GPIO_Init+0x2c4>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	43da      	mvns	r2, r3
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	685a      	ldr	r2, [r3, #4]
 8002e12:	2380      	movs	r3, #128	@ 0x80
 8002e14:	035b      	lsls	r3, r3, #13
 8002e16:	4013      	ands	r3, r2
 8002e18:	d003      	beq.n	8002e22 <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8002e1a:	697a      	ldr	r2, [r7, #20]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002e22:	4b13      	ldr	r3, [pc, #76]	@ (8002e70 <HAL_GPIO_Init+0x2c4>)
 8002e24:	697a      	ldr	r2, [r7, #20]
 8002e26:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8002e28:	4b11      	ldr	r3, [pc, #68]	@ (8002e70 <HAL_GPIO_Init+0x2c4>)
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	43da      	mvns	r2, r3
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	4013      	ands	r3, r2
 8002e36:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685a      	ldr	r2, [r3, #4]
 8002e3c:	2380      	movs	r3, #128	@ 0x80
 8002e3e:	039b      	lsls	r3, r3, #14
 8002e40:	4013      	ands	r3, r2
 8002e42:	d003      	beq.n	8002e4c <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8002e44:	697a      	ldr	r2, [r7, #20]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002e4c:	4b08      	ldr	r3, [pc, #32]	@ (8002e70 <HAL_GPIO_Init+0x2c4>)
 8002e4e:	697a      	ldr	r2, [r7, #20]
 8002e50:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	3301      	adds	r3, #1
 8002e56:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	40da      	lsrs	r2, r3
 8002e60:	1e13      	subs	r3, r2, #0
 8002e62:	d000      	beq.n	8002e66 <HAL_GPIO_Init+0x2ba>
 8002e64:	e6aa      	b.n	8002bbc <HAL_GPIO_Init+0x10>
  }
}
 8002e66:	46c0      	nop			@ (mov r8, r8)
 8002e68:	46c0      	nop			@ (mov r8, r8)
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	b006      	add	sp, #24
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	40021800 	.word	0x40021800
 8002e74:	50000400 	.word	0x50000400
 8002e78:	50000800 	.word	0x50000800
 8002e7c:	50001400 	.word	0x50001400

08002e80 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8002e8e:	e0b4      	b.n	8002ffa <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8002e90:	2201      	movs	r2, #1
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	409a      	lsls	r2, r3
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	4013      	ands	r3, r2
 8002e9a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d100      	bne.n	8002ea4 <HAL_GPIO_DeInit+0x24>
 8002ea2:	e0a7      	b.n	8002ff4 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 8002ea4:	4a5a      	ldr	r2, [pc, #360]	@ (8003010 <HAL_GPIO_DeInit+0x190>)
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	089b      	lsrs	r3, r3, #2
 8002eaa:	3318      	adds	r3, #24
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	589b      	ldr	r3, [r3, r2]
 8002eb0:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	2203      	movs	r2, #3
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	00db      	lsls	r3, r3, #3
 8002eba:	220f      	movs	r2, #15
 8002ebc:	409a      	lsls	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	23a0      	movs	r3, #160	@ 0xa0
 8002ec8:	05db      	lsls	r3, r3, #23
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d013      	beq.n	8002ef6 <HAL_GPIO_DeInit+0x76>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	4a50      	ldr	r2, [pc, #320]	@ (8003014 <HAL_GPIO_DeInit+0x194>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d00d      	beq.n	8002ef2 <HAL_GPIO_DeInit+0x72>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a4f      	ldr	r2, [pc, #316]	@ (8003018 <HAL_GPIO_DeInit+0x198>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d007      	beq.n	8002eee <HAL_GPIO_DeInit+0x6e>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a4e      	ldr	r2, [pc, #312]	@ (800301c <HAL_GPIO_DeInit+0x19c>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d101      	bne.n	8002eea <HAL_GPIO_DeInit+0x6a>
 8002ee6:	2305      	movs	r3, #5
 8002ee8:	e006      	b.n	8002ef8 <HAL_GPIO_DeInit+0x78>
 8002eea:	2306      	movs	r3, #6
 8002eec:	e004      	b.n	8002ef8 <HAL_GPIO_DeInit+0x78>
 8002eee:	2302      	movs	r3, #2
 8002ef0:	e002      	b.n	8002ef8 <HAL_GPIO_DeInit+0x78>
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e000      	b.n	8002ef8 <HAL_GPIO_DeInit+0x78>
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	697a      	ldr	r2, [r7, #20]
 8002efa:	2103      	movs	r1, #3
 8002efc:	400a      	ands	r2, r1
 8002efe:	00d2      	lsls	r2, r2, #3
 8002f00:	4093      	lsls	r3, r2
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d136      	bne.n	8002f76 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002f08:	4a41      	ldr	r2, [pc, #260]	@ (8003010 <HAL_GPIO_DeInit+0x190>)
 8002f0a:	2380      	movs	r3, #128	@ 0x80
 8002f0c:	58d3      	ldr	r3, [r2, r3]
 8002f0e:	693a      	ldr	r2, [r7, #16]
 8002f10:	43d2      	mvns	r2, r2
 8002f12:	493f      	ldr	r1, [pc, #252]	@ (8003010 <HAL_GPIO_DeInit+0x190>)
 8002f14:	4013      	ands	r3, r2
 8002f16:	2280      	movs	r2, #128	@ 0x80
 8002f18:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8002f1a:	4a3d      	ldr	r2, [pc, #244]	@ (8003010 <HAL_GPIO_DeInit+0x190>)
 8002f1c:	2384      	movs	r3, #132	@ 0x84
 8002f1e:	58d3      	ldr	r3, [r2, r3]
 8002f20:	693a      	ldr	r2, [r7, #16]
 8002f22:	43d2      	mvns	r2, r2
 8002f24:	493a      	ldr	r1, [pc, #232]	@ (8003010 <HAL_GPIO_DeInit+0x190>)
 8002f26:	4013      	ands	r3, r2
 8002f28:	2284      	movs	r2, #132	@ 0x84
 8002f2a:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8002f2c:	4b38      	ldr	r3, [pc, #224]	@ (8003010 <HAL_GPIO_DeInit+0x190>)
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	43d9      	mvns	r1, r3
 8002f34:	4b36      	ldr	r3, [pc, #216]	@ (8003010 <HAL_GPIO_DeInit+0x190>)
 8002f36:	400a      	ands	r2, r1
 8002f38:	601a      	str	r2, [r3, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8002f3a:	4b35      	ldr	r3, [pc, #212]	@ (8003010 <HAL_GPIO_DeInit+0x190>)
 8002f3c:	685a      	ldr	r2, [r3, #4]
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	43d9      	mvns	r1, r3
 8002f42:	4b33      	ldr	r3, [pc, #204]	@ (8003010 <HAL_GPIO_DeInit+0x190>)
 8002f44:	400a      	ands	r2, r1
 8002f46:	605a      	str	r2, [r3, #4]

        tmp = (0x0FUL) << (8U * (position & 0x03U));
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	2203      	movs	r2, #3
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	00db      	lsls	r3, r3, #3
 8002f50:	220f      	movs	r2, #15
 8002f52:	409a      	lsls	r2, r3
 8002f54:	0013      	movs	r3, r2
 8002f56:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8002f58:	4a2d      	ldr	r2, [pc, #180]	@ (8003010 <HAL_GPIO_DeInit+0x190>)
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	089b      	lsrs	r3, r3, #2
 8002f5e:	3318      	adds	r3, #24
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	589a      	ldr	r2, [r3, r2]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	43d9      	mvns	r1, r3
 8002f68:	4829      	ldr	r0, [pc, #164]	@ (8003010 <HAL_GPIO_DeInit+0x190>)
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	089b      	lsrs	r3, r3, #2
 8002f6e:	400a      	ands	r2, r1
 8002f70:	3318      	adds	r3, #24
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	2103      	movs	r1, #3
 8002f80:	4099      	lsls	r1, r3
 8002f82:	000b      	movs	r3, r1
 8002f84:	431a      	orrs	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	08da      	lsrs	r2, r3, #3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	3208      	adds	r2, #8
 8002f92:	0092      	lsls	r2, r2, #2
 8002f94:	58d3      	ldr	r3, [r2, r3]
 8002f96:	697a      	ldr	r2, [r7, #20]
 8002f98:	2107      	movs	r1, #7
 8002f9a:	400a      	ands	r2, r1
 8002f9c:	0092      	lsls	r2, r2, #2
 8002f9e:	210f      	movs	r1, #15
 8002fa0:	4091      	lsls	r1, r2
 8002fa2:	000a      	movs	r2, r1
 8002fa4:	43d1      	mvns	r1, r2
 8002fa6:	697a      	ldr	r2, [r7, #20]
 8002fa8:	08d2      	lsrs	r2, r2, #3
 8002faa:	4019      	ands	r1, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3208      	adds	r2, #8
 8002fb0:	0092      	lsls	r2, r2, #2
 8002fb2:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	697a      	ldr	r2, [r7, #20]
 8002fba:	0052      	lsls	r2, r2, #1
 8002fbc:	2103      	movs	r1, #3
 8002fbe:	4091      	lsls	r1, r2
 8002fc0:	000a      	movs	r2, r1
 8002fc2:	43d2      	mvns	r2, r2
 8002fc4:	401a      	ands	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	2101      	movs	r1, #1
 8002fd0:	697a      	ldr	r2, [r7, #20]
 8002fd2:	4091      	lsls	r1, r2
 8002fd4:	000a      	movs	r2, r1
 8002fd6:	43d2      	mvns	r2, r2
 8002fd8:	401a      	ands	r2, r3
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	697a      	ldr	r2, [r7, #20]
 8002fe4:	0052      	lsls	r2, r2, #1
 8002fe6:	2103      	movs	r1, #3
 8002fe8:	4091      	lsls	r1, r2
 8002fea:	000a      	movs	r2, r1
 8002fec:	43d2      	mvns	r2, r2
 8002fee:	401a      	ands	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8002ffa:	683a      	ldr	r2, [r7, #0]
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	40da      	lsrs	r2, r3
 8003000:	1e13      	subs	r3, r2, #0
 8003002:	d000      	beq.n	8003006 <HAL_GPIO_DeInit+0x186>
 8003004:	e744      	b.n	8002e90 <HAL_GPIO_DeInit+0x10>
  }
}
 8003006:	46c0      	nop			@ (mov r8, r8)
 8003008:	46c0      	nop			@ (mov r8, r8)
 800300a:	46bd      	mov	sp, r7
 800300c:	b006      	add	sp, #24
 800300e:	bd80      	pop	{r7, pc}
 8003010:	40021800 	.word	0x40021800
 8003014:	50000400 	.word	0x50000400
 8003018:	50000800 	.word	0x50000800
 800301c:	50001400 	.word	0x50001400

08003020 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	000a      	movs	r2, r1
 800302a:	1cbb      	adds	r3, r7, #2
 800302c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	691b      	ldr	r3, [r3, #16]
 8003032:	1cba      	adds	r2, r7, #2
 8003034:	8812      	ldrh	r2, [r2, #0]
 8003036:	4013      	ands	r3, r2
 8003038:	d004      	beq.n	8003044 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800303a:	230f      	movs	r3, #15
 800303c:	18fb      	adds	r3, r7, r3
 800303e:	2201      	movs	r2, #1
 8003040:	701a      	strb	r2, [r3, #0]
 8003042:	e003      	b.n	800304c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003044:	230f      	movs	r3, #15
 8003046:	18fb      	adds	r3, r7, r3
 8003048:	2200      	movs	r2, #0
 800304a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800304c:	230f      	movs	r3, #15
 800304e:	18fb      	adds	r3, r7, r3
 8003050:	781b      	ldrb	r3, [r3, #0]
}
 8003052:	0018      	movs	r0, r3
 8003054:	46bd      	mov	sp, r7
 8003056:	b004      	add	sp, #16
 8003058:	bd80      	pop	{r7, pc}
	...

0800305c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	0002      	movs	r2, r0
 8003064:	1dbb      	adds	r3, r7, #6
 8003066:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8003068:	4b10      	ldr	r3, [pc, #64]	@ (80030ac <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	1dba      	adds	r2, r7, #6
 800306e:	8812      	ldrh	r2, [r2, #0]
 8003070:	4013      	ands	r3, r2
 8003072:	d008      	beq.n	8003086 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8003074:	4b0d      	ldr	r3, [pc, #52]	@ (80030ac <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003076:	1dba      	adds	r2, r7, #6
 8003078:	8812      	ldrh	r2, [r2, #0]
 800307a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800307c:	1dbb      	adds	r3, r7, #6
 800307e:	881b      	ldrh	r3, [r3, #0]
 8003080:	0018      	movs	r0, r3
 8003082:	f000 f815 	bl	80030b0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8003086:	4b09      	ldr	r3, [pc, #36]	@ (80030ac <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	1dba      	adds	r2, r7, #6
 800308c:	8812      	ldrh	r2, [r2, #0]
 800308e:	4013      	ands	r3, r2
 8003090:	d008      	beq.n	80030a4 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003092:	4b06      	ldr	r3, [pc, #24]	@ (80030ac <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003094:	1dba      	adds	r2, r7, #6
 8003096:	8812      	ldrh	r2, [r2, #0]
 8003098:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800309a:	1dbb      	adds	r3, r7, #6
 800309c:	881b      	ldrh	r3, [r3, #0]
 800309e:	0018      	movs	r0, r3
 80030a0:	f000 f810 	bl	80030c4 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80030a4:	46c0      	nop			@ (mov r8, r8)
 80030a6:	46bd      	mov	sp, r7
 80030a8:	b002      	add	sp, #8
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	40021800 	.word	0x40021800

080030b0 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	0002      	movs	r2, r0
 80030b8:	1dbb      	adds	r3, r7, #6
 80030ba:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80030bc:	46c0      	nop			@ (mov r8, r8)
 80030be:	46bd      	mov	sp, r7
 80030c0:	b002      	add	sp, #8
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	0002      	movs	r2, r0
 80030cc:	1dbb      	adds	r3, r7, #6
 80030ce:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80030d0:	46c0      	nop			@ (mov r8, r8)
 80030d2:	46bd      	mov	sp, r7
 80030d4:	b002      	add	sp, #8
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d101      	bne.n	80030ea <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e03d      	b.n	8003166 <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a20      	ldr	r2, [pc, #128]	@ (8003170 <HAL_IWDG_Init+0x98>)
 80030f0:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a1f      	ldr	r2, [pc, #124]	@ (8003174 <HAL_IWDG_Init+0x9c>)
 80030f8:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	6852      	ldr	r2, [r2, #4]
 8003102:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	6892      	ldr	r2, [r2, #8]
 800310c:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800310e:	f7fd ff6b 	bl	8000fe8 <HAL_GetTick>
 8003112:	0003      	movs	r3, r0
 8003114:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003116:	e00e      	b.n	8003136 <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003118:	f7fd ff66 	bl	8000fe8 <HAL_GetTick>
 800311c:	0002      	movs	r2, r0
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b31      	cmp	r3, #49	@ 0x31
 8003124:	d907      	bls.n	8003136 <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	2207      	movs	r2, #7
 800312e:	4013      	ands	r3, r2
 8003130:	d001      	beq.n	8003136 <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e017      	b.n	8003166 <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	2207      	movs	r2, #7
 800313e:	4013      	ands	r3, r2
 8003140:	d1ea      	bne.n	8003118 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	691a      	ldr	r2, [r3, #16]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	429a      	cmp	r2, r3
 800314e:	d005      	beq.n	800315c <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	68d2      	ldr	r2, [r2, #12]
 8003158:	611a      	str	r2, [r3, #16]
 800315a:	e003      	b.n	8003164 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a05      	ldr	r2, [pc, #20]	@ (8003178 <HAL_IWDG_Init+0xa0>)
 8003162:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	0018      	movs	r0, r3
 8003168:	46bd      	mov	sp, r7
 800316a:	b004      	add	sp, #16
 800316c:	bd80      	pop	{r7, pc}
 800316e:	46c0      	nop			@ (mov r8, r8)
 8003170:	0000cccc 	.word	0x0000cccc
 8003174:	00005555 	.word	0x00005555
 8003178:	0000aaaa 	.word	0x0000aaaa

0800317c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a03      	ldr	r2, [pc, #12]	@ (8003198 <HAL_IWDG_Refresh+0x1c>)
 800318a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	0018      	movs	r0, r3
 8003190:	46bd      	mov	sp, r7
 8003192:	b002      	add	sp, #8
 8003194:	bd80      	pop	{r7, pc}
 8003196:	46c0      	nop			@ (mov r8, r8)
 8003198:	0000aaaa 	.word	0x0000aaaa

0800319c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b086      	sub	sp, #24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e1d0      	b.n	8003550 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2201      	movs	r2, #1
 80031b4:	4013      	ands	r3, r2
 80031b6:	d100      	bne.n	80031ba <HAL_RCC_OscConfig+0x1e>
 80031b8:	e069      	b.n	800328e <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031ba:	4bc8      	ldr	r3, [pc, #800]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	2238      	movs	r2, #56	@ 0x38
 80031c0:	4013      	ands	r3, r2
 80031c2:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	2b08      	cmp	r3, #8
 80031c8:	d105      	bne.n	80031d6 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d15d      	bne.n	800328e <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e1bc      	b.n	8003550 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685a      	ldr	r2, [r3, #4]
 80031da:	2380      	movs	r3, #128	@ 0x80
 80031dc:	025b      	lsls	r3, r3, #9
 80031de:	429a      	cmp	r2, r3
 80031e0:	d107      	bne.n	80031f2 <HAL_RCC_OscConfig+0x56>
 80031e2:	4bbe      	ldr	r3, [pc, #760]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	4bbd      	ldr	r3, [pc, #756]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80031e8:	2180      	movs	r1, #128	@ 0x80
 80031ea:	0249      	lsls	r1, r1, #9
 80031ec:	430a      	orrs	r2, r1
 80031ee:	601a      	str	r2, [r3, #0]
 80031f0:	e020      	b.n	8003234 <HAL_RCC_OscConfig+0x98>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685a      	ldr	r2, [r3, #4]
 80031f6:	23a0      	movs	r3, #160	@ 0xa0
 80031f8:	02db      	lsls	r3, r3, #11
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d10e      	bne.n	800321c <HAL_RCC_OscConfig+0x80>
 80031fe:	4bb7      	ldr	r3, [pc, #732]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	4bb6      	ldr	r3, [pc, #728]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003204:	2180      	movs	r1, #128	@ 0x80
 8003206:	02c9      	lsls	r1, r1, #11
 8003208:	430a      	orrs	r2, r1
 800320a:	601a      	str	r2, [r3, #0]
 800320c:	4bb3      	ldr	r3, [pc, #716]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	4bb2      	ldr	r3, [pc, #712]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003212:	2180      	movs	r1, #128	@ 0x80
 8003214:	0249      	lsls	r1, r1, #9
 8003216:	430a      	orrs	r2, r1
 8003218:	601a      	str	r2, [r3, #0]
 800321a:	e00b      	b.n	8003234 <HAL_RCC_OscConfig+0x98>
 800321c:	4baf      	ldr	r3, [pc, #700]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	4bae      	ldr	r3, [pc, #696]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003222:	49af      	ldr	r1, [pc, #700]	@ (80034e0 <HAL_RCC_OscConfig+0x344>)
 8003224:	400a      	ands	r2, r1
 8003226:	601a      	str	r2, [r3, #0]
 8003228:	4bac      	ldr	r3, [pc, #688]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	4bab      	ldr	r3, [pc, #684]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 800322e:	49ad      	ldr	r1, [pc, #692]	@ (80034e4 <HAL_RCC_OscConfig+0x348>)
 8003230:	400a      	ands	r2, r1
 8003232:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d014      	beq.n	8003266 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800323c:	f7fd fed4 	bl	8000fe8 <HAL_GetTick>
 8003240:	0003      	movs	r3, r0
 8003242:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003244:	e008      	b.n	8003258 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003246:	f7fd fecf 	bl	8000fe8 <HAL_GetTick>
 800324a:	0002      	movs	r2, r0
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	2b64      	cmp	r3, #100	@ 0x64
 8003252:	d901      	bls.n	8003258 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e17b      	b.n	8003550 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003258:	4ba0      	ldr	r3, [pc, #640]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	2380      	movs	r3, #128	@ 0x80
 800325e:	029b      	lsls	r3, r3, #10
 8003260:	4013      	ands	r3, r2
 8003262:	d0f0      	beq.n	8003246 <HAL_RCC_OscConfig+0xaa>
 8003264:	e013      	b.n	800328e <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003266:	f7fd febf 	bl	8000fe8 <HAL_GetTick>
 800326a:	0003      	movs	r3, r0
 800326c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003270:	f7fd feba 	bl	8000fe8 <HAL_GetTick>
 8003274:	0002      	movs	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b64      	cmp	r3, #100	@ 0x64
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e166      	b.n	8003550 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003282:	4b96      	ldr	r3, [pc, #600]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	2380      	movs	r3, #128	@ 0x80
 8003288:	029b      	lsls	r3, r3, #10
 800328a:	4013      	ands	r3, r2
 800328c:	d1f0      	bne.n	8003270 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2202      	movs	r2, #2
 8003294:	4013      	ands	r3, r2
 8003296:	d100      	bne.n	800329a <HAL_RCC_OscConfig+0xfe>
 8003298:	e086      	b.n	80033a8 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800329a:	4b90      	ldr	r3, [pc, #576]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	2238      	movs	r2, #56	@ 0x38
 80032a0:	4013      	ands	r3, r2
 80032a2:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d12f      	bne.n	800330a <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e14c      	b.n	8003550 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b6:	4b89      	ldr	r3, [pc, #548]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	4a8b      	ldr	r2, [pc, #556]	@ (80034e8 <HAL_RCC_OscConfig+0x34c>)
 80032bc:	4013      	ands	r3, r2
 80032be:	0019      	movs	r1, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	021a      	lsls	r2, r3, #8
 80032c6:	4b85      	ldr	r3, [pc, #532]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80032c8:	430a      	orrs	r2, r1
 80032ca:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d112      	bne.n	80032f8 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80032d2:	4b82      	ldr	r3, [pc, #520]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a85      	ldr	r2, [pc, #532]	@ (80034ec <HAL_RCC_OscConfig+0x350>)
 80032d8:	4013      	ands	r3, r2
 80032da:	0019      	movs	r1, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	691a      	ldr	r2, [r3, #16]
 80032e0:	4b7e      	ldr	r3, [pc, #504]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80032e2:	430a      	orrs	r2, r1
 80032e4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80032e6:	4b7d      	ldr	r3, [pc, #500]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	0adb      	lsrs	r3, r3, #11
 80032ec:	2207      	movs	r2, #7
 80032ee:	4013      	ands	r3, r2
 80032f0:	4a7f      	ldr	r2, [pc, #508]	@ (80034f0 <HAL_RCC_OscConfig+0x354>)
 80032f2:	40da      	lsrs	r2, r3
 80032f4:	4b7f      	ldr	r3, [pc, #508]	@ (80034f4 <HAL_RCC_OscConfig+0x358>)
 80032f6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80032f8:	4b7f      	ldr	r3, [pc, #508]	@ (80034f8 <HAL_RCC_OscConfig+0x35c>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	0018      	movs	r0, r3
 80032fe:	f7fd fe17 	bl	8000f30 <HAL_InitTick>
 8003302:	1e03      	subs	r3, r0, #0
 8003304:	d050      	beq.n	80033a8 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e122      	b.n	8003550 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d030      	beq.n	8003374 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003312:	4b72      	ldr	r3, [pc, #456]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a75      	ldr	r2, [pc, #468]	@ (80034ec <HAL_RCC_OscConfig+0x350>)
 8003318:	4013      	ands	r3, r2
 800331a:	0019      	movs	r1, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	691a      	ldr	r2, [r3, #16]
 8003320:	4b6e      	ldr	r3, [pc, #440]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003322:	430a      	orrs	r2, r1
 8003324:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8003326:	4b6d      	ldr	r3, [pc, #436]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	4b6c      	ldr	r3, [pc, #432]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 800332c:	2180      	movs	r1, #128	@ 0x80
 800332e:	0049      	lsls	r1, r1, #1
 8003330:	430a      	orrs	r2, r1
 8003332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003334:	f7fd fe58 	bl	8000fe8 <HAL_GetTick>
 8003338:	0003      	movs	r3, r0
 800333a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800333c:	e008      	b.n	8003350 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800333e:	f7fd fe53 	bl	8000fe8 <HAL_GetTick>
 8003342:	0002      	movs	r2, r0
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	2b02      	cmp	r3, #2
 800334a:	d901      	bls.n	8003350 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e0ff      	b.n	8003550 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003350:	4b62      	ldr	r3, [pc, #392]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	2380      	movs	r3, #128	@ 0x80
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	4013      	ands	r3, r2
 800335a:	d0f0      	beq.n	800333e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800335c:	4b5f      	ldr	r3, [pc, #380]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	4a61      	ldr	r2, [pc, #388]	@ (80034e8 <HAL_RCC_OscConfig+0x34c>)
 8003362:	4013      	ands	r3, r2
 8003364:	0019      	movs	r1, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	695b      	ldr	r3, [r3, #20]
 800336a:	021a      	lsls	r2, r3, #8
 800336c:	4b5b      	ldr	r3, [pc, #364]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 800336e:	430a      	orrs	r2, r1
 8003370:	605a      	str	r2, [r3, #4]
 8003372:	e019      	b.n	80033a8 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8003374:	4b59      	ldr	r3, [pc, #356]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	4b58      	ldr	r3, [pc, #352]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 800337a:	4960      	ldr	r1, [pc, #384]	@ (80034fc <HAL_RCC_OscConfig+0x360>)
 800337c:	400a      	ands	r2, r1
 800337e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003380:	f7fd fe32 	bl	8000fe8 <HAL_GetTick>
 8003384:	0003      	movs	r3, r0
 8003386:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003388:	e008      	b.n	800339c <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800338a:	f7fd fe2d 	bl	8000fe8 <HAL_GetTick>
 800338e:	0002      	movs	r2, r0
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b02      	cmp	r3, #2
 8003396:	d901      	bls.n	800339c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e0d9      	b.n	8003550 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800339c:	4b4f      	ldr	r3, [pc, #316]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	2380      	movs	r3, #128	@ 0x80
 80033a2:	00db      	lsls	r3, r3, #3
 80033a4:	4013      	ands	r3, r2
 80033a6:	d1f0      	bne.n	800338a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2208      	movs	r2, #8
 80033ae:	4013      	ands	r3, r2
 80033b0:	d042      	beq.n	8003438 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80033b2:	4b4a      	ldr	r3, [pc, #296]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	2238      	movs	r2, #56	@ 0x38
 80033b8:	4013      	ands	r3, r2
 80033ba:	2b18      	cmp	r3, #24
 80033bc:	d105      	bne.n	80033ca <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	699b      	ldr	r3, [r3, #24]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d138      	bne.n	8003438 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e0c2      	b.n	8003550 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d019      	beq.n	8003406 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80033d2:	4b42      	ldr	r3, [pc, #264]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80033d4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80033d6:	4b41      	ldr	r3, [pc, #260]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80033d8:	2101      	movs	r1, #1
 80033da:	430a      	orrs	r2, r1
 80033dc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033de:	f7fd fe03 	bl	8000fe8 <HAL_GetTick>
 80033e2:	0003      	movs	r3, r0
 80033e4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80033e8:	f7fd fdfe 	bl	8000fe8 <HAL_GetTick>
 80033ec:	0002      	movs	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e0aa      	b.n	8003550 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80033fa:	4b38      	ldr	r3, [pc, #224]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80033fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033fe:	2202      	movs	r2, #2
 8003400:	4013      	ands	r3, r2
 8003402:	d0f1      	beq.n	80033e8 <HAL_RCC_OscConfig+0x24c>
 8003404:	e018      	b.n	8003438 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003406:	4b35      	ldr	r3, [pc, #212]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003408:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800340a:	4b34      	ldr	r3, [pc, #208]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 800340c:	2101      	movs	r1, #1
 800340e:	438a      	bics	r2, r1
 8003410:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003412:	f7fd fde9 	bl	8000fe8 <HAL_GetTick>
 8003416:	0003      	movs	r3, r0
 8003418:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800341a:	e008      	b.n	800342e <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800341c:	f7fd fde4 	bl	8000fe8 <HAL_GetTick>
 8003420:	0002      	movs	r2, r0
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	2b02      	cmp	r3, #2
 8003428:	d901      	bls.n	800342e <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e090      	b.n	8003550 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800342e:	4b2b      	ldr	r3, [pc, #172]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003432:	2202      	movs	r2, #2
 8003434:	4013      	ands	r3, r2
 8003436:	d1f1      	bne.n	800341c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	2204      	movs	r2, #4
 800343e:	4013      	ands	r3, r2
 8003440:	d100      	bne.n	8003444 <HAL_RCC_OscConfig+0x2a8>
 8003442:	e084      	b.n	800354e <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003444:	230f      	movs	r3, #15
 8003446:	18fb      	adds	r3, r7, r3
 8003448:	2200      	movs	r2, #0
 800344a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800344c:	4b23      	ldr	r3, [pc, #140]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	2238      	movs	r2, #56	@ 0x38
 8003452:	4013      	ands	r3, r2
 8003454:	2b20      	cmp	r3, #32
 8003456:	d106      	bne.n	8003466 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d000      	beq.n	8003462 <HAL_RCC_OscConfig+0x2c6>
 8003460:	e075      	b.n	800354e <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e074      	b.n	8003550 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	2b01      	cmp	r3, #1
 800346c:	d106      	bne.n	800347c <HAL_RCC_OscConfig+0x2e0>
 800346e:	4b1b      	ldr	r3, [pc, #108]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003470:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003472:	4b1a      	ldr	r3, [pc, #104]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003474:	2101      	movs	r1, #1
 8003476:	430a      	orrs	r2, r1
 8003478:	65da      	str	r2, [r3, #92]	@ 0x5c
 800347a:	e01c      	b.n	80034b6 <HAL_RCC_OscConfig+0x31a>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	2b05      	cmp	r3, #5
 8003482:	d10c      	bne.n	800349e <HAL_RCC_OscConfig+0x302>
 8003484:	4b15      	ldr	r3, [pc, #84]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003486:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003488:	4b14      	ldr	r3, [pc, #80]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 800348a:	2104      	movs	r1, #4
 800348c:	430a      	orrs	r2, r1
 800348e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003490:	4b12      	ldr	r3, [pc, #72]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003492:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003494:	4b11      	ldr	r3, [pc, #68]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 8003496:	2101      	movs	r1, #1
 8003498:	430a      	orrs	r2, r1
 800349a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800349c:	e00b      	b.n	80034b6 <HAL_RCC_OscConfig+0x31a>
 800349e:	4b0f      	ldr	r3, [pc, #60]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80034a0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80034a2:	4b0e      	ldr	r3, [pc, #56]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80034a4:	2101      	movs	r1, #1
 80034a6:	438a      	bics	r2, r1
 80034a8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80034aa:	4b0c      	ldr	r3, [pc, #48]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80034ac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80034ae:	4b0b      	ldr	r3, [pc, #44]	@ (80034dc <HAL_RCC_OscConfig+0x340>)
 80034b0:	2104      	movs	r1, #4
 80034b2:	438a      	bics	r2, r1
 80034b4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d028      	beq.n	8003510 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034be:	f7fd fd93 	bl	8000fe8 <HAL_GetTick>
 80034c2:	0003      	movs	r3, r0
 80034c4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80034c6:	e01d      	b.n	8003504 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034c8:	f7fd fd8e 	bl	8000fe8 <HAL_GetTick>
 80034cc:	0002      	movs	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	4a0b      	ldr	r2, [pc, #44]	@ (8003500 <HAL_RCC_OscConfig+0x364>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d915      	bls.n	8003504 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e039      	b.n	8003550 <HAL_RCC_OscConfig+0x3b4>
 80034dc:	40021000 	.word	0x40021000
 80034e0:	fffeffff 	.word	0xfffeffff
 80034e4:	fffbffff 	.word	0xfffbffff
 80034e8:	ffff80ff 	.word	0xffff80ff
 80034ec:	ffffc7ff 	.word	0xffffc7ff
 80034f0:	02dc6c00 	.word	0x02dc6c00
 80034f4:	20000000 	.word	0x20000000
 80034f8:	20000004 	.word	0x20000004
 80034fc:	fffffeff 	.word	0xfffffeff
 8003500:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003504:	4b14      	ldr	r3, [pc, #80]	@ (8003558 <HAL_RCC_OscConfig+0x3bc>)
 8003506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003508:	2202      	movs	r2, #2
 800350a:	4013      	ands	r3, r2
 800350c:	d0dc      	beq.n	80034c8 <HAL_RCC_OscConfig+0x32c>
 800350e:	e013      	b.n	8003538 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003510:	f7fd fd6a 	bl	8000fe8 <HAL_GetTick>
 8003514:	0003      	movs	r3, r0
 8003516:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8003518:	e009      	b.n	800352e <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800351a:	f7fd fd65 	bl	8000fe8 <HAL_GetTick>
 800351e:	0002      	movs	r2, r0
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	4a0d      	ldr	r2, [pc, #52]	@ (800355c <HAL_RCC_OscConfig+0x3c0>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d901      	bls.n	800352e <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e010      	b.n	8003550 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800352e:	4b0a      	ldr	r3, [pc, #40]	@ (8003558 <HAL_RCC_OscConfig+0x3bc>)
 8003530:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003532:	2202      	movs	r2, #2
 8003534:	4013      	ands	r3, r2
 8003536:	d1f0      	bne.n	800351a <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003538:	230f      	movs	r3, #15
 800353a:	18fb      	adds	r3, r7, r3
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d105      	bne.n	800354e <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003542:	4b05      	ldr	r3, [pc, #20]	@ (8003558 <HAL_RCC_OscConfig+0x3bc>)
 8003544:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003546:	4b04      	ldr	r3, [pc, #16]	@ (8003558 <HAL_RCC_OscConfig+0x3bc>)
 8003548:	4905      	ldr	r1, [pc, #20]	@ (8003560 <HAL_RCC_OscConfig+0x3c4>)
 800354a:	400a      	ands	r2, r1
 800354c:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
  return HAL_OK;
 800354e:	2300      	movs	r3, #0
}
 8003550:	0018      	movs	r0, r3
 8003552:	46bd      	mov	sp, r7
 8003554:	b006      	add	sp, #24
 8003556:	bd80      	pop	{r7, pc}
 8003558:	40021000 	.word	0x40021000
 800355c:	00001388 	.word	0x00001388
 8003560:	efffffff 	.word	0xefffffff

08003564 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d101      	bne.n	8003578 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e0e9      	b.n	800374c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003578:	4b76      	ldr	r3, [pc, #472]	@ (8003754 <HAL_RCC_ClockConfig+0x1f0>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2207      	movs	r2, #7
 800357e:	4013      	ands	r3, r2
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	429a      	cmp	r2, r3
 8003584:	d91e      	bls.n	80035c4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003586:	4b73      	ldr	r3, [pc, #460]	@ (8003754 <HAL_RCC_ClockConfig+0x1f0>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	2207      	movs	r2, #7
 800358c:	4393      	bics	r3, r2
 800358e:	0019      	movs	r1, r3
 8003590:	4b70      	ldr	r3, [pc, #448]	@ (8003754 <HAL_RCC_ClockConfig+0x1f0>)
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	430a      	orrs	r2, r1
 8003596:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003598:	f7fd fd26 	bl	8000fe8 <HAL_GetTick>
 800359c:	0003      	movs	r3, r0
 800359e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035a0:	e009      	b.n	80035b6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80035a2:	f7fd fd21 	bl	8000fe8 <HAL_GetTick>
 80035a6:	0002      	movs	r2, r0
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	4a6a      	ldr	r2, [pc, #424]	@ (8003758 <HAL_RCC_ClockConfig+0x1f4>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e0ca      	b.n	800374c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035b6:	4b67      	ldr	r3, [pc, #412]	@ (8003754 <HAL_RCC_ClockConfig+0x1f0>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2207      	movs	r2, #7
 80035bc:	4013      	ands	r3, r2
 80035be:	683a      	ldr	r2, [r7, #0]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d1ee      	bne.n	80035a2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2202      	movs	r2, #2
 80035ca:	4013      	ands	r3, r2
 80035cc:	d017      	beq.n	80035fe <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	2204      	movs	r2, #4
 80035d4:	4013      	ands	r3, r2
 80035d6:	d008      	beq.n	80035ea <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80035d8:	4b60      	ldr	r3, [pc, #384]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	4a60      	ldr	r2, [pc, #384]	@ (8003760 <HAL_RCC_ClockConfig+0x1fc>)
 80035de:	401a      	ands	r2, r3
 80035e0:	4b5e      	ldr	r3, [pc, #376]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 80035e2:	21b0      	movs	r1, #176	@ 0xb0
 80035e4:	0109      	lsls	r1, r1, #4
 80035e6:	430a      	orrs	r2, r1
 80035e8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035ea:	4b5c      	ldr	r3, [pc, #368]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	4a5d      	ldr	r2, [pc, #372]	@ (8003764 <HAL_RCC_ClockConfig+0x200>)
 80035f0:	4013      	ands	r3, r2
 80035f2:	0019      	movs	r1, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68da      	ldr	r2, [r3, #12]
 80035f8:	4b58      	ldr	r3, [pc, #352]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 80035fa:	430a      	orrs	r2, r1
 80035fc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2201      	movs	r2, #1
 8003604:	4013      	ands	r3, r2
 8003606:	d055      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8003608:	4b54      	ldr	r3, [pc, #336]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	221c      	movs	r2, #28
 800360e:	4393      	bics	r3, r2
 8003610:	0019      	movs	r1, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	689a      	ldr	r2, [r3, #8]
 8003616:	4b51      	ldr	r3, [pc, #324]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 8003618:	430a      	orrs	r2, r1
 800361a:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	2b01      	cmp	r3, #1
 8003622:	d107      	bne.n	8003634 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003624:	4b4d      	ldr	r3, [pc, #308]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	2380      	movs	r3, #128	@ 0x80
 800362a:	029b      	lsls	r3, r3, #10
 800362c:	4013      	ands	r3, r2
 800362e:	d11f      	bne.n	8003670 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e08b      	b.n	800374c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d107      	bne.n	800364c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800363c:	4b47      	ldr	r3, [pc, #284]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	2380      	movs	r3, #128	@ 0x80
 8003642:	00db      	lsls	r3, r3, #3
 8003644:	4013      	ands	r3, r2
 8003646:	d113      	bne.n	8003670 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e07f      	b.n	800374c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	2b03      	cmp	r3, #3
 8003652:	d106      	bne.n	8003662 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003654:	4b41      	ldr	r3, [pc, #260]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 8003656:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003658:	2202      	movs	r2, #2
 800365a:	4013      	ands	r3, r2
 800365c:	d108      	bne.n	8003670 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e074      	b.n	800374c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003662:	4b3e      	ldr	r3, [pc, #248]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 8003664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003666:	2202      	movs	r2, #2
 8003668:	4013      	ands	r3, r2
 800366a:	d101      	bne.n	8003670 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e06d      	b.n	800374c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003670:	4b3a      	ldr	r3, [pc, #232]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	2207      	movs	r2, #7
 8003676:	4393      	bics	r3, r2
 8003678:	0019      	movs	r1, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685a      	ldr	r2, [r3, #4]
 800367e:	4b37      	ldr	r3, [pc, #220]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 8003680:	430a      	orrs	r2, r1
 8003682:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003684:	f7fd fcb0 	bl	8000fe8 <HAL_GetTick>
 8003688:	0003      	movs	r3, r0
 800368a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800368c:	e009      	b.n	80036a2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800368e:	f7fd fcab 	bl	8000fe8 <HAL_GetTick>
 8003692:	0002      	movs	r2, r0
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	4a2f      	ldr	r2, [pc, #188]	@ (8003758 <HAL_RCC_ClockConfig+0x1f4>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d901      	bls.n	80036a2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e054      	b.n	800374c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036a2:	4b2e      	ldr	r3, [pc, #184]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	2238      	movs	r2, #56	@ 0x38
 80036a8:	401a      	ands	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	00db      	lsls	r3, r3, #3
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d1ec      	bne.n	800368e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036b4:	4b27      	ldr	r3, [pc, #156]	@ (8003754 <HAL_RCC_ClockConfig+0x1f0>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2207      	movs	r2, #7
 80036ba:	4013      	ands	r3, r2
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d21e      	bcs.n	8003700 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036c2:	4b24      	ldr	r3, [pc, #144]	@ (8003754 <HAL_RCC_ClockConfig+0x1f0>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	2207      	movs	r2, #7
 80036c8:	4393      	bics	r3, r2
 80036ca:	0019      	movs	r1, r3
 80036cc:	4b21      	ldr	r3, [pc, #132]	@ (8003754 <HAL_RCC_ClockConfig+0x1f0>)
 80036ce:	683a      	ldr	r2, [r7, #0]
 80036d0:	430a      	orrs	r2, r1
 80036d2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80036d4:	f7fd fc88 	bl	8000fe8 <HAL_GetTick>
 80036d8:	0003      	movs	r3, r0
 80036da:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80036dc:	e009      	b.n	80036f2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80036de:	f7fd fc83 	bl	8000fe8 <HAL_GetTick>
 80036e2:	0002      	movs	r2, r0
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	1ad3      	subs	r3, r2, r3
 80036e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003758 <HAL_RCC_ClockConfig+0x1f4>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e02c      	b.n	800374c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80036f2:	4b18      	ldr	r3, [pc, #96]	@ (8003754 <HAL_RCC_ClockConfig+0x1f0>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2207      	movs	r2, #7
 80036f8:	4013      	ands	r3, r2
 80036fa:	683a      	ldr	r2, [r7, #0]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d1ee      	bne.n	80036de <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2204      	movs	r2, #4
 8003706:	4013      	ands	r3, r2
 8003708:	d009      	beq.n	800371e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800370a:	4b14      	ldr	r3, [pc, #80]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	4a16      	ldr	r2, [pc, #88]	@ (8003768 <HAL_RCC_ClockConfig+0x204>)
 8003710:	4013      	ands	r3, r2
 8003712:	0019      	movs	r1, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691a      	ldr	r2, [r3, #16]
 8003718:	4b10      	ldr	r3, [pc, #64]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 800371a:	430a      	orrs	r2, r1
 800371c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800371e:	f000 f82b 	bl	8003778 <HAL_RCC_GetSysClockFreq>
 8003722:	0001      	movs	r1, r0
 8003724:	4b0d      	ldr	r3, [pc, #52]	@ (800375c <HAL_RCC_ClockConfig+0x1f8>)
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	0a1b      	lsrs	r3, r3, #8
 800372a:	220f      	movs	r2, #15
 800372c:	401a      	ands	r2, r3
 800372e:	4b0f      	ldr	r3, [pc, #60]	@ (800376c <HAL_RCC_ClockConfig+0x208>)
 8003730:	0092      	lsls	r2, r2, #2
 8003732:	58d3      	ldr	r3, [r2, r3]
 8003734:	221f      	movs	r2, #31
 8003736:	4013      	ands	r3, r2
 8003738:	000a      	movs	r2, r1
 800373a:	40da      	lsrs	r2, r3
 800373c:	4b0c      	ldr	r3, [pc, #48]	@ (8003770 <HAL_RCC_ClockConfig+0x20c>)
 800373e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003740:	4b0c      	ldr	r3, [pc, #48]	@ (8003774 <HAL_RCC_ClockConfig+0x210>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	0018      	movs	r0, r3
 8003746:	f7fd fbf3 	bl	8000f30 <HAL_InitTick>
 800374a:	0003      	movs	r3, r0
}
 800374c:	0018      	movs	r0, r3
 800374e:	46bd      	mov	sp, r7
 8003750:	b004      	add	sp, #16
 8003752:	bd80      	pop	{r7, pc}
 8003754:	40022000 	.word	0x40022000
 8003758:	00001388 	.word	0x00001388
 800375c:	40021000 	.word	0x40021000
 8003760:	ffff84ff 	.word	0xffff84ff
 8003764:	fffff0ff 	.word	0xfffff0ff
 8003768:	ffff8fff 	.word	0xffff8fff
 800376c:	080052cc 	.word	0x080052cc
 8003770:	20000000 	.word	0x20000000
 8003774:	20000004 	.word	0x20000004

08003778 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800377e:	4b1c      	ldr	r3, [pc, #112]	@ (80037f0 <HAL_RCC_GetSysClockFreq+0x78>)
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	2238      	movs	r2, #56	@ 0x38
 8003784:	4013      	ands	r3, r2
 8003786:	d10f      	bne.n	80037a8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003788:	4b19      	ldr	r3, [pc, #100]	@ (80037f0 <HAL_RCC_GetSysClockFreq+0x78>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	0adb      	lsrs	r3, r3, #11
 800378e:	2207      	movs	r2, #7
 8003790:	4013      	ands	r3, r2
 8003792:	2201      	movs	r2, #1
 8003794:	409a      	lsls	r2, r3
 8003796:	0013      	movs	r3, r2
 8003798:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800379a:	6839      	ldr	r1, [r7, #0]
 800379c:	4815      	ldr	r0, [pc, #84]	@ (80037f4 <HAL_RCC_GetSysClockFreq+0x7c>)
 800379e:	f7fc fcb3 	bl	8000108 <__udivsi3>
 80037a2:	0003      	movs	r3, r0
 80037a4:	607b      	str	r3, [r7, #4]
 80037a6:	e01e      	b.n	80037e6 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80037a8:	4b11      	ldr	r3, [pc, #68]	@ (80037f0 <HAL_RCC_GetSysClockFreq+0x78>)
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	2238      	movs	r2, #56	@ 0x38
 80037ae:	4013      	ands	r3, r2
 80037b0:	2b08      	cmp	r3, #8
 80037b2:	d102      	bne.n	80037ba <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037b4:	4b10      	ldr	r3, [pc, #64]	@ (80037f8 <HAL_RCC_GetSysClockFreq+0x80>)
 80037b6:	607b      	str	r3, [r7, #4]
 80037b8:	e015      	b.n	80037e6 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80037ba:	4b0d      	ldr	r3, [pc, #52]	@ (80037f0 <HAL_RCC_GetSysClockFreq+0x78>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	2238      	movs	r2, #56	@ 0x38
 80037c0:	4013      	ands	r3, r2
 80037c2:	2b20      	cmp	r3, #32
 80037c4:	d103      	bne.n	80037ce <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80037c6:	2380      	movs	r3, #128	@ 0x80
 80037c8:	021b      	lsls	r3, r3, #8
 80037ca:	607b      	str	r3, [r7, #4]
 80037cc:	e00b      	b.n	80037e6 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80037ce:	4b08      	ldr	r3, [pc, #32]	@ (80037f0 <HAL_RCC_GetSysClockFreq+0x78>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	2238      	movs	r2, #56	@ 0x38
 80037d4:	4013      	ands	r3, r2
 80037d6:	2b18      	cmp	r3, #24
 80037d8:	d103      	bne.n	80037e2 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80037da:	23fa      	movs	r3, #250	@ 0xfa
 80037dc:	01db      	lsls	r3, r3, #7
 80037de:	607b      	str	r3, [r7, #4]
 80037e0:	e001      	b.n	80037e6 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 80037e2:	2300      	movs	r3, #0
 80037e4:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 80037e6:	687b      	ldr	r3, [r7, #4]
}
 80037e8:	0018      	movs	r0, r3
 80037ea:	46bd      	mov	sp, r7
 80037ec:	b002      	add	sp, #8
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	40021000 	.word	0x40021000
 80037f4:	02dc6c00 	.word	0x02dc6c00
 80037f8:	007a1200 	.word	0x007a1200

080037fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to RTC domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b086      	sub	sp, #24
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003804:	2313      	movs	r3, #19
 8003806:	18fb      	adds	r3, r7, r3
 8003808:	2200      	movs	r2, #0
 800380a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800380c:	2312      	movs	r3, #18
 800380e:	18fb      	adds	r3, r7, r3
 8003810:	2200      	movs	r2, #0
 8003812:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	2380      	movs	r3, #128	@ 0x80
 800381a:	029b      	lsls	r3, r3, #10
 800381c:	4013      	ands	r3, r2
 800381e:	d100      	bne.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003820:	e079      	b.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003822:	2011      	movs	r0, #17
 8003824:	183b      	adds	r3, r7, r0
 8003826:	2200      	movs	r2, #0
 8003828:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800382a:	4b64      	ldr	r3, [pc, #400]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800382c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800382e:	2380      	movs	r3, #128	@ 0x80
 8003830:	055b      	lsls	r3, r3, #21
 8003832:	4013      	ands	r3, r2
 8003834:	d110      	bne.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003836:	4b61      	ldr	r3, [pc, #388]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003838:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800383a:	4b60      	ldr	r3, [pc, #384]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800383c:	2180      	movs	r1, #128	@ 0x80
 800383e:	0549      	lsls	r1, r1, #21
 8003840:	430a      	orrs	r2, r1
 8003842:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003844:	4b5d      	ldr	r3, [pc, #372]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003846:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003848:	2380      	movs	r3, #128	@ 0x80
 800384a:	055b      	lsls	r3, r3, #21
 800384c:	4013      	ands	r3, r2
 800384e:	60bb      	str	r3, [r7, #8]
 8003850:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003852:	183b      	adds	r3, r7, r0
 8003854:	2201      	movs	r2, #1
 8003856:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8003858:	4b58      	ldr	r3, [pc, #352]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800385a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800385c:	23c0      	movs	r3, #192	@ 0xc0
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	4013      	ands	r3, r2
 8003862:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d019      	beq.n	800389e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	699b      	ldr	r3, [r3, #24]
 800386e:	697a      	ldr	r2, [r7, #20]
 8003870:	429a      	cmp	r2, r3
 8003872:	d014      	beq.n	800389e <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8003874:	4b51      	ldr	r3, [pc, #324]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003878:	4a51      	ldr	r2, [pc, #324]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800387a:	4013      	ands	r3, r2
 800387c:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800387e:	4b4f      	ldr	r3, [pc, #316]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003880:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003882:	4b4e      	ldr	r3, [pc, #312]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003884:	2180      	movs	r1, #128	@ 0x80
 8003886:	0249      	lsls	r1, r1, #9
 8003888:	430a      	orrs	r2, r1
 800388a:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 800388c:	4b4b      	ldr	r3, [pc, #300]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800388e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003890:	4b4a      	ldr	r3, [pc, #296]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003892:	494c      	ldr	r1, [pc, #304]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003894:	400a      	ands	r2, r1
 8003896:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8003898:	4b48      	ldr	r3, [pc, #288]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800389a:	697a      	ldr	r2, [r7, #20]
 800389c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	2201      	movs	r2, #1
 80038a2:	4013      	ands	r3, r2
 80038a4:	d016      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038a6:	f7fd fb9f 	bl	8000fe8 <HAL_GetTick>
 80038aa:	0003      	movs	r3, r0
 80038ac:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80038ae:	e00c      	b.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0xce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038b0:	f7fd fb9a 	bl	8000fe8 <HAL_GetTick>
 80038b4:	0002      	movs	r2, r0
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	4a43      	ldr	r2, [pc, #268]	@ (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d904      	bls.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0xce>
        {
          ret = HAL_TIMEOUT;
 80038c0:	2313      	movs	r3, #19
 80038c2:	18fb      	adds	r3, r7, r3
 80038c4:	2203      	movs	r2, #3
 80038c6:	701a      	strb	r2, [r3, #0]
          break;
 80038c8:	e004      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80038ca:	4b3c      	ldr	r3, [pc, #240]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80038cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ce:	2202      	movs	r2, #2
 80038d0:	4013      	ands	r3, r2
 80038d2:	d0ed      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        }
      }
    }

    if (ret == HAL_OK)
 80038d4:	2313      	movs	r3, #19
 80038d6:	18fb      	adds	r3, r7, r3
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d10a      	bne.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038de:	4b37      	ldr	r3, [pc, #220]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80038e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038e2:	4a37      	ldr	r2, [pc, #220]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80038e4:	4013      	ands	r3, r2
 80038e6:	0019      	movs	r1, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	699a      	ldr	r2, [r3, #24]
 80038ec:	4b33      	ldr	r3, [pc, #204]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80038ee:	430a      	orrs	r2, r1
 80038f0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80038f2:	e005      	b.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x104>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038f4:	2312      	movs	r3, #18
 80038f6:	18fb      	adds	r3, r7, r3
 80038f8:	2213      	movs	r2, #19
 80038fa:	18ba      	adds	r2, r7, r2
 80038fc:	7812      	ldrb	r2, [r2, #0]
 80038fe:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003900:	2311      	movs	r3, #17
 8003902:	18fb      	adds	r3, r7, r3
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	2b01      	cmp	r3, #1
 8003908:	d105      	bne.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800390a:	4b2c      	ldr	r3, [pc, #176]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800390c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800390e:	4b2b      	ldr	r3, [pc, #172]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003910:	492e      	ldr	r1, [pc, #184]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003912:	400a      	ands	r2, r1
 8003914:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2201      	movs	r2, #1
 800391c:	4013      	ands	r3, r2
 800391e:	d009      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003920:	4b26      	ldr	r3, [pc, #152]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003924:	2203      	movs	r2, #3
 8003926:	4393      	bics	r3, r2
 8003928:	0019      	movs	r1, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	689a      	ldr	r2, [r3, #8]
 800392e:	4b23      	ldr	r3, [pc, #140]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003930:	430a      	orrs	r2, r1
 8003932:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2240      	movs	r2, #64	@ 0x40
 800393a:	4013      	ands	r3, r2
 800393c:	d009      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800393e:	4b1f      	ldr	r3, [pc, #124]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003942:	4a23      	ldr	r2, [pc, #140]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003944:	4013      	ands	r3, r2
 8003946:	0019      	movs	r1, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	68da      	ldr	r2, [r3, #12]
 800394c:	4b1b      	ldr	r3, [pc, #108]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800394e:	430a      	orrs	r2, r1
 8003950:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	2380      	movs	r3, #128	@ 0x80
 8003958:	01db      	lsls	r3, r3, #7
 800395a:	4013      	ands	r3, r2
 800395c:	d008      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800395e:	4b17      	ldr	r3, [pc, #92]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	0899      	lsrs	r1, r3, #2
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	695a      	ldr	r2, [r3, #20]
 800396a:	4b14      	ldr	r3, [pc, #80]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800396c:	430a      	orrs	r2, r1
 800396e:	655a      	str	r2, [r3, #84]	@ 0x54

  }

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	2380      	movs	r3, #128	@ 0x80
 8003976:	011b      	lsls	r3, r3, #4
 8003978:	4013      	ands	r3, r2
 800397a:	d009      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800397c:	4b0f      	ldr	r3, [pc, #60]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800397e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003980:	4a14      	ldr	r2, [pc, #80]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003982:	4013      	ands	r3, r2
 8003984:	0019      	movs	r1, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	691a      	ldr	r2, [r3, #16]
 800398a:	4b0c      	ldr	r3, [pc, #48]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800398c:	430a      	orrs	r2, r1
 800398e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	da09      	bge.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8003998:	4b08      	ldr	r3, [pc, #32]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	22e0      	movs	r2, #224	@ 0xe0
 800399e:	4393      	bics	r3, r2
 80039a0:	0019      	movs	r1, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685a      	ldr	r2, [r3, #4]
 80039a6:	4b05      	ldr	r3, [pc, #20]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80039a8:	430a      	orrs	r2, r1
 80039aa:	601a      	str	r2, [r3, #0]
  }
  return status;
 80039ac:	2312      	movs	r3, #18
 80039ae:	18fb      	adds	r3, r7, r3
 80039b0:	781b      	ldrb	r3, [r3, #0]
}
 80039b2:	0018      	movs	r0, r3
 80039b4:	46bd      	mov	sp, r7
 80039b6:	b006      	add	sp, #24
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	46c0      	nop			@ (mov r8, r8)
 80039bc:	40021000 	.word	0x40021000
 80039c0:	fffffcff 	.word	0xfffffcff
 80039c4:	fffeffff 	.word	0xfffeffff
 80039c8:	00001388 	.word	0x00001388
 80039cc:	efffffff 	.word	0xefffffff
 80039d0:	ffffcfff 	.word	0xffffcfff
 80039d4:	ffff3fff 	.word	0xffff3fff

080039d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d101      	bne.n	80039ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e04a      	b.n	8003a80 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	223d      	movs	r2, #61	@ 0x3d
 80039ee:	5c9b      	ldrb	r3, [r3, r2]
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d107      	bne.n	8003a06 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	223c      	movs	r2, #60	@ 0x3c
 80039fa:	2100      	movs	r1, #0
 80039fc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	0018      	movs	r0, r3
 8003a02:	f7fd f859 	bl	8000ab8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	223d      	movs	r2, #61	@ 0x3d
 8003a0a:	2102      	movs	r1, #2
 8003a0c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	3304      	adds	r3, #4
 8003a16:	0019      	movs	r1, r3
 8003a18:	0010      	movs	r0, r2
 8003a1a:	f000 ff37 	bl	800488c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2248      	movs	r2, #72	@ 0x48
 8003a22:	2101      	movs	r1, #1
 8003a24:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	223e      	movs	r2, #62	@ 0x3e
 8003a2a:	2101      	movs	r1, #1
 8003a2c:	5499      	strb	r1, [r3, r2]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	223f      	movs	r2, #63	@ 0x3f
 8003a32:	2101      	movs	r1, #1
 8003a34:	5499      	strb	r1, [r3, r2]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2240      	movs	r2, #64	@ 0x40
 8003a3a:	2101      	movs	r1, #1
 8003a3c:	5499      	strb	r1, [r3, r2]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2241      	movs	r2, #65	@ 0x41
 8003a42:	2101      	movs	r1, #1
 8003a44:	5499      	strb	r1, [r3, r2]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2242      	movs	r2, #66	@ 0x42
 8003a4a:	2101      	movs	r1, #1
 8003a4c:	5499      	strb	r1, [r3, r2]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2243      	movs	r2, #67	@ 0x43
 8003a52:	2101      	movs	r1, #1
 8003a54:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2244      	movs	r2, #68	@ 0x44
 8003a5a:	2101      	movs	r1, #1
 8003a5c:	5499      	strb	r1, [r3, r2]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2245      	movs	r2, #69	@ 0x45
 8003a62:	2101      	movs	r1, #1
 8003a64:	5499      	strb	r1, [r3, r2]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2246      	movs	r2, #70	@ 0x46
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	5499      	strb	r1, [r3, r2]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2247      	movs	r2, #71	@ 0x47
 8003a72:	2101      	movs	r1, #1
 8003a74:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	223d      	movs	r2, #61	@ 0x3d
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	0018      	movs	r0, r3
 8003a82:	46bd      	mov	sp, r7
 8003a84:	b002      	add	sp, #8
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	223d      	movs	r2, #61	@ 0x3d
 8003a94:	2102      	movs	r1, #2
 8003a96:	5499      	strb	r1, [r3, r2]

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	6a1b      	ldr	r3, [r3, #32]
 8003a9e:	4a27      	ldr	r2, [pc, #156]	@ (8003b3c <HAL_TIM_Base_DeInit+0xb4>)
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	d10d      	bne.n	8003ac0 <HAL_TIM_Base_DeInit+0x38>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	4a25      	ldr	r2, [pc, #148]	@ (8003b40 <HAL_TIM_Base_DeInit+0xb8>)
 8003aac:	4013      	ands	r3, r2
 8003aae:	d107      	bne.n	8003ac0 <HAL_TIM_Base_DeInit+0x38>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2101      	movs	r1, #1
 8003abc:	438a      	bics	r2, r1
 8003abe:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	0018      	movs	r0, r3
 8003ac4:	f7fd f88c 	bl	8000be0 <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2248      	movs	r2, #72	@ 0x48
 8003acc:	2100      	movs	r1, #0
 8003ace:	5499      	strb	r1, [r3, r2]

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	223e      	movs	r2, #62	@ 0x3e
 8003ad4:	2100      	movs	r1, #0
 8003ad6:	5499      	strb	r1, [r3, r2]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	223f      	movs	r2, #63	@ 0x3f
 8003adc:	2100      	movs	r1, #0
 8003ade:	5499      	strb	r1, [r3, r2]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2240      	movs	r2, #64	@ 0x40
 8003ae4:	2100      	movs	r1, #0
 8003ae6:	5499      	strb	r1, [r3, r2]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2241      	movs	r2, #65	@ 0x41
 8003aec:	2100      	movs	r1, #0
 8003aee:	5499      	strb	r1, [r3, r2]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2242      	movs	r2, #66	@ 0x42
 8003af4:	2100      	movs	r1, #0
 8003af6:	5499      	strb	r1, [r3, r2]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2243      	movs	r2, #67	@ 0x43
 8003afc:	2100      	movs	r1, #0
 8003afe:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2244      	movs	r2, #68	@ 0x44
 8003b04:	2100      	movs	r1, #0
 8003b06:	5499      	strb	r1, [r3, r2]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2245      	movs	r2, #69	@ 0x45
 8003b0c:	2100      	movs	r1, #0
 8003b0e:	5499      	strb	r1, [r3, r2]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2246      	movs	r2, #70	@ 0x46
 8003b14:	2100      	movs	r1, #0
 8003b16:	5499      	strb	r1, [r3, r2]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2247      	movs	r2, #71	@ 0x47
 8003b1c:	2100      	movs	r1, #0
 8003b1e:	5499      	strb	r1, [r3, r2]

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	223d      	movs	r2, #61	@ 0x3d
 8003b24:	2100      	movs	r1, #0
 8003b26:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	223c      	movs	r2, #60	@ 0x3c
 8003b2c:	2100      	movs	r1, #0
 8003b2e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b30:	2300      	movs	r3, #0
}
 8003b32:	0018      	movs	r0, r3
 8003b34:	46bd      	mov	sp, r7
 8003b36:	b002      	add	sp, #8
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	46c0      	nop			@ (mov r8, r8)
 8003b3c:	00001111 	.word	0x00001111
 8003b40:	00000444 	.word	0x00000444

08003b44 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	223d      	movs	r2, #61	@ 0x3d
 8003b50:	5c9b      	ldrb	r3, [r3, r2]
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d001      	beq.n	8003b5c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e02f      	b.n	8003bbc <HAL_TIM_Base_Start+0x78>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	223d      	movs	r2, #61	@ 0x3d
 8003b60:	2102      	movs	r1, #2
 8003b62:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a16      	ldr	r2, [pc, #88]	@ (8003bc4 <HAL_TIM_Base_Start+0x80>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d004      	beq.n	8003b78 <HAL_TIM_Base_Start+0x34>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a15      	ldr	r2, [pc, #84]	@ (8003bc8 <HAL_TIM_Base_Start+0x84>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d116      	bne.n	8003ba6 <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	4a13      	ldr	r2, [pc, #76]	@ (8003bcc <HAL_TIM_Base_Start+0x88>)
 8003b80:	4013      	ands	r3, r2
 8003b82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2b06      	cmp	r3, #6
 8003b88:	d016      	beq.n	8003bb8 <HAL_TIM_Base_Start+0x74>
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	2380      	movs	r3, #128	@ 0x80
 8003b8e:	025b      	lsls	r3, r3, #9
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d011      	beq.n	8003bb8 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	2101      	movs	r1, #1
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ba4:	e008      	b.n	8003bb8 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2101      	movs	r1, #1
 8003bb2:	430a      	orrs	r2, r1
 8003bb4:	601a      	str	r2, [r3, #0]
 8003bb6:	e000      	b.n	8003bba <HAL_TIM_Base_Start+0x76>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bb8:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	b004      	add	sp, #16
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	40012c00 	.word	0x40012c00
 8003bc8:	40000400 	.word	0x40000400
 8003bcc:	00010007 	.word	0x00010007

08003bd0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6a1b      	ldr	r3, [r3, #32]
 8003bde:	4a0d      	ldr	r2, [pc, #52]	@ (8003c14 <HAL_TIM_Base_Stop+0x44>)
 8003be0:	4013      	ands	r3, r2
 8003be2:	d10d      	bne.n	8003c00 <HAL_TIM_Base_Stop+0x30>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	6a1b      	ldr	r3, [r3, #32]
 8003bea:	4a0b      	ldr	r2, [pc, #44]	@ (8003c18 <HAL_TIM_Base_Stop+0x48>)
 8003bec:	4013      	ands	r3, r2
 8003bee:	d107      	bne.n	8003c00 <HAL_TIM_Base_Stop+0x30>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2101      	movs	r1, #1
 8003bfc:	438a      	bics	r2, r1
 8003bfe:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	223d      	movs	r2, #61	@ 0x3d
 8003c04:	2101      	movs	r1, #1
 8003c06:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	0018      	movs	r0, r3
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	b002      	add	sp, #8
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	46c0      	nop			@ (mov r8, r8)
 8003c14:	00001111 	.word	0x00001111
 8003c18:	00000444 	.word	0x00000444

08003c1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	223d      	movs	r2, #61	@ 0x3d
 8003c28:	5c9b      	ldrb	r3, [r3, r2]
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d001      	beq.n	8003c34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e037      	b.n	8003ca4 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	223d      	movs	r2, #61	@ 0x3d
 8003c38:	2102      	movs	r1, #2
 8003c3a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68da      	ldr	r2, [r3, #12]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2101      	movs	r1, #1
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a16      	ldr	r2, [pc, #88]	@ (8003cac <HAL_TIM_Base_Start_IT+0x90>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d004      	beq.n	8003c60 <HAL_TIM_Base_Start_IT+0x44>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a15      	ldr	r2, [pc, #84]	@ (8003cb0 <HAL_TIM_Base_Start_IT+0x94>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d116      	bne.n	8003c8e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	4a13      	ldr	r2, [pc, #76]	@ (8003cb4 <HAL_TIM_Base_Start_IT+0x98>)
 8003c68:	4013      	ands	r3, r2
 8003c6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2b06      	cmp	r3, #6
 8003c70:	d016      	beq.n	8003ca0 <HAL_TIM_Base_Start_IT+0x84>
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	2380      	movs	r3, #128	@ 0x80
 8003c76:	025b      	lsls	r3, r3, #9
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d011      	beq.n	8003ca0 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2101      	movs	r1, #1
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c8c:	e008      	b.n	8003ca0 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2101      	movs	r1, #1
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	601a      	str	r2, [r3, #0]
 8003c9e:	e000      	b.n	8003ca2 <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ca0:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	b004      	add	sp, #16
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	40012c00 	.word	0x40012c00
 8003cb0:	40000400 	.word	0x40000400
 8003cb4:	00010007 	.word	0x00010007

08003cb8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e04a      	b.n	8003d60 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	223d      	movs	r2, #61	@ 0x3d
 8003cce:	5c9b      	ldrb	r3, [r3, r2]
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d107      	bne.n	8003ce6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	223c      	movs	r2, #60	@ 0x3c
 8003cda:	2100      	movs	r1, #0
 8003cdc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	f000 f89f 	bl	8003e24 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	223d      	movs	r2, #61	@ 0x3d
 8003cea:	2102      	movs	r1, #2
 8003cec:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	3304      	adds	r3, #4
 8003cf6:	0019      	movs	r1, r3
 8003cf8:	0010      	movs	r0, r2
 8003cfa:	f000 fdc7 	bl	800488c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2248      	movs	r2, #72	@ 0x48
 8003d02:	2101      	movs	r1, #1
 8003d04:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	223e      	movs	r2, #62	@ 0x3e
 8003d0a:	2101      	movs	r1, #1
 8003d0c:	5499      	strb	r1, [r3, r2]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	223f      	movs	r2, #63	@ 0x3f
 8003d12:	2101      	movs	r1, #1
 8003d14:	5499      	strb	r1, [r3, r2]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2240      	movs	r2, #64	@ 0x40
 8003d1a:	2101      	movs	r1, #1
 8003d1c:	5499      	strb	r1, [r3, r2]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2241      	movs	r2, #65	@ 0x41
 8003d22:	2101      	movs	r1, #1
 8003d24:	5499      	strb	r1, [r3, r2]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2242      	movs	r2, #66	@ 0x42
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	5499      	strb	r1, [r3, r2]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2243      	movs	r2, #67	@ 0x43
 8003d32:	2101      	movs	r1, #1
 8003d34:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2244      	movs	r2, #68	@ 0x44
 8003d3a:	2101      	movs	r1, #1
 8003d3c:	5499      	strb	r1, [r3, r2]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2245      	movs	r2, #69	@ 0x45
 8003d42:	2101      	movs	r1, #1
 8003d44:	5499      	strb	r1, [r3, r2]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2246      	movs	r2, #70	@ 0x46
 8003d4a:	2101      	movs	r1, #1
 8003d4c:	5499      	strb	r1, [r3, r2]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2247      	movs	r2, #71	@ 0x47
 8003d52:	2101      	movs	r1, #1
 8003d54:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	223d      	movs	r2, #61	@ 0x3d
 8003d5a:	2101      	movs	r1, #1
 8003d5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	0018      	movs	r0, r3
 8003d62:	46bd      	mov	sp, r7
 8003d64:	b002      	add	sp, #8
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_TIM_PWM_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	223d      	movs	r2, #61	@ 0x3d
 8003d74:	2102      	movs	r1, #2
 8003d76:	5499      	strb	r1, [r3, r2]

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	6a1b      	ldr	r3, [r3, #32]
 8003d7e:	4a27      	ldr	r2, [pc, #156]	@ (8003e1c <HAL_TIM_PWM_DeInit+0xb4>)
 8003d80:	4013      	ands	r3, r2
 8003d82:	d10d      	bne.n	8003da0 <HAL_TIM_PWM_DeInit+0x38>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	4a25      	ldr	r2, [pc, #148]	@ (8003e20 <HAL_TIM_PWM_DeInit+0xb8>)
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	d107      	bne.n	8003da0 <HAL_TIM_PWM_DeInit+0x38>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2101      	movs	r1, #1
 8003d9c:	438a      	bics	r2, r1
 8003d9e:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->PWM_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_PWM_MspDeInit(htim);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	0018      	movs	r0, r3
 8003da4:	f000 f846 	bl	8003e34 <HAL_TIM_PWM_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2248      	movs	r2, #72	@ 0x48
 8003dac:	2100      	movs	r1, #0
 8003dae:	5499      	strb	r1, [r3, r2]

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	223e      	movs	r2, #62	@ 0x3e
 8003db4:	2100      	movs	r1, #0
 8003db6:	5499      	strb	r1, [r3, r2]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	223f      	movs	r2, #63	@ 0x3f
 8003dbc:	2100      	movs	r1, #0
 8003dbe:	5499      	strb	r1, [r3, r2]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2240      	movs	r2, #64	@ 0x40
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	5499      	strb	r1, [r3, r2]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2241      	movs	r2, #65	@ 0x41
 8003dcc:	2100      	movs	r1, #0
 8003dce:	5499      	strb	r1, [r3, r2]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2242      	movs	r2, #66	@ 0x42
 8003dd4:	2100      	movs	r1, #0
 8003dd6:	5499      	strb	r1, [r3, r2]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2243      	movs	r2, #67	@ 0x43
 8003ddc:	2100      	movs	r1, #0
 8003dde:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2244      	movs	r2, #68	@ 0x44
 8003de4:	2100      	movs	r1, #0
 8003de6:	5499      	strb	r1, [r3, r2]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2245      	movs	r2, #69	@ 0x45
 8003dec:	2100      	movs	r1, #0
 8003dee:	5499      	strb	r1, [r3, r2]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2246      	movs	r2, #70	@ 0x46
 8003df4:	2100      	movs	r1, #0
 8003df6:	5499      	strb	r1, [r3, r2]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2247      	movs	r2, #71	@ 0x47
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	5499      	strb	r1, [r3, r2]

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	223d      	movs	r2, #61	@ 0x3d
 8003e04:	2100      	movs	r1, #0
 8003e06:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	223c      	movs	r2, #60	@ 0x3c
 8003e0c:	2100      	movs	r1, #0
 8003e0e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	0018      	movs	r0, r3
 8003e14:	46bd      	mov	sp, r7
 8003e16:	b002      	add	sp, #8
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	46c0      	nop			@ (mov r8, r8)
 8003e1c:	00001111 	.word	0x00001111
 8003e20:	00000444 	.word	0x00000444

08003e24 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e2c:	46c0      	nop			@ (mov r8, r8)
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	b002      	add	sp, #8
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <HAL_TIM_PWM_MspDeInit>:
  * @brief  DeInitializes TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
   */
}
 8003e3c:	46c0      	nop			@ (mov r8, r8)
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	b002      	add	sp, #8
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d108      	bne.n	8003e66 <HAL_TIM_PWM_Start+0x22>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	223e      	movs	r2, #62	@ 0x3e
 8003e58:	5c9b      	ldrb	r3, [r3, r2]
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	1e5a      	subs	r2, r3, #1
 8003e60:	4193      	sbcs	r3, r2
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	e037      	b.n	8003ed6 <HAL_TIM_PWM_Start+0x92>
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	2b04      	cmp	r3, #4
 8003e6a:	d108      	bne.n	8003e7e <HAL_TIM_PWM_Start+0x3a>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	223f      	movs	r2, #63	@ 0x3f
 8003e70:	5c9b      	ldrb	r3, [r3, r2]
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	3b01      	subs	r3, #1
 8003e76:	1e5a      	subs	r2, r3, #1
 8003e78:	4193      	sbcs	r3, r2
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	e02b      	b.n	8003ed6 <HAL_TIM_PWM_Start+0x92>
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	2b08      	cmp	r3, #8
 8003e82:	d108      	bne.n	8003e96 <HAL_TIM_PWM_Start+0x52>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2240      	movs	r2, #64	@ 0x40
 8003e88:	5c9b      	ldrb	r3, [r3, r2]
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	1e5a      	subs	r2, r3, #1
 8003e90:	4193      	sbcs	r3, r2
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	e01f      	b.n	8003ed6 <HAL_TIM_PWM_Start+0x92>
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	2b0c      	cmp	r3, #12
 8003e9a:	d108      	bne.n	8003eae <HAL_TIM_PWM_Start+0x6a>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2241      	movs	r2, #65	@ 0x41
 8003ea0:	5c9b      	ldrb	r3, [r3, r2]
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	3b01      	subs	r3, #1
 8003ea6:	1e5a      	subs	r2, r3, #1
 8003ea8:	4193      	sbcs	r3, r2
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	e013      	b.n	8003ed6 <HAL_TIM_PWM_Start+0x92>
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	2b10      	cmp	r3, #16
 8003eb2:	d108      	bne.n	8003ec6 <HAL_TIM_PWM_Start+0x82>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2242      	movs	r2, #66	@ 0x42
 8003eb8:	5c9b      	ldrb	r3, [r3, r2]
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	3b01      	subs	r3, #1
 8003ebe:	1e5a      	subs	r2, r3, #1
 8003ec0:	4193      	sbcs	r3, r2
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	e007      	b.n	8003ed6 <HAL_TIM_PWM_Start+0x92>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2243      	movs	r2, #67	@ 0x43
 8003eca:	5c9b      	ldrb	r3, [r3, r2]
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	1e5a      	subs	r2, r3, #1
 8003ed2:	4193      	sbcs	r3, r2
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d001      	beq.n	8003ede <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e07b      	b.n	8003fd6 <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d104      	bne.n	8003eee <HAL_TIM_PWM_Start+0xaa>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	223e      	movs	r2, #62	@ 0x3e
 8003ee8:	2102      	movs	r1, #2
 8003eea:	5499      	strb	r1, [r3, r2]
 8003eec:	e023      	b.n	8003f36 <HAL_TIM_PWM_Start+0xf2>
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	2b04      	cmp	r3, #4
 8003ef2:	d104      	bne.n	8003efe <HAL_TIM_PWM_Start+0xba>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	223f      	movs	r2, #63	@ 0x3f
 8003ef8:	2102      	movs	r1, #2
 8003efa:	5499      	strb	r1, [r3, r2]
 8003efc:	e01b      	b.n	8003f36 <HAL_TIM_PWM_Start+0xf2>
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	2b08      	cmp	r3, #8
 8003f02:	d104      	bne.n	8003f0e <HAL_TIM_PWM_Start+0xca>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2240      	movs	r2, #64	@ 0x40
 8003f08:	2102      	movs	r1, #2
 8003f0a:	5499      	strb	r1, [r3, r2]
 8003f0c:	e013      	b.n	8003f36 <HAL_TIM_PWM_Start+0xf2>
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	2b0c      	cmp	r3, #12
 8003f12:	d104      	bne.n	8003f1e <HAL_TIM_PWM_Start+0xda>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2241      	movs	r2, #65	@ 0x41
 8003f18:	2102      	movs	r1, #2
 8003f1a:	5499      	strb	r1, [r3, r2]
 8003f1c:	e00b      	b.n	8003f36 <HAL_TIM_PWM_Start+0xf2>
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	2b10      	cmp	r3, #16
 8003f22:	d104      	bne.n	8003f2e <HAL_TIM_PWM_Start+0xea>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2242      	movs	r2, #66	@ 0x42
 8003f28:	2102      	movs	r1, #2
 8003f2a:	5499      	strb	r1, [r3, r2]
 8003f2c:	e003      	b.n	8003f36 <HAL_TIM_PWM_Start+0xf2>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2243      	movs	r2, #67	@ 0x43
 8003f32:	2102      	movs	r1, #2
 8003f34:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	6839      	ldr	r1, [r7, #0]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	0018      	movs	r0, r3
 8003f40:	f001 f848 	bl	8004fd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a25      	ldr	r2, [pc, #148]	@ (8003fe0 <HAL_TIM_PWM_Start+0x19c>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d009      	beq.n	8003f62 <HAL_TIM_PWM_Start+0x11e>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a24      	ldr	r2, [pc, #144]	@ (8003fe4 <HAL_TIM_PWM_Start+0x1a0>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d004      	beq.n	8003f62 <HAL_TIM_PWM_Start+0x11e>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a22      	ldr	r2, [pc, #136]	@ (8003fe8 <HAL_TIM_PWM_Start+0x1a4>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d101      	bne.n	8003f66 <HAL_TIM_PWM_Start+0x122>
 8003f62:	2301      	movs	r3, #1
 8003f64:	e000      	b.n	8003f68 <HAL_TIM_PWM_Start+0x124>
 8003f66:	2300      	movs	r3, #0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d008      	beq.n	8003f7e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2180      	movs	r1, #128	@ 0x80
 8003f78:	0209      	lsls	r1, r1, #8
 8003f7a:	430a      	orrs	r2, r1
 8003f7c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a17      	ldr	r2, [pc, #92]	@ (8003fe0 <HAL_TIM_PWM_Start+0x19c>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d004      	beq.n	8003f92 <HAL_TIM_PWM_Start+0x14e>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a17      	ldr	r2, [pc, #92]	@ (8003fec <HAL_TIM_PWM_Start+0x1a8>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d116      	bne.n	8003fc0 <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	4a15      	ldr	r2, [pc, #84]	@ (8003ff0 <HAL_TIM_PWM_Start+0x1ac>)
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2b06      	cmp	r3, #6
 8003fa2:	d016      	beq.n	8003fd2 <HAL_TIM_PWM_Start+0x18e>
 8003fa4:	68fa      	ldr	r2, [r7, #12]
 8003fa6:	2380      	movs	r3, #128	@ 0x80
 8003fa8:	025b      	lsls	r3, r3, #9
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d011      	beq.n	8003fd2 <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2101      	movs	r1, #1
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fbe:	e008      	b.n	8003fd2 <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2101      	movs	r1, #1
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	601a      	str	r2, [r3, #0]
 8003fd0:	e000      	b.n	8003fd4 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fd2:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	0018      	movs	r0, r3
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	b004      	add	sp, #16
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	46c0      	nop			@ (mov r8, r8)
 8003fe0:	40012c00 	.word	0x40012c00
 8003fe4:	40014400 	.word	0x40014400
 8003fe8:	40014800 	.word	0x40014800
 8003fec:	40000400 	.word	0x40000400
 8003ff0:	00010007 	.word	0x00010007

08003ff4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	6839      	ldr	r1, [r7, #0]
 8004004:	2200      	movs	r2, #0
 8004006:	0018      	movs	r0, r3
 8004008:	f000 ffe4 	bl	8004fd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a35      	ldr	r2, [pc, #212]	@ (80040e8 <HAL_TIM_PWM_Stop+0xf4>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d009      	beq.n	800402a <HAL_TIM_PWM_Stop+0x36>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a34      	ldr	r2, [pc, #208]	@ (80040ec <HAL_TIM_PWM_Stop+0xf8>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d004      	beq.n	800402a <HAL_TIM_PWM_Stop+0x36>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a32      	ldr	r2, [pc, #200]	@ (80040f0 <HAL_TIM_PWM_Stop+0xfc>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d101      	bne.n	800402e <HAL_TIM_PWM_Stop+0x3a>
 800402a:	2301      	movs	r3, #1
 800402c:	e000      	b.n	8004030 <HAL_TIM_PWM_Stop+0x3c>
 800402e:	2300      	movs	r3, #0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d013      	beq.n	800405c <HAL_TIM_PWM_Stop+0x68>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	6a1b      	ldr	r3, [r3, #32]
 800403a:	4a2e      	ldr	r2, [pc, #184]	@ (80040f4 <HAL_TIM_PWM_Stop+0x100>)
 800403c:	4013      	ands	r3, r2
 800403e:	d10d      	bne.n	800405c <HAL_TIM_PWM_Stop+0x68>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6a1b      	ldr	r3, [r3, #32]
 8004046:	4a2c      	ldr	r2, [pc, #176]	@ (80040f8 <HAL_TIM_PWM_Stop+0x104>)
 8004048:	4013      	ands	r3, r2
 800404a:	d107      	bne.n	800405c <HAL_TIM_PWM_Stop+0x68>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4929      	ldr	r1, [pc, #164]	@ (80040fc <HAL_TIM_PWM_Stop+0x108>)
 8004058:	400a      	ands	r2, r1
 800405a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6a1b      	ldr	r3, [r3, #32]
 8004062:	4a24      	ldr	r2, [pc, #144]	@ (80040f4 <HAL_TIM_PWM_Stop+0x100>)
 8004064:	4013      	ands	r3, r2
 8004066:	d10d      	bne.n	8004084 <HAL_TIM_PWM_Stop+0x90>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	6a1b      	ldr	r3, [r3, #32]
 800406e:	4a22      	ldr	r2, [pc, #136]	@ (80040f8 <HAL_TIM_PWM_Stop+0x104>)
 8004070:	4013      	ands	r3, r2
 8004072:	d107      	bne.n	8004084 <HAL_TIM_PWM_Stop+0x90>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2101      	movs	r1, #1
 8004080:	438a      	bics	r2, r1
 8004082:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d104      	bne.n	8004094 <HAL_TIM_PWM_Stop+0xa0>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	223e      	movs	r2, #62	@ 0x3e
 800408e:	2101      	movs	r1, #1
 8004090:	5499      	strb	r1, [r3, r2]
 8004092:	e023      	b.n	80040dc <HAL_TIM_PWM_Stop+0xe8>
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	2b04      	cmp	r3, #4
 8004098:	d104      	bne.n	80040a4 <HAL_TIM_PWM_Stop+0xb0>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	223f      	movs	r2, #63	@ 0x3f
 800409e:	2101      	movs	r1, #1
 80040a0:	5499      	strb	r1, [r3, r2]
 80040a2:	e01b      	b.n	80040dc <HAL_TIM_PWM_Stop+0xe8>
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	2b08      	cmp	r3, #8
 80040a8:	d104      	bne.n	80040b4 <HAL_TIM_PWM_Stop+0xc0>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2240      	movs	r2, #64	@ 0x40
 80040ae:	2101      	movs	r1, #1
 80040b0:	5499      	strb	r1, [r3, r2]
 80040b2:	e013      	b.n	80040dc <HAL_TIM_PWM_Stop+0xe8>
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	2b0c      	cmp	r3, #12
 80040b8:	d104      	bne.n	80040c4 <HAL_TIM_PWM_Stop+0xd0>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2241      	movs	r2, #65	@ 0x41
 80040be:	2101      	movs	r1, #1
 80040c0:	5499      	strb	r1, [r3, r2]
 80040c2:	e00b      	b.n	80040dc <HAL_TIM_PWM_Stop+0xe8>
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	2b10      	cmp	r3, #16
 80040c8:	d104      	bne.n	80040d4 <HAL_TIM_PWM_Stop+0xe0>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2242      	movs	r2, #66	@ 0x42
 80040ce:	2101      	movs	r1, #1
 80040d0:	5499      	strb	r1, [r3, r2]
 80040d2:	e003      	b.n	80040dc <HAL_TIM_PWM_Stop+0xe8>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2243      	movs	r2, #67	@ 0x43
 80040d8:	2101      	movs	r1, #1
 80040da:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	0018      	movs	r0, r3
 80040e0:	46bd      	mov	sp, r7
 80040e2:	b002      	add	sp, #8
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	46c0      	nop			@ (mov r8, r8)
 80040e8:	40012c00 	.word	0x40012c00
 80040ec:	40014400 	.word	0x40014400
 80040f0:	40014800 	.word	0x40014800
 80040f4:	00001111 	.word	0x00001111
 80040f8:	00000444 	.word	0x00000444
 80040fc:	ffff7fff 	.word	0xffff7fff

08004100 <HAL_TIM_OnePulse_DeInit>:
  * @brief  DeInitializes the TIM One Pulse
  * @param  htim TIM One Pulse handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	223d      	movs	r2, #61	@ 0x3d
 800410c:	2102      	movs	r1, #2
 800410e:	5499      	strb	r1, [r3, r2]

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	6a1b      	ldr	r3, [r3, #32]
 8004116:	4a1b      	ldr	r2, [pc, #108]	@ (8004184 <HAL_TIM_OnePulse_DeInit+0x84>)
 8004118:	4013      	ands	r3, r2
 800411a:	d10d      	bne.n	8004138 <HAL_TIM_OnePulse_DeInit+0x38>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6a1b      	ldr	r3, [r3, #32]
 8004122:	4a19      	ldr	r2, [pc, #100]	@ (8004188 <HAL_TIM_OnePulse_DeInit+0x88>)
 8004124:	4013      	ands	r3, r2
 8004126:	d107      	bne.n	8004138 <HAL_TIM_OnePulse_DeInit+0x38>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2101      	movs	r1, #1
 8004134:	438a      	bics	r2, r1
 8004136:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->OnePulse_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_OnePulse_MspDeInit(htim);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	0018      	movs	r0, r3
 800413c:	f000 f826 	bl	800418c <HAL_TIM_OnePulse_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2248      	movs	r2, #72	@ 0x48
 8004144:	2100      	movs	r1, #0
 8004146:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	223e      	movs	r2, #62	@ 0x3e
 800414c:	2100      	movs	r1, #0
 800414e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	223f      	movs	r2, #63	@ 0x3f
 8004154:	2100      	movs	r1, #0
 8004156:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2244      	movs	r2, #68	@ 0x44
 800415c:	2100      	movs	r1, #0
 800415e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2245      	movs	r2, #69	@ 0x45
 8004164:	2100      	movs	r1, #0
 8004166:	5499      	strb	r1, [r3, r2]

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	223d      	movs	r2, #61	@ 0x3d
 800416c:	2100      	movs	r1, #0
 800416e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	223c      	movs	r2, #60	@ 0x3c
 8004174:	2100      	movs	r1, #0
 8004176:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	0018      	movs	r0, r3
 800417c:	46bd      	mov	sp, r7
 800417e:	b002      	add	sp, #8
 8004180:	bd80      	pop	{r7, pc}
 8004182:	46c0      	nop			@ (mov r8, r8)
 8004184:	00001111 	.word	0x00001111
 8004188:	00000444 	.word	0x00000444

0800418c <HAL_TIM_OnePulse_MspDeInit>:
  * @brief  DeInitializes TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file
   */
}
 8004194:	46c0      	nop			@ (mov r8, r8)
 8004196:	46bd      	mov	sp, r7
 8004198:	b002      	add	sp, #8
 800419a:	bd80      	pop	{r7, pc}

0800419c <HAL_TIM_OnePulse_Stop_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b082      	sub	sp, #8
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Disable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	68da      	ldr	r2, [r3, #12]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2102      	movs	r1, #2
 80041b2:	438a      	bics	r2, r1
 80041b4:	60da      	str	r2, [r3, #12]

  /* Disable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68da      	ldr	r2, [r3, #12]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2104      	movs	r1, #4
 80041c2:	438a      	bics	r2, r1
 80041c4:	60da      	str	r2, [r3, #12]
  /* Disable the Capture compare and the Input Capture channels
  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
  whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2200      	movs	r2, #0
 80041cc:	2100      	movs	r1, #0
 80041ce:	0018      	movs	r0, r3
 80041d0:	f000 ff00 	bl	8004fd4 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2200      	movs	r2, #0
 80041da:	2104      	movs	r1, #4
 80041dc:	0018      	movs	r0, r3
 80041de:	f000 fef9 	bl	8004fd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a27      	ldr	r2, [pc, #156]	@ (8004284 <HAL_TIM_OnePulse_Stop_IT+0xe8>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d009      	beq.n	8004200 <HAL_TIM_OnePulse_Stop_IT+0x64>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a25      	ldr	r2, [pc, #148]	@ (8004288 <HAL_TIM_OnePulse_Stop_IT+0xec>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d004      	beq.n	8004200 <HAL_TIM_OnePulse_Stop_IT+0x64>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a24      	ldr	r2, [pc, #144]	@ (800428c <HAL_TIM_OnePulse_Stop_IT+0xf0>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d101      	bne.n	8004204 <HAL_TIM_OnePulse_Stop_IT+0x68>
 8004200:	2301      	movs	r3, #1
 8004202:	e000      	b.n	8004206 <HAL_TIM_OnePulse_Stop_IT+0x6a>
 8004204:	2300      	movs	r3, #0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d013      	beq.n	8004232 <HAL_TIM_OnePulse_Stop_IT+0x96>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	6a1b      	ldr	r3, [r3, #32]
 8004210:	4a1f      	ldr	r2, [pc, #124]	@ (8004290 <HAL_TIM_OnePulse_Stop_IT+0xf4>)
 8004212:	4013      	ands	r3, r2
 8004214:	d10d      	bne.n	8004232 <HAL_TIM_OnePulse_Stop_IT+0x96>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	6a1b      	ldr	r3, [r3, #32]
 800421c:	4a1d      	ldr	r2, [pc, #116]	@ (8004294 <HAL_TIM_OnePulse_Stop_IT+0xf8>)
 800421e:	4013      	ands	r3, r2
 8004220:	d107      	bne.n	8004232 <HAL_TIM_OnePulse_Stop_IT+0x96>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	491a      	ldr	r1, [pc, #104]	@ (8004298 <HAL_TIM_OnePulse_Stop_IT+0xfc>)
 800422e:	400a      	ands	r2, r1
 8004230:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	6a1b      	ldr	r3, [r3, #32]
 8004238:	4a15      	ldr	r2, [pc, #84]	@ (8004290 <HAL_TIM_OnePulse_Stop_IT+0xf4>)
 800423a:	4013      	ands	r3, r2
 800423c:	d10d      	bne.n	800425a <HAL_TIM_OnePulse_Stop_IT+0xbe>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	6a1b      	ldr	r3, [r3, #32]
 8004244:	4a13      	ldr	r2, [pc, #76]	@ (8004294 <HAL_TIM_OnePulse_Stop_IT+0xf8>)
 8004246:	4013      	ands	r3, r2
 8004248:	d107      	bne.n	800425a <HAL_TIM_OnePulse_Stop_IT+0xbe>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2101      	movs	r1, #1
 8004256:	438a      	bics	r2, r1
 8004258:	601a      	str	r2, [r3, #0]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	223e      	movs	r2, #62	@ 0x3e
 800425e:	2101      	movs	r1, #1
 8004260:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	223f      	movs	r2, #63	@ 0x3f
 8004266:	2101      	movs	r1, #1
 8004268:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2244      	movs	r2, #68	@ 0x44
 800426e:	2101      	movs	r1, #1
 8004270:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2245      	movs	r2, #69	@ 0x45
 8004276:	2101      	movs	r1, #1
 8004278:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	0018      	movs	r0, r3
 800427e:	46bd      	mov	sp, r7
 8004280:	b002      	add	sp, #8
 8004282:	bd80      	pop	{r7, pc}
 8004284:	40012c00 	.word	0x40012c00
 8004288:	40014400 	.word	0x40014400
 800428c:	40014800 	.word	0x40014800
 8004290:	00001111 	.word	0x00001111
 8004294:	00000444 	.word	0x00000444
 8004298:	ffff7fff 	.word	0xffff7fff

0800429c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b084      	sub	sp, #16
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	2202      	movs	r2, #2
 80042b8:	4013      	ands	r3, r2
 80042ba:	d021      	beq.n	8004300 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2202      	movs	r2, #2
 80042c0:	4013      	ands	r3, r2
 80042c2:	d01d      	beq.n	8004300 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2203      	movs	r2, #3
 80042ca:	4252      	negs	r2, r2
 80042cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2201      	movs	r2, #1
 80042d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	699b      	ldr	r3, [r3, #24]
 80042da:	2203      	movs	r2, #3
 80042dc:	4013      	ands	r3, r2
 80042de:	d004      	beq.n	80042ea <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	0018      	movs	r0, r3
 80042e4:	f000 faba 	bl	800485c <HAL_TIM_IC_CaptureCallback>
 80042e8:	e007      	b.n	80042fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	0018      	movs	r0, r3
 80042ee:	f000 faad 	bl	800484c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	0018      	movs	r0, r3
 80042f6:	f000 fab9 	bl	800486c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	2204      	movs	r2, #4
 8004304:	4013      	ands	r3, r2
 8004306:	d022      	beq.n	800434e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2204      	movs	r2, #4
 800430c:	4013      	ands	r3, r2
 800430e:	d01e      	beq.n	800434e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2205      	movs	r2, #5
 8004316:	4252      	negs	r2, r2
 8004318:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2202      	movs	r2, #2
 800431e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	699a      	ldr	r2, [r3, #24]
 8004326:	23c0      	movs	r3, #192	@ 0xc0
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	4013      	ands	r3, r2
 800432c:	d004      	beq.n	8004338 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	0018      	movs	r0, r3
 8004332:	f000 fa93 	bl	800485c <HAL_TIM_IC_CaptureCallback>
 8004336:	e007      	b.n	8004348 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	0018      	movs	r0, r3
 800433c:	f000 fa86 	bl	800484c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	0018      	movs	r0, r3
 8004344:	f000 fa92 	bl	800486c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	2208      	movs	r2, #8
 8004352:	4013      	ands	r3, r2
 8004354:	d021      	beq.n	800439a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2208      	movs	r2, #8
 800435a:	4013      	ands	r3, r2
 800435c:	d01d      	beq.n	800439a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2209      	movs	r2, #9
 8004364:	4252      	negs	r2, r2
 8004366:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2204      	movs	r2, #4
 800436c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	69db      	ldr	r3, [r3, #28]
 8004374:	2203      	movs	r2, #3
 8004376:	4013      	ands	r3, r2
 8004378:	d004      	beq.n	8004384 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	0018      	movs	r0, r3
 800437e:	f000 fa6d 	bl	800485c <HAL_TIM_IC_CaptureCallback>
 8004382:	e007      	b.n	8004394 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	0018      	movs	r0, r3
 8004388:	f000 fa60 	bl	800484c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	0018      	movs	r0, r3
 8004390:	f000 fa6c 	bl	800486c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	2210      	movs	r2, #16
 800439e:	4013      	ands	r3, r2
 80043a0:	d022      	beq.n	80043e8 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2210      	movs	r2, #16
 80043a6:	4013      	ands	r3, r2
 80043a8:	d01e      	beq.n	80043e8 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2211      	movs	r2, #17
 80043b0:	4252      	negs	r2, r2
 80043b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2208      	movs	r2, #8
 80043b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	69da      	ldr	r2, [r3, #28]
 80043c0:	23c0      	movs	r3, #192	@ 0xc0
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	4013      	ands	r3, r2
 80043c6:	d004      	beq.n	80043d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	0018      	movs	r0, r3
 80043cc:	f000 fa46 	bl	800485c <HAL_TIM_IC_CaptureCallback>
 80043d0:	e007      	b.n	80043e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	0018      	movs	r0, r3
 80043d6:	f000 fa39 	bl	800484c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	0018      	movs	r0, r3
 80043de:	f000 fa45 	bl	800486c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	2201      	movs	r2, #1
 80043ec:	4013      	ands	r3, r2
 80043ee:	d00c      	beq.n	800440a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2201      	movs	r2, #1
 80043f4:	4013      	ands	r3, r2
 80043f6:	d008      	beq.n	800440a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2202      	movs	r2, #2
 80043fe:	4252      	negs	r2, r2
 8004400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	0018      	movs	r0, r3
 8004406:	f7fc fc25 	bl	8000c54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	2280      	movs	r2, #128	@ 0x80
 800440e:	4013      	ands	r3, r2
 8004410:	d00c      	beq.n	800442c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2280      	movs	r2, #128	@ 0x80
 8004416:	4013      	ands	r3, r2
 8004418:	d008      	beq.n	800442c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2281      	movs	r2, #129	@ 0x81
 8004420:	4252      	negs	r2, r2
 8004422:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	0018      	movs	r0, r3
 8004428:	f000 ff08 	bl	800523c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800442c:	68ba      	ldr	r2, [r7, #8]
 800442e:	2380      	movs	r3, #128	@ 0x80
 8004430:	005b      	lsls	r3, r3, #1
 8004432:	4013      	ands	r3, r2
 8004434:	d00b      	beq.n	800444e <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2280      	movs	r2, #128	@ 0x80
 800443a:	4013      	ands	r3, r2
 800443c:	d007      	beq.n	800444e <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a16      	ldr	r2, [pc, #88]	@ (800449c <HAL_TIM_IRQHandler+0x200>)
 8004444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	0018      	movs	r0, r3
 800444a:	f000 feff 	bl	800524c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	2240      	movs	r2, #64	@ 0x40
 8004452:	4013      	ands	r3, r2
 8004454:	d00c      	beq.n	8004470 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2240      	movs	r2, #64	@ 0x40
 800445a:	4013      	ands	r3, r2
 800445c:	d008      	beq.n	8004470 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	2241      	movs	r2, #65	@ 0x41
 8004464:	4252      	negs	r2, r2
 8004466:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	0018      	movs	r0, r3
 800446c:	f000 fa06 	bl	800487c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	2220      	movs	r2, #32
 8004474:	4013      	ands	r3, r2
 8004476:	d00c      	beq.n	8004492 <HAL_TIM_IRQHandler+0x1f6>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2220      	movs	r2, #32
 800447c:	4013      	ands	r3, r2
 800447e:	d008      	beq.n	8004492 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2221      	movs	r2, #33	@ 0x21
 8004486:	4252      	negs	r2, r2
 8004488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	0018      	movs	r0, r3
 800448e:	f000 fecd 	bl	800522c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004492:	46c0      	nop			@ (mov r8, r8)
 8004494:	46bd      	mov	sp, r7
 8004496:	b004      	add	sp, #16
 8004498:	bd80      	pop	{r7, pc}
 800449a:	46c0      	nop			@ (mov r8, r8)
 800449c:	fffffeff 	.word	0xfffffeff

080044a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b086      	sub	sp, #24
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044ac:	2317      	movs	r3, #23
 80044ae:	18fb      	adds	r3, r7, r3
 80044b0:	2200      	movs	r2, #0
 80044b2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	223c      	movs	r2, #60	@ 0x3c
 80044b8:	5c9b      	ldrb	r3, [r3, r2]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d101      	bne.n	80044c2 <HAL_TIM_PWM_ConfigChannel+0x22>
 80044be:	2302      	movs	r3, #2
 80044c0:	e0e5      	b.n	800468e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	223c      	movs	r2, #60	@ 0x3c
 80044c6:	2101      	movs	r1, #1
 80044c8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2b14      	cmp	r3, #20
 80044ce:	d900      	bls.n	80044d2 <HAL_TIM_PWM_ConfigChannel+0x32>
 80044d0:	e0d1      	b.n	8004676 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	009a      	lsls	r2, r3, #2
 80044d6:	4b70      	ldr	r3, [pc, #448]	@ (8004698 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80044d8:	18d3      	adds	r3, r2, r3
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	0011      	movs	r1, r2
 80044e6:	0018      	movs	r0, r3
 80044e8:	f000 fa3c 	bl	8004964 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	699a      	ldr	r2, [r3, #24]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2108      	movs	r1, #8
 80044f8:	430a      	orrs	r2, r1
 80044fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	699a      	ldr	r2, [r3, #24]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2104      	movs	r1, #4
 8004508:	438a      	bics	r2, r1
 800450a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6999      	ldr	r1, [r3, #24]
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	691a      	ldr	r2, [r3, #16]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	430a      	orrs	r2, r1
 800451c:	619a      	str	r2, [r3, #24]
      break;
 800451e:	e0af      	b.n	8004680 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	68ba      	ldr	r2, [r7, #8]
 8004526:	0011      	movs	r1, r2
 8004528:	0018      	movs	r0, r3
 800452a:	f000 fa9b 	bl	8004a64 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	699a      	ldr	r2, [r3, #24]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2180      	movs	r1, #128	@ 0x80
 800453a:	0109      	lsls	r1, r1, #4
 800453c:	430a      	orrs	r2, r1
 800453e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	699a      	ldr	r2, [r3, #24]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4954      	ldr	r1, [pc, #336]	@ (800469c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800454c:	400a      	ands	r2, r1
 800454e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	6999      	ldr	r1, [r3, #24]
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	691b      	ldr	r3, [r3, #16]
 800455a:	021a      	lsls	r2, r3, #8
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	430a      	orrs	r2, r1
 8004562:	619a      	str	r2, [r3, #24]
      break;
 8004564:	e08c      	b.n	8004680 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	68ba      	ldr	r2, [r7, #8]
 800456c:	0011      	movs	r1, r2
 800456e:	0018      	movs	r0, r3
 8004570:	f000 faf6 	bl	8004b60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	69da      	ldr	r2, [r3, #28]
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	2108      	movs	r1, #8
 8004580:	430a      	orrs	r2, r1
 8004582:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	69da      	ldr	r2, [r3, #28]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2104      	movs	r1, #4
 8004590:	438a      	bics	r2, r1
 8004592:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	69d9      	ldr	r1, [r3, #28]
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	691a      	ldr	r2, [r3, #16]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	430a      	orrs	r2, r1
 80045a4:	61da      	str	r2, [r3, #28]
      break;
 80045a6:	e06b      	b.n	8004680 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68ba      	ldr	r2, [r7, #8]
 80045ae:	0011      	movs	r1, r2
 80045b0:	0018      	movs	r0, r3
 80045b2:	f000 fb57 	bl	8004c64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	69da      	ldr	r2, [r3, #28]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2180      	movs	r1, #128	@ 0x80
 80045c2:	0109      	lsls	r1, r1, #4
 80045c4:	430a      	orrs	r2, r1
 80045c6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	69da      	ldr	r2, [r3, #28]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4932      	ldr	r1, [pc, #200]	@ (800469c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80045d4:	400a      	ands	r2, r1
 80045d6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	69d9      	ldr	r1, [r3, #28]
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	021a      	lsls	r2, r3, #8
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	430a      	orrs	r2, r1
 80045ea:	61da      	str	r2, [r3, #28]
      break;
 80045ec:	e048      	b.n	8004680 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68ba      	ldr	r2, [r7, #8]
 80045f4:	0011      	movs	r1, r2
 80045f6:	0018      	movs	r0, r3
 80045f8:	f000 fb98 	bl	8004d2c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	2108      	movs	r1, #8
 8004608:	430a      	orrs	r2, r1
 800460a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2104      	movs	r1, #4
 8004618:	438a      	bics	r2, r1
 800461a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	691a      	ldr	r2, [r3, #16]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	430a      	orrs	r2, r1
 800462c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800462e:	e027      	b.n	8004680 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	0011      	movs	r1, r2
 8004638:	0018      	movs	r0, r3
 800463a:	f000 fbd1 	bl	8004de0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2180      	movs	r1, #128	@ 0x80
 800464a:	0109      	lsls	r1, r1, #4
 800464c:	430a      	orrs	r2, r1
 800464e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4910      	ldr	r1, [pc, #64]	@ (800469c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800465c:	400a      	ands	r2, r1
 800465e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	691b      	ldr	r3, [r3, #16]
 800466a:	021a      	lsls	r2, r3, #8
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	430a      	orrs	r2, r1
 8004672:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004674:	e004      	b.n	8004680 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8004676:	2317      	movs	r3, #23
 8004678:	18fb      	adds	r3, r7, r3
 800467a:	2201      	movs	r2, #1
 800467c:	701a      	strb	r2, [r3, #0]
      break;
 800467e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	223c      	movs	r2, #60	@ 0x3c
 8004684:	2100      	movs	r1, #0
 8004686:	5499      	strb	r1, [r3, r2]

  return status;
 8004688:	2317      	movs	r3, #23
 800468a:	18fb      	adds	r3, r7, r3
 800468c:	781b      	ldrb	r3, [r3, #0]
}
 800468e:	0018      	movs	r0, r3
 8004690:	46bd      	mov	sp, r7
 8004692:	b006      	add	sp, #24
 8004694:	bd80      	pop	{r7, pc}
 8004696:	46c0      	nop			@ (mov r8, r8)
 8004698:	0800530c 	.word	0x0800530c
 800469c:	fffffbff 	.word	0xfffffbff

080046a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046aa:	230f      	movs	r3, #15
 80046ac:	18fb      	adds	r3, r7, r3
 80046ae:	2200      	movs	r2, #0
 80046b0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	223c      	movs	r2, #60	@ 0x3c
 80046b6:	5c9b      	ldrb	r3, [r3, r2]
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d101      	bne.n	80046c0 <HAL_TIM_ConfigClockSource+0x20>
 80046bc:	2302      	movs	r3, #2
 80046be:	e0bc      	b.n	800483a <HAL_TIM_ConfigClockSource+0x19a>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	223c      	movs	r2, #60	@ 0x3c
 80046c4:	2101      	movs	r1, #1
 80046c6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	223d      	movs	r2, #61	@ 0x3d
 80046cc:	2102      	movs	r1, #2
 80046ce:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	4a5a      	ldr	r2, [pc, #360]	@ (8004844 <HAL_TIM_ConfigClockSource+0x1a4>)
 80046dc:	4013      	ands	r3, r2
 80046de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	4a59      	ldr	r2, [pc, #356]	@ (8004848 <HAL_TIM_ConfigClockSource+0x1a8>)
 80046e4:	4013      	ands	r3, r2
 80046e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	68ba      	ldr	r2, [r7, #8]
 80046ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2280      	movs	r2, #128	@ 0x80
 80046f6:	0192      	lsls	r2, r2, #6
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d040      	beq.n	800477e <HAL_TIM_ConfigClockSource+0xde>
 80046fc:	2280      	movs	r2, #128	@ 0x80
 80046fe:	0192      	lsls	r2, r2, #6
 8004700:	4293      	cmp	r3, r2
 8004702:	d900      	bls.n	8004706 <HAL_TIM_ConfigClockSource+0x66>
 8004704:	e088      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x178>
 8004706:	2280      	movs	r2, #128	@ 0x80
 8004708:	0152      	lsls	r2, r2, #5
 800470a:	4293      	cmp	r3, r2
 800470c:	d100      	bne.n	8004710 <HAL_TIM_ConfigClockSource+0x70>
 800470e:	e088      	b.n	8004822 <HAL_TIM_ConfigClockSource+0x182>
 8004710:	2280      	movs	r2, #128	@ 0x80
 8004712:	0152      	lsls	r2, r2, #5
 8004714:	4293      	cmp	r3, r2
 8004716:	d900      	bls.n	800471a <HAL_TIM_ConfigClockSource+0x7a>
 8004718:	e07e      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x178>
 800471a:	2b70      	cmp	r3, #112	@ 0x70
 800471c:	d018      	beq.n	8004750 <HAL_TIM_ConfigClockSource+0xb0>
 800471e:	d900      	bls.n	8004722 <HAL_TIM_ConfigClockSource+0x82>
 8004720:	e07a      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x178>
 8004722:	2b60      	cmp	r3, #96	@ 0x60
 8004724:	d04f      	beq.n	80047c6 <HAL_TIM_ConfigClockSource+0x126>
 8004726:	d900      	bls.n	800472a <HAL_TIM_ConfigClockSource+0x8a>
 8004728:	e076      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x178>
 800472a:	2b50      	cmp	r3, #80	@ 0x50
 800472c:	d03b      	beq.n	80047a6 <HAL_TIM_ConfigClockSource+0x106>
 800472e:	d900      	bls.n	8004732 <HAL_TIM_ConfigClockSource+0x92>
 8004730:	e072      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x178>
 8004732:	2b40      	cmp	r3, #64	@ 0x40
 8004734:	d057      	beq.n	80047e6 <HAL_TIM_ConfigClockSource+0x146>
 8004736:	d900      	bls.n	800473a <HAL_TIM_ConfigClockSource+0x9a>
 8004738:	e06e      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x178>
 800473a:	2b30      	cmp	r3, #48	@ 0x30
 800473c:	d063      	beq.n	8004806 <HAL_TIM_ConfigClockSource+0x166>
 800473e:	d86b      	bhi.n	8004818 <HAL_TIM_ConfigClockSource+0x178>
 8004740:	2b20      	cmp	r3, #32
 8004742:	d060      	beq.n	8004806 <HAL_TIM_ConfigClockSource+0x166>
 8004744:	d868      	bhi.n	8004818 <HAL_TIM_ConfigClockSource+0x178>
 8004746:	2b00      	cmp	r3, #0
 8004748:	d05d      	beq.n	8004806 <HAL_TIM_ConfigClockSource+0x166>
 800474a:	2b10      	cmp	r3, #16
 800474c:	d05b      	beq.n	8004806 <HAL_TIM_ConfigClockSource+0x166>
 800474e:	e063      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004760:	f000 fc18 	bl	8004f94 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	2277      	movs	r2, #119	@ 0x77
 8004770:	4313      	orrs	r3, r2
 8004772:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	609a      	str	r2, [r3, #8]
      break;
 800477c:	e052      	b.n	8004824 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800478e:	f000 fc01 	bl	8004f94 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	689a      	ldr	r2, [r3, #8]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	2180      	movs	r1, #128	@ 0x80
 800479e:	01c9      	lsls	r1, r1, #7
 80047a0:	430a      	orrs	r2, r1
 80047a2:	609a      	str	r2, [r3, #8]
      break;
 80047a4:	e03e      	b.n	8004824 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047b2:	001a      	movs	r2, r3
 80047b4:	f000 fb72 	bl	8004e9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2150      	movs	r1, #80	@ 0x50
 80047be:	0018      	movs	r0, r3
 80047c0:	f000 fbcc 	bl	8004f5c <TIM_ITRx_SetConfig>
      break;
 80047c4:	e02e      	b.n	8004824 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047d2:	001a      	movs	r2, r3
 80047d4:	f000 fb90 	bl	8004ef8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2160      	movs	r1, #96	@ 0x60
 80047de:	0018      	movs	r0, r3
 80047e0:	f000 fbbc 	bl	8004f5c <TIM_ITRx_SetConfig>
      break;
 80047e4:	e01e      	b.n	8004824 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047f2:	001a      	movs	r2, r3
 80047f4:	f000 fb52 	bl	8004e9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2140      	movs	r1, #64	@ 0x40
 80047fe:	0018      	movs	r0, r3
 8004800:	f000 fbac 	bl	8004f5c <TIM_ITRx_SetConfig>
      break;
 8004804:	e00e      	b.n	8004824 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	0019      	movs	r1, r3
 8004810:	0010      	movs	r0, r2
 8004812:	f000 fba3 	bl	8004f5c <TIM_ITRx_SetConfig>
      break;
 8004816:	e005      	b.n	8004824 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004818:	230f      	movs	r3, #15
 800481a:	18fb      	adds	r3, r7, r3
 800481c:	2201      	movs	r2, #1
 800481e:	701a      	strb	r2, [r3, #0]
      break;
 8004820:	e000      	b.n	8004824 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004822:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	223d      	movs	r2, #61	@ 0x3d
 8004828:	2101      	movs	r1, #1
 800482a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	223c      	movs	r2, #60	@ 0x3c
 8004830:	2100      	movs	r1, #0
 8004832:	5499      	strb	r1, [r3, r2]

  return status;
 8004834:	230f      	movs	r3, #15
 8004836:	18fb      	adds	r3, r7, r3
 8004838:	781b      	ldrb	r3, [r3, #0]
}
 800483a:	0018      	movs	r0, r3
 800483c:	46bd      	mov	sp, r7
 800483e:	b004      	add	sp, #16
 8004840:	bd80      	pop	{r7, pc}
 8004842:	46c0      	nop			@ (mov r8, r8)
 8004844:	ffceff88 	.word	0xffceff88
 8004848:	ffff00ff 	.word	0xffff00ff

0800484c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004854:	46c0      	nop			@ (mov r8, r8)
 8004856:	46bd      	mov	sp, r7
 8004858:	b002      	add	sp, #8
 800485a:	bd80      	pop	{r7, pc}

0800485c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004864:	46c0      	nop			@ (mov r8, r8)
 8004866:	46bd      	mov	sp, r7
 8004868:	b002      	add	sp, #8
 800486a:	bd80      	pop	{r7, pc}

0800486c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b082      	sub	sp, #8
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004874:	46c0      	nop			@ (mov r8, r8)
 8004876:	46bd      	mov	sp, r7
 8004878:	b002      	add	sp, #8
 800487a:	bd80      	pop	{r7, pc}

0800487c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004884:	46c0      	nop			@ (mov r8, r8)
 8004886:	46bd      	mov	sp, r7
 8004888:	b002      	add	sp, #8
 800488a:	bd80      	pop	{r7, pc}

0800488c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a2b      	ldr	r2, [pc, #172]	@ (800494c <TIM_Base_SetConfig+0xc0>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d003      	beq.n	80048ac <TIM_Base_SetConfig+0x20>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a2a      	ldr	r2, [pc, #168]	@ (8004950 <TIM_Base_SetConfig+0xc4>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d108      	bne.n	80048be <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2270      	movs	r2, #112	@ 0x70
 80048b0:	4393      	bics	r3, r2
 80048b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a22      	ldr	r2, [pc, #136]	@ (800494c <TIM_Base_SetConfig+0xc0>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d00f      	beq.n	80048e6 <TIM_Base_SetConfig+0x5a>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a21      	ldr	r2, [pc, #132]	@ (8004950 <TIM_Base_SetConfig+0xc4>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d00b      	beq.n	80048e6 <TIM_Base_SetConfig+0x5a>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a20      	ldr	r2, [pc, #128]	@ (8004954 <TIM_Base_SetConfig+0xc8>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d007      	beq.n	80048e6 <TIM_Base_SetConfig+0x5a>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a1f      	ldr	r2, [pc, #124]	@ (8004958 <TIM_Base_SetConfig+0xcc>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d003      	beq.n	80048e6 <TIM_Base_SetConfig+0x5a>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a1e      	ldr	r2, [pc, #120]	@ (800495c <TIM_Base_SetConfig+0xd0>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d108      	bne.n	80048f8 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004960 <TIM_Base_SetConfig+0xd4>)
 80048ea:	4013      	ands	r3, r2
 80048ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	68fa      	ldr	r2, [r7, #12]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2280      	movs	r2, #128	@ 0x80
 80048fc:	4393      	bics	r3, r2
 80048fe:	001a      	movs	r2, r3
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	695b      	ldr	r3, [r3, #20]
 8004904:	4313      	orrs	r3, r2
 8004906:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	689a      	ldr	r2, [r3, #8]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a0a      	ldr	r2, [pc, #40]	@ (800494c <TIM_Base_SetConfig+0xc0>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d007      	beq.n	8004936 <TIM_Base_SetConfig+0xaa>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a0b      	ldr	r2, [pc, #44]	@ (8004958 <TIM_Base_SetConfig+0xcc>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d003      	beq.n	8004936 <TIM_Base_SetConfig+0xaa>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a0a      	ldr	r2, [pc, #40]	@ (800495c <TIM_Base_SetConfig+0xd0>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d103      	bne.n	800493e <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	691a      	ldr	r2, [r3, #16]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2201      	movs	r2, #1
 8004942:	615a      	str	r2, [r3, #20]
}
 8004944:	46c0      	nop			@ (mov r8, r8)
 8004946:	46bd      	mov	sp, r7
 8004948:	b004      	add	sp, #16
 800494a:	bd80      	pop	{r7, pc}
 800494c:	40012c00 	.word	0x40012c00
 8004950:	40000400 	.word	0x40000400
 8004954:	40002000 	.word	0x40002000
 8004958:	40014400 	.word	0x40014400
 800495c:	40014800 	.word	0x40014800
 8004960:	fffffcff 	.word	0xfffffcff

08004964 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b086      	sub	sp, #24
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a1b      	ldr	r3, [r3, #32]
 8004978:	2201      	movs	r2, #1
 800497a:	4393      	bics	r3, r2
 800497c:	001a      	movs	r2, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	4a2e      	ldr	r2, [pc, #184]	@ (8004a4c <TIM_OC1_SetConfig+0xe8>)
 8004992:	4013      	ands	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2203      	movs	r2, #3
 800499a:	4393      	bics	r3, r2
 800499c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	2202      	movs	r2, #2
 80049ac:	4393      	bics	r3, r2
 80049ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a24      	ldr	r2, [pc, #144]	@ (8004a50 <TIM_OC1_SetConfig+0xec>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d007      	beq.n	80049d2 <TIM_OC1_SetConfig+0x6e>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a23      	ldr	r2, [pc, #140]	@ (8004a54 <TIM_OC1_SetConfig+0xf0>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d003      	beq.n	80049d2 <TIM_OC1_SetConfig+0x6e>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a22      	ldr	r2, [pc, #136]	@ (8004a58 <TIM_OC1_SetConfig+0xf4>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d10c      	bne.n	80049ec <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	2208      	movs	r2, #8
 80049d6:	4393      	bics	r3, r2
 80049d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	697a      	ldr	r2, [r7, #20]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	2204      	movs	r2, #4
 80049e8:	4393      	bics	r3, r2
 80049ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a18      	ldr	r2, [pc, #96]	@ (8004a50 <TIM_OC1_SetConfig+0xec>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d007      	beq.n	8004a04 <TIM_OC1_SetConfig+0xa0>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a17      	ldr	r2, [pc, #92]	@ (8004a54 <TIM_OC1_SetConfig+0xf0>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d003      	beq.n	8004a04 <TIM_OC1_SetConfig+0xa0>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a16      	ldr	r2, [pc, #88]	@ (8004a58 <TIM_OC1_SetConfig+0xf4>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d111      	bne.n	8004a28 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	4a15      	ldr	r2, [pc, #84]	@ (8004a5c <TIM_OC1_SetConfig+0xf8>)
 8004a08:	4013      	ands	r3, r2
 8004a0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	4a14      	ldr	r2, [pc, #80]	@ (8004a60 <TIM_OC1_SetConfig+0xfc>)
 8004a10:	4013      	ands	r3, r2
 8004a12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	695b      	ldr	r3, [r3, #20]
 8004a18:	693a      	ldr	r2, [r7, #16]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	693a      	ldr	r2, [r7, #16]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	693a      	ldr	r2, [r7, #16]
 8004a2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	685a      	ldr	r2, [r3, #4]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	697a      	ldr	r2, [r7, #20]
 8004a40:	621a      	str	r2, [r3, #32]
}
 8004a42:	46c0      	nop			@ (mov r8, r8)
 8004a44:	46bd      	mov	sp, r7
 8004a46:	b006      	add	sp, #24
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	46c0      	nop			@ (mov r8, r8)
 8004a4c:	fffeff8f 	.word	0xfffeff8f
 8004a50:	40012c00 	.word	0x40012c00
 8004a54:	40014400 	.word	0x40014400
 8004a58:	40014800 	.word	0x40014800
 8004a5c:	fffffeff 	.word	0xfffffeff
 8004a60:	fffffdff 	.word	0xfffffdff

08004a64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b086      	sub	sp, #24
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a1b      	ldr	r3, [r3, #32]
 8004a72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6a1b      	ldr	r3, [r3, #32]
 8004a78:	2210      	movs	r2, #16
 8004a7a:	4393      	bics	r3, r2
 8004a7c:	001a      	movs	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	699b      	ldr	r3, [r3, #24]
 8004a8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	4a2c      	ldr	r2, [pc, #176]	@ (8004b44 <TIM_OC2_SetConfig+0xe0>)
 8004a92:	4013      	ands	r3, r2
 8004a94:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	4a2b      	ldr	r2, [pc, #172]	@ (8004b48 <TIM_OC2_SetConfig+0xe4>)
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	021b      	lsls	r3, r3, #8
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	2220      	movs	r2, #32
 8004aae:	4393      	bics	r3, r2
 8004ab0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	011b      	lsls	r3, r3, #4
 8004ab8:	697a      	ldr	r2, [r7, #20]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a22      	ldr	r2, [pc, #136]	@ (8004b4c <TIM_OC2_SetConfig+0xe8>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d10d      	bne.n	8004ae2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	2280      	movs	r2, #128	@ 0x80
 8004aca:	4393      	bics	r3, r2
 8004acc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	011b      	lsls	r3, r3, #4
 8004ad4:	697a      	ldr	r2, [r7, #20]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	2240      	movs	r2, #64	@ 0x40
 8004ade:	4393      	bics	r3, r2
 8004ae0:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a19      	ldr	r2, [pc, #100]	@ (8004b4c <TIM_OC2_SetConfig+0xe8>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d007      	beq.n	8004afa <TIM_OC2_SetConfig+0x96>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a18      	ldr	r2, [pc, #96]	@ (8004b50 <TIM_OC2_SetConfig+0xec>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d003      	beq.n	8004afa <TIM_OC2_SetConfig+0x96>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a17      	ldr	r2, [pc, #92]	@ (8004b54 <TIM_OC2_SetConfig+0xf0>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d113      	bne.n	8004b22 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	4a16      	ldr	r2, [pc, #88]	@ (8004b58 <TIM_OC2_SetConfig+0xf4>)
 8004afe:	4013      	ands	r3, r2
 8004b00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	4a15      	ldr	r2, [pc, #84]	@ (8004b5c <TIM_OC2_SetConfig+0xf8>)
 8004b06:	4013      	ands	r3, r2
 8004b08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	699b      	ldr	r3, [r3, #24]
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	693a      	ldr	r2, [r7, #16]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	693a      	ldr	r2, [r7, #16]
 8004b26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	68fa      	ldr	r2, [r7, #12]
 8004b2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	685a      	ldr	r2, [r3, #4]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	697a      	ldr	r2, [r7, #20]
 8004b3a:	621a      	str	r2, [r3, #32]
}
 8004b3c:	46c0      	nop			@ (mov r8, r8)
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	b006      	add	sp, #24
 8004b42:	bd80      	pop	{r7, pc}
 8004b44:	feff8fff 	.word	0xfeff8fff
 8004b48:	fffffcff 	.word	0xfffffcff
 8004b4c:	40012c00 	.word	0x40012c00
 8004b50:	40014400 	.word	0x40014400
 8004b54:	40014800 	.word	0x40014800
 8004b58:	fffffbff 	.word	0xfffffbff
 8004b5c:	fffff7ff 	.word	0xfffff7ff

08004b60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6a1b      	ldr	r3, [r3, #32]
 8004b6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a1b      	ldr	r3, [r3, #32]
 8004b74:	4a31      	ldr	r2, [pc, #196]	@ (8004c3c <TIM_OC3_SetConfig+0xdc>)
 8004b76:	401a      	ands	r2, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	69db      	ldr	r3, [r3, #28]
 8004b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4a2d      	ldr	r2, [pc, #180]	@ (8004c40 <TIM_OC3_SetConfig+0xe0>)
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2203      	movs	r2, #3
 8004b94:	4393      	bics	r3, r2
 8004b96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68fa      	ldr	r2, [r7, #12]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	4a27      	ldr	r2, [pc, #156]	@ (8004c44 <TIM_OC3_SetConfig+0xe4>)
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	021b      	lsls	r3, r3, #8
 8004bb0:	697a      	ldr	r2, [r7, #20]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a23      	ldr	r2, [pc, #140]	@ (8004c48 <TIM_OC3_SetConfig+0xe8>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d10d      	bne.n	8004bda <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	4a22      	ldr	r2, [pc, #136]	@ (8004c4c <TIM_OC3_SetConfig+0xec>)
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	021b      	lsls	r3, r3, #8
 8004bcc:	697a      	ldr	r2, [r7, #20]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	4a1e      	ldr	r2, [pc, #120]	@ (8004c50 <TIM_OC3_SetConfig+0xf0>)
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a1a      	ldr	r2, [pc, #104]	@ (8004c48 <TIM_OC3_SetConfig+0xe8>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d007      	beq.n	8004bf2 <TIM_OC3_SetConfig+0x92>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a1b      	ldr	r2, [pc, #108]	@ (8004c54 <TIM_OC3_SetConfig+0xf4>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d003      	beq.n	8004bf2 <TIM_OC3_SetConfig+0x92>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a1a      	ldr	r2, [pc, #104]	@ (8004c58 <TIM_OC3_SetConfig+0xf8>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d113      	bne.n	8004c1a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	4a19      	ldr	r2, [pc, #100]	@ (8004c5c <TIM_OC3_SetConfig+0xfc>)
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	4a18      	ldr	r2, [pc, #96]	@ (8004c60 <TIM_OC3_SetConfig+0x100>)
 8004bfe:	4013      	ands	r3, r2
 8004c00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	011b      	lsls	r3, r3, #4
 8004c08:	693a      	ldr	r2, [r7, #16]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	011b      	lsls	r3, r3, #4
 8004c14:	693a      	ldr	r2, [r7, #16]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	693a      	ldr	r2, [r7, #16]
 8004c1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	685a      	ldr	r2, [r3, #4]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	697a      	ldr	r2, [r7, #20]
 8004c32:	621a      	str	r2, [r3, #32]
}
 8004c34:	46c0      	nop			@ (mov r8, r8)
 8004c36:	46bd      	mov	sp, r7
 8004c38:	b006      	add	sp, #24
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	fffffeff 	.word	0xfffffeff
 8004c40:	fffeff8f 	.word	0xfffeff8f
 8004c44:	fffffdff 	.word	0xfffffdff
 8004c48:	40012c00 	.word	0x40012c00
 8004c4c:	fffff7ff 	.word	0xfffff7ff
 8004c50:	fffffbff 	.word	0xfffffbff
 8004c54:	40014400 	.word	0x40014400
 8004c58:	40014800 	.word	0x40014800
 8004c5c:	ffffefff 	.word	0xffffefff
 8004c60:	ffffdfff 	.word	0xffffdfff

08004c64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b086      	sub	sp, #24
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a1b      	ldr	r3, [r3, #32]
 8004c72:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6a1b      	ldr	r3, [r3, #32]
 8004c78:	4a24      	ldr	r2, [pc, #144]	@ (8004d0c <TIM_OC4_SetConfig+0xa8>)
 8004c7a:	401a      	ands	r2, r3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	69db      	ldr	r3, [r3, #28]
 8004c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	4a20      	ldr	r2, [pc, #128]	@ (8004d10 <TIM_OC4_SetConfig+0xac>)
 8004c90:	4013      	ands	r3, r2
 8004c92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	4a1f      	ldr	r2, [pc, #124]	@ (8004d14 <TIM_OC4_SetConfig+0xb0>)
 8004c98:	4013      	ands	r3, r2
 8004c9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	021b      	lsls	r3, r3, #8
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	4a1b      	ldr	r2, [pc, #108]	@ (8004d18 <TIM_OC4_SetConfig+0xb4>)
 8004cac:	4013      	ands	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	031b      	lsls	r3, r3, #12
 8004cb6:	693a      	ldr	r2, [r7, #16]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4a17      	ldr	r2, [pc, #92]	@ (8004d1c <TIM_OC4_SetConfig+0xb8>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d007      	beq.n	8004cd4 <TIM_OC4_SetConfig+0x70>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a16      	ldr	r2, [pc, #88]	@ (8004d20 <TIM_OC4_SetConfig+0xbc>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d003      	beq.n	8004cd4 <TIM_OC4_SetConfig+0x70>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a15      	ldr	r2, [pc, #84]	@ (8004d24 <TIM_OC4_SetConfig+0xc0>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d109      	bne.n	8004ce8 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	4a14      	ldr	r2, [pc, #80]	@ (8004d28 <TIM_OC4_SetConfig+0xc4>)
 8004cd8:	4013      	ands	r3, r2
 8004cda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	695b      	ldr	r3, [r3, #20]
 8004ce0:	019b      	lsls	r3, r3, #6
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	68fa      	ldr	r2, [r7, #12]
 8004cf2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	685a      	ldr	r2, [r3, #4]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	693a      	ldr	r2, [r7, #16]
 8004d00:	621a      	str	r2, [r3, #32]
}
 8004d02:	46c0      	nop			@ (mov r8, r8)
 8004d04:	46bd      	mov	sp, r7
 8004d06:	b006      	add	sp, #24
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	46c0      	nop			@ (mov r8, r8)
 8004d0c:	ffffefff 	.word	0xffffefff
 8004d10:	feff8fff 	.word	0xfeff8fff
 8004d14:	fffffcff 	.word	0xfffffcff
 8004d18:	ffffdfff 	.word	0xffffdfff
 8004d1c:	40012c00 	.word	0x40012c00
 8004d20:	40014400 	.word	0x40014400
 8004d24:	40014800 	.word	0x40014800
 8004d28:	ffffbfff 	.word	0xffffbfff

08004d2c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a1b      	ldr	r3, [r3, #32]
 8004d3a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6a1b      	ldr	r3, [r3, #32]
 8004d40:	4a21      	ldr	r2, [pc, #132]	@ (8004dc8 <TIM_OC5_SetConfig+0x9c>)
 8004d42:	401a      	ands	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	4a1d      	ldr	r2, [pc, #116]	@ (8004dcc <TIM_OC5_SetConfig+0xa0>)
 8004d58:	4013      	ands	r3, r2
 8004d5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	68fa      	ldr	r2, [r7, #12]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	4a19      	ldr	r2, [pc, #100]	@ (8004dd0 <TIM_OC5_SetConfig+0xa4>)
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	041b      	lsls	r3, r3, #16
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a15      	ldr	r2, [pc, #84]	@ (8004dd4 <TIM_OC5_SetConfig+0xa8>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d007      	beq.n	8004d92 <TIM_OC5_SetConfig+0x66>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a14      	ldr	r2, [pc, #80]	@ (8004dd8 <TIM_OC5_SetConfig+0xac>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d003      	beq.n	8004d92 <TIM_OC5_SetConfig+0x66>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a13      	ldr	r2, [pc, #76]	@ (8004ddc <TIM_OC5_SetConfig+0xb0>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d109      	bne.n	8004da6 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	4a0c      	ldr	r2, [pc, #48]	@ (8004dc8 <TIM_OC5_SetConfig+0x9c>)
 8004d96:	4013      	ands	r3, r2
 8004d98:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	021b      	lsls	r3, r3, #8
 8004da0:	697a      	ldr	r2, [r7, #20]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	697a      	ldr	r2, [r7, #20]
 8004daa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	685a      	ldr	r2, [r3, #4]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	693a      	ldr	r2, [r7, #16]
 8004dbe:	621a      	str	r2, [r3, #32]
}
 8004dc0:	46c0      	nop			@ (mov r8, r8)
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	b006      	add	sp, #24
 8004dc6:	bd80      	pop	{r7, pc}
 8004dc8:	fffeffff 	.word	0xfffeffff
 8004dcc:	fffeff8f 	.word	0xfffeff8f
 8004dd0:	fffdffff 	.word	0xfffdffff
 8004dd4:	40012c00 	.word	0x40012c00
 8004dd8:	40014400 	.word	0x40014400
 8004ddc:	40014800 	.word	0x40014800

08004de0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a1b      	ldr	r3, [r3, #32]
 8004dee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a1b      	ldr	r3, [r3, #32]
 8004df4:	4a22      	ldr	r2, [pc, #136]	@ (8004e80 <TIM_OC6_SetConfig+0xa0>)
 8004df6:	401a      	ands	r2, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	4a1e      	ldr	r2, [pc, #120]	@ (8004e84 <TIM_OC6_SetConfig+0xa4>)
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	021b      	lsls	r3, r3, #8
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	4a1a      	ldr	r2, [pc, #104]	@ (8004e88 <TIM_OC6_SetConfig+0xa8>)
 8004e20:	4013      	ands	r3, r2
 8004e22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	051b      	lsls	r3, r3, #20
 8004e2a:	693a      	ldr	r2, [r7, #16]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4a16      	ldr	r2, [pc, #88]	@ (8004e8c <TIM_OC6_SetConfig+0xac>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d007      	beq.n	8004e48 <TIM_OC6_SetConfig+0x68>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a15      	ldr	r2, [pc, #84]	@ (8004e90 <TIM_OC6_SetConfig+0xb0>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d003      	beq.n	8004e48 <TIM_OC6_SetConfig+0x68>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a14      	ldr	r2, [pc, #80]	@ (8004e94 <TIM_OC6_SetConfig+0xb4>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d109      	bne.n	8004e5c <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	4a13      	ldr	r2, [pc, #76]	@ (8004e98 <TIM_OC6_SetConfig+0xb8>)
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	695b      	ldr	r3, [r3, #20]
 8004e54:	029b      	lsls	r3, r3, #10
 8004e56:	697a      	ldr	r2, [r7, #20]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	697a      	ldr	r2, [r7, #20]
 8004e60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	68fa      	ldr	r2, [r7, #12]
 8004e66:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	685a      	ldr	r2, [r3, #4]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	621a      	str	r2, [r3, #32]
}
 8004e76:	46c0      	nop			@ (mov r8, r8)
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	b006      	add	sp, #24
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	46c0      	nop			@ (mov r8, r8)
 8004e80:	ffefffff 	.word	0xffefffff
 8004e84:	feff8fff 	.word	0xfeff8fff
 8004e88:	ffdfffff 	.word	0xffdfffff
 8004e8c:	40012c00 	.word	0x40012c00
 8004e90:	40014400 	.word	0x40014400
 8004e94:	40014800 	.word	0x40014800
 8004e98:	fffbffff 	.word	0xfffbffff

08004e9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b086      	sub	sp, #24
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6a1b      	ldr	r3, [r3, #32]
 8004eac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6a1b      	ldr	r3, [r3, #32]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	4393      	bics	r3, r2
 8004eb6:	001a      	movs	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	699b      	ldr	r3, [r3, #24]
 8004ec0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	22f0      	movs	r2, #240	@ 0xf0
 8004ec6:	4393      	bics	r3, r2
 8004ec8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	011b      	lsls	r3, r3, #4
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	220a      	movs	r2, #10
 8004ed8:	4393      	bics	r3, r2
 8004eda:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004edc:	697a      	ldr	r2, [r7, #20]
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	693a      	ldr	r2, [r7, #16]
 8004ee8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	621a      	str	r2, [r3, #32]
}
 8004ef0:	46c0      	nop			@ (mov r8, r8)
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	b006      	add	sp, #24
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b086      	sub	sp, #24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6a1b      	ldr	r3, [r3, #32]
 8004f08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6a1b      	ldr	r3, [r3, #32]
 8004f0e:	2210      	movs	r2, #16
 8004f10:	4393      	bics	r3, r2
 8004f12:	001a      	movs	r2, r3
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	699b      	ldr	r3, [r3, #24]
 8004f1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	4a0d      	ldr	r2, [pc, #52]	@ (8004f58 <TIM_TI2_ConfigInputStage+0x60>)
 8004f22:	4013      	ands	r3, r2
 8004f24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	031b      	lsls	r3, r3, #12
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	22a0      	movs	r2, #160	@ 0xa0
 8004f34:	4393      	bics	r3, r2
 8004f36:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	011b      	lsls	r3, r3, #4
 8004f3c:	697a      	ldr	r2, [r7, #20]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	693a      	ldr	r2, [r7, #16]
 8004f46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	621a      	str	r2, [r3, #32]
}
 8004f4e:	46c0      	nop			@ (mov r8, r8)
 8004f50:	46bd      	mov	sp, r7
 8004f52:	b006      	add	sp, #24
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	46c0      	nop			@ (mov r8, r8)
 8004f58:	ffff0fff 	.word	0xffff0fff

08004f5c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	4a08      	ldr	r2, [pc, #32]	@ (8004f90 <TIM_ITRx_SetConfig+0x34>)
 8004f70:	4013      	ands	r3, r2
 8004f72:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f74:	683a      	ldr	r2, [r7, #0]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	2207      	movs	r2, #7
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	68fa      	ldr	r2, [r7, #12]
 8004f84:	609a      	str	r2, [r3, #8]
}
 8004f86:	46c0      	nop			@ (mov r8, r8)
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	b004      	add	sp, #16
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	46c0      	nop			@ (mov r8, r8)
 8004f90:	ffcfff8f 	.word	0xffcfff8f

08004f94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b086      	sub	sp, #24
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	607a      	str	r2, [r7, #4]
 8004fa0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	4a09      	ldr	r2, [pc, #36]	@ (8004fd0 <TIM_ETR_SetConfig+0x3c>)
 8004fac:	4013      	ands	r3, r2
 8004fae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	021a      	lsls	r2, r3, #8
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	431a      	orrs	r2, r3
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	697a      	ldr	r2, [r7, #20]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	697a      	ldr	r2, [r7, #20]
 8004fc6:	609a      	str	r2, [r3, #8]
}
 8004fc8:	46c0      	nop			@ (mov r8, r8)
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	b006      	add	sp, #24
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	ffff00ff 	.word	0xffff00ff

08004fd4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b086      	sub	sp, #24
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	221f      	movs	r2, #31
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	409a      	lsls	r2, r3
 8004fea:	0013      	movs	r3, r2
 8004fec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6a1b      	ldr	r3, [r3, #32]
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	43d2      	mvns	r2, r2
 8004ff6:	401a      	ands	r2, r3
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	6a1a      	ldr	r2, [r3, #32]
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	211f      	movs	r1, #31
 8005004:	400b      	ands	r3, r1
 8005006:	6879      	ldr	r1, [r7, #4]
 8005008:	4099      	lsls	r1, r3
 800500a:	000b      	movs	r3, r1
 800500c:	431a      	orrs	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	621a      	str	r2, [r3, #32]
}
 8005012:	46c0      	nop			@ (mov r8, r8)
 8005014:	46bd      	mov	sp, r7
 8005016:	b006      	add	sp, #24
 8005018:	bd80      	pop	{r7, pc}
	...

0800501c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	223c      	movs	r2, #60	@ 0x3c
 800502a:	5c9b      	ldrb	r3, [r3, r2]
 800502c:	2b01      	cmp	r3, #1
 800502e:	d101      	bne.n	8005034 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005030:	2302      	movs	r3, #2
 8005032:	e04a      	b.n	80050ca <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	223c      	movs	r2, #60	@ 0x3c
 8005038:	2101      	movs	r1, #1
 800503a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	223d      	movs	r2, #61	@ 0x3d
 8005040:	2102      	movs	r1, #2
 8005042:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a1e      	ldr	r2, [pc, #120]	@ (80050d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d108      	bne.n	8005070 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	4a1d      	ldr	r2, [pc, #116]	@ (80050d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8005062:	4013      	ands	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	68fa      	ldr	r2, [r7, #12]
 800506c:	4313      	orrs	r3, r2
 800506e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2270      	movs	r2, #112	@ 0x70
 8005074:	4393      	bics	r3, r2
 8005076:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	4313      	orrs	r3, r2
 8005080:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a11      	ldr	r2, [pc, #68]	@ (80050d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d004      	beq.n	800509e <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a10      	ldr	r2, [pc, #64]	@ (80050dc <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d10c      	bne.n	80050b8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	2280      	movs	r2, #128	@ 0x80
 80050a2:	4393      	bics	r3, r2
 80050a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	68ba      	ldr	r2, [r7, #8]
 80050ac:	4313      	orrs	r3, r2
 80050ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	68ba      	ldr	r2, [r7, #8]
 80050b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	223d      	movs	r2, #61	@ 0x3d
 80050bc:	2101      	movs	r1, #1
 80050be:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	223c      	movs	r2, #60	@ 0x3c
 80050c4:	2100      	movs	r1, #0
 80050c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050c8:	2300      	movs	r3, #0
}
 80050ca:	0018      	movs	r0, r3
 80050cc:	46bd      	mov	sp, r7
 80050ce:	b004      	add	sp, #16
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	46c0      	nop			@ (mov r8, r8)
 80050d4:	40012c00 	.word	0x40012c00
 80050d8:	ff0fffff 	.word	0xff0fffff
 80050dc:	40000400 	.word	0x40000400

080050e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80050ea:	2300      	movs	r3, #0
 80050ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	223c      	movs	r2, #60	@ 0x3c
 80050f2:	5c9b      	ldrb	r3, [r3, r2]
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d101      	bne.n	80050fc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80050f8:	2302      	movs	r3, #2
 80050fa:	e079      	b.n	80051f0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	223c      	movs	r2, #60	@ 0x3c
 8005100:	2101      	movs	r1, #1
 8005102:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	22ff      	movs	r2, #255	@ 0xff
 8005108:	4393      	bics	r3, r2
 800510a:	001a      	movs	r2, r3
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	4313      	orrs	r3, r2
 8005112:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	4a38      	ldr	r2, [pc, #224]	@ (80051f8 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8005118:	401a      	ands	r2, r3
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	4313      	orrs	r3, r2
 8005120:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	4a35      	ldr	r2, [pc, #212]	@ (80051fc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005126:	401a      	ands	r2, r3
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	4313      	orrs	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	4a33      	ldr	r2, [pc, #204]	@ (8005200 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005134:	401a      	ands	r2, r3
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4313      	orrs	r3, r2
 800513c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	4a30      	ldr	r2, [pc, #192]	@ (8005204 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005142:	401a      	ands	r2, r3
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	4313      	orrs	r3, r2
 800514a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	4a2e      	ldr	r2, [pc, #184]	@ (8005208 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8005150:	401a      	ands	r2, r3
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	695b      	ldr	r3, [r3, #20]
 8005156:	4313      	orrs	r3, r2
 8005158:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	4a2b      	ldr	r2, [pc, #172]	@ (800520c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800515e:	401a      	ands	r2, r3
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005164:	4313      	orrs	r3, r2
 8005166:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	4a29      	ldr	r2, [pc, #164]	@ (8005210 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800516c:	401a      	ands	r2, r3
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	041b      	lsls	r3, r3, #16
 8005174:	4313      	orrs	r3, r2
 8005176:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a25      	ldr	r2, [pc, #148]	@ (8005214 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d106      	bne.n	8005190 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	4a24      	ldr	r2, [pc, #144]	@ (8005218 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005186:	401a      	ands	r2, r3
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	69db      	ldr	r3, [r3, #28]
 800518c:	4313      	orrs	r3, r2
 800518e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a1f      	ldr	r2, [pc, #124]	@ (8005214 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d121      	bne.n	80051de <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	4a1f      	ldr	r2, [pc, #124]	@ (800521c <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800519e:	401a      	ands	r2, r3
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a4:	051b      	lsls	r3, r3, #20
 80051a6:	4313      	orrs	r3, r2
 80051a8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	4a1c      	ldr	r2, [pc, #112]	@ (8005220 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 80051ae:	401a      	ands	r2, r3
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	6a1b      	ldr	r3, [r3, #32]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	4a1a      	ldr	r2, [pc, #104]	@ (8005224 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 80051bc:	401a      	ands	r2, r3
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c2:	4313      	orrs	r3, r2
 80051c4:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a12      	ldr	r2, [pc, #72]	@ (8005214 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d106      	bne.n	80051de <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4a15      	ldr	r2, [pc, #84]	@ (8005228 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 80051d4:	401a      	ands	r2, r3
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051da:	4313      	orrs	r3, r2
 80051dc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68fa      	ldr	r2, [r7, #12]
 80051e4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	223c      	movs	r2, #60	@ 0x3c
 80051ea:	2100      	movs	r1, #0
 80051ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	0018      	movs	r0, r3
 80051f2:	46bd      	mov	sp, r7
 80051f4:	b004      	add	sp, #16
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	fffffcff 	.word	0xfffffcff
 80051fc:	fffffbff 	.word	0xfffffbff
 8005200:	fffff7ff 	.word	0xfffff7ff
 8005204:	ffffefff 	.word	0xffffefff
 8005208:	ffffdfff 	.word	0xffffdfff
 800520c:	ffffbfff 	.word	0xffffbfff
 8005210:	fff0ffff 	.word	0xfff0ffff
 8005214:	40012c00 	.word	0x40012c00
 8005218:	efffffff 	.word	0xefffffff
 800521c:	ff0fffff 	.word	0xff0fffff
 8005220:	feffffff 	.word	0xfeffffff
 8005224:	fdffffff 	.word	0xfdffffff
 8005228:	dfffffff 	.word	0xdfffffff

0800522c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b082      	sub	sp, #8
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005234:	46c0      	nop			@ (mov r8, r8)
 8005236:	46bd      	mov	sp, r7
 8005238:	b002      	add	sp, #8
 800523a:	bd80      	pop	{r7, pc}

0800523c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b082      	sub	sp, #8
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005244:	46c0      	nop			@ (mov r8, r8)
 8005246:	46bd      	mov	sp, r7
 8005248:	b002      	add	sp, #8
 800524a:	bd80      	pop	{r7, pc}

0800524c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005254:	46c0      	nop			@ (mov r8, r8)
 8005256:	46bd      	mov	sp, r7
 8005258:	b002      	add	sp, #8
 800525a:	bd80      	pop	{r7, pc}

0800525c <memset>:
 800525c:	0003      	movs	r3, r0
 800525e:	1882      	adds	r2, r0, r2
 8005260:	4293      	cmp	r3, r2
 8005262:	d100      	bne.n	8005266 <memset+0xa>
 8005264:	4770      	bx	lr
 8005266:	7019      	strb	r1, [r3, #0]
 8005268:	3301      	adds	r3, #1
 800526a:	e7f9      	b.n	8005260 <memset+0x4>

0800526c <__libc_init_array>:
 800526c:	b570      	push	{r4, r5, r6, lr}
 800526e:	2600      	movs	r6, #0
 8005270:	4c0c      	ldr	r4, [pc, #48]	@ (80052a4 <__libc_init_array+0x38>)
 8005272:	4d0d      	ldr	r5, [pc, #52]	@ (80052a8 <__libc_init_array+0x3c>)
 8005274:	1b64      	subs	r4, r4, r5
 8005276:	10a4      	asrs	r4, r4, #2
 8005278:	42a6      	cmp	r6, r4
 800527a:	d109      	bne.n	8005290 <__libc_init_array+0x24>
 800527c:	2600      	movs	r6, #0
 800527e:	f000 f819 	bl	80052b4 <_init>
 8005282:	4c0a      	ldr	r4, [pc, #40]	@ (80052ac <__libc_init_array+0x40>)
 8005284:	4d0a      	ldr	r5, [pc, #40]	@ (80052b0 <__libc_init_array+0x44>)
 8005286:	1b64      	subs	r4, r4, r5
 8005288:	10a4      	asrs	r4, r4, #2
 800528a:	42a6      	cmp	r6, r4
 800528c:	d105      	bne.n	800529a <__libc_init_array+0x2e>
 800528e:	bd70      	pop	{r4, r5, r6, pc}
 8005290:	00b3      	lsls	r3, r6, #2
 8005292:	58eb      	ldr	r3, [r5, r3]
 8005294:	4798      	blx	r3
 8005296:	3601      	adds	r6, #1
 8005298:	e7ee      	b.n	8005278 <__libc_init_array+0xc>
 800529a:	00b3      	lsls	r3, r6, #2
 800529c:	58eb      	ldr	r3, [r5, r3]
 800529e:	4798      	blx	r3
 80052a0:	3601      	adds	r6, #1
 80052a2:	e7f2      	b.n	800528a <__libc_init_array+0x1e>
 80052a4:	08005360 	.word	0x08005360
 80052a8:	08005360 	.word	0x08005360
 80052ac:	08005364 	.word	0x08005364
 80052b0:	08005360 	.word	0x08005360

080052b4 <_init>:
 80052b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052b6:	46c0      	nop			@ (mov r8, r8)
 80052b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052ba:	bc08      	pop	{r3}
 80052bc:	469e      	mov	lr, r3
 80052be:	4770      	bx	lr

080052c0 <_fini>:
 80052c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052c2:	46c0      	nop			@ (mov r8, r8)
 80052c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052c6:	bc08      	pop	{r3}
 80052c8:	469e      	mov	lr, r3
 80052ca:	4770      	bx	lr
