Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Apr 29 16:34:22 2018
| Host         : CO2041-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.563   -90135.711                  46548               116807        0.036        0.000                      0               116807        4.020        0.000                       0                 48100  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -8.563   -90135.711                  46548               113857        0.036        0.000                      0               113857        4.020        0.000                       0                 48100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.116        0.000                      0                 2950        0.455        0.000                      0                 2950  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        46548  Failing Endpoints,  Worst Slack       -8.563ns,  Total Violation   -90135.713ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.563ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.208ns  (logic 6.812ns (37.412%)  route 11.396ns (62.588%))
  Logic Levels:           21  (CARRY4=8 LUT3=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.724     3.018    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y13         FDCE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.419     3.437 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         2.036     5.473    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X42Y18         MUXF7 (Prop_muxf7_S_O)       0.467     5.940 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_154/O
                         net (fo=2, routed)           1.349     7.289    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_154_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297     7.586 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_68/O
                         net (fo=1, routed)           0.000     7.586    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_68_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.209     7.795 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_29/O
                         net (fo=6, routed)           1.003     8.798    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[4]
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.326     9.124 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_18/O
                         net (fo=2, routed)           0.940    10.064    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_18_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I3_O)        0.331    10.395 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_5/O
                         net (fo=2, routed)           0.821    11.216    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_9/O
                         net (fo=1, routed)           0.000    11.340    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.873 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.873    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.188 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[3]
                         net (fo=2, routed)           0.916    13.103    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[15]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.307    13.410 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][15]_i_1/O
                         net (fo=65, routed)          0.869    14.279    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[15]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124    14.403 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    14.403    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.138 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.597    15.736    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_6
    SLICE_X47Y19         LUT5 (Prop_lut5_I0_O)        0.303    16.039 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_21/O
                         net (fo=2, routed)           0.821    16.860    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_21_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.984 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_25/O
                         net (fo=1, routed)           0.000    16.984    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.382 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.382    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.604 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.525    18.129    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X44Y25         LUT5 (Prop_lut5_I4_O)        0.299    18.428 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.891    19.319    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.443 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    19.443    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.976 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.976    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.291 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.628    20.919    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[27]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.307    21.226 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_1/O
                         net (fo=1, routed)           0.000    21.226    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[27]
    SLICE_X44Y24         FDRE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.477    12.656    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X44Y24         FDRE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.032    12.663    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -21.226    
  -------------------------------------------------------------------
                         slack                                 -8.563    

Slack (VIOLATED) :        -8.557ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.245ns  (logic 6.846ns (37.522%)  route 11.399ns (62.478%))
  Logic Levels:           22  (CARRY4=9 LUT3=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.724     3.018    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y13         FDCE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.419     3.437 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         2.036     5.473    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X42Y18         MUXF7 (Prop_muxf7_S_O)       0.467     5.940 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_154/O
                         net (fo=2, routed)           1.349     7.289    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_154_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297     7.586 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_68/O
                         net (fo=1, routed)           0.000     7.586    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_68_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.209     7.795 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_29/O
                         net (fo=6, routed)           1.003     8.798    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[4]
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.326     9.124 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_18/O
                         net (fo=2, routed)           0.940    10.064    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_18_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I3_O)        0.331    10.395 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_5/O
                         net (fo=2, routed)           0.821    11.216    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_9/O
                         net (fo=1, routed)           0.000    11.340    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.873 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.873    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.188 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[3]
                         net (fo=2, routed)           0.916    13.103    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[15]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.307    13.410 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][15]_i_1/O
                         net (fo=65, routed)          0.869    14.279    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[15]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124    14.403 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    14.403    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.138 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.597    15.736    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_6
    SLICE_X47Y19         LUT5 (Prop_lut5_I0_O)        0.303    16.039 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_21/O
                         net (fo=2, routed)           0.821    16.860    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_21_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.984 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_25/O
                         net (fo=1, routed)           0.000    16.984    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.382 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.382    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.604 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.525    18.129    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X44Y25         LUT5 (Prop_lut5_I4_O)        0.299    18.428 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.891    19.319    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.443 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    19.443    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.976 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.976    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.093 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.093    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.312 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.632    20.943    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[28]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.320    21.263 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[28]_i_1/O
                         net (fo=1, routed)           0.000    21.263    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[28]
    SLICE_X44Y24         FDRE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.477    12.656    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X44Y24         FDRE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.075    12.706    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -21.263    
  -------------------------------------------------------------------
                         slack                                 -8.557    

Slack (VIOLATED) :        -8.543ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.323ns  (logic 6.883ns (37.564%)  route 11.440ns (62.436%))
  Logic Levels:           22  (CARRY4=9 LUT3=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.800     3.094    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X94Y10         FDCE                                         r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y10         FDCE (Prop_fdce_C_Q)         0.478     3.572 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         2.070     5.642    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X77Y10         MUXF7 (Prop_muxf7_S_O)       0.467     6.109 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_337/O
                         net (fo=2, routed)           1.553     7.662    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_337_n_0
    SLICE_X88Y11         LUT6 (Prop_lut6_I5_O)        0.298     7.960 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_86/O
                         net (fo=1, routed)           0.000     7.960    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_86_n_0
    SLICE_X88Y11         MUXF7 (Prop_muxf7_I0_O)      0.238     8.198 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_37/O
                         net (fo=6, routed)           0.786     8.984    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[20]
    SLICE_X90Y11         LUT5 (Prop_lut5_I3_O)        0.322     9.306 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15/O
                         net (fo=2, routed)           0.810    10.116    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15_n_0
    SLICE_X90Y12         LUT5 (Prop_lut5_I3_O)        0.328    10.444 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4/O
                         net (fo=2, routed)           0.911    11.355    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4_n_0
    SLICE_X86Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.479 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8/O
                         net (fo=1, routed)           0.000    11.479    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8_n_0
    SLICE_X86Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.859 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.859    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X86Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.182 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[1]
                         net (fo=2, routed)           0.730    12.912    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[13]
    SLICE_X89Y14         LUT4 (Prop_lut4_I1_O)        0.306    13.218 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][13]_i_1/O
                         net (fo=65, routed)          0.942    14.161    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[13]
    SLICE_X85Y17         LUT4 (Prop_lut4_I1_O)        0.124    14.285 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_39/O
                         net (fo=1, routed)           0.000    14.285    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_39_n_0
    SLICE_X85Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.835 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.835    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.074 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[2]
                         net (fo=2, routed)           0.743    15.817    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_5
    SLICE_X79Y19         LUT5 (Prop_lut5_I0_O)        0.302    16.119 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20/O
                         net (fo=2, routed)           0.820    16.939    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20_n_0
    SLICE_X83Y19         LUT6 (Prop_lut6_I0_O)        0.124    17.063 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24/O
                         net (fo=1, routed)           0.000    17.063    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24_n_0
    SLICE_X83Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.464 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.464    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X83Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.686 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.498    18.184    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X77Y20         LUT5 (Prop_lut5_I4_O)        0.299    18.483 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.826    19.309    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X80Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.433 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    19.433    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.983 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.983    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.097    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.336 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.750    21.086    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[30]
    SLICE_X80Y25         LUT3 (Prop_lut3_I0_O)        0.331    21.417 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[30]_i_1/O
                         net (fo=1, routed)           0.000    21.417    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[30]
    SLICE_X80Y25         FDRE                                         r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.545    12.724    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X80Y25         FDRE                                         r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/C
                         clock pessimism              0.230    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X80Y25         FDRE (Setup_fdre_C_D)        0.075    12.875    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -21.417    
  -------------------------------------------------------------------
                         slack                                 -8.543    

Slack (VIOLATED) :        -8.534ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.223ns  (logic 6.873ns (37.717%)  route 11.350ns (62.283%))
  Logic Levels:           22  (CARRY4=9 LUT3=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.724     3.018    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y13         FDCE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.419     3.437 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         2.036     5.473    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X42Y18         MUXF7 (Prop_muxf7_S_O)       0.467     5.940 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_154/O
                         net (fo=2, routed)           1.349     7.289    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_154_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297     7.586 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_68/O
                         net (fo=1, routed)           0.000     7.586    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_68_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.209     7.795 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_29/O
                         net (fo=6, routed)           1.003     8.798    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[4]
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.326     9.124 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_18/O
                         net (fo=2, routed)           0.940    10.064    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_18_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I3_O)        0.331    10.395 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_5/O
                         net (fo=2, routed)           0.821    11.216    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_9/O
                         net (fo=1, routed)           0.000    11.340    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.873 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.873    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.188 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[3]
                         net (fo=2, routed)           0.916    13.103    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[15]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.307    13.410 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][15]_i_1/O
                         net (fo=65, routed)          0.869    14.279    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[15]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124    14.403 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    14.403    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.138 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.597    15.736    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_6
    SLICE_X47Y19         LUT5 (Prop_lut5_I0_O)        0.303    16.039 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_21/O
                         net (fo=2, routed)           0.821    16.860    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_21_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.984 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_25/O
                         net (fo=1, routed)           0.000    16.984    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.382 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.382    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.604 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.525    18.129    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X44Y25         LUT5 (Prop_lut5_I4_O)        0.299    18.428 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.891    19.319    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.443 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    19.443    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.976 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.976    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.093 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.093    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.332 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.582    20.914    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[30]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.327    21.241 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[30]_i_1/O
                         net (fo=1, routed)           0.000    21.241    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[30]
    SLICE_X44Y24         FDRE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.477    12.656    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X44Y24         FDRE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.075    12.706    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -21.241    
  -------------------------------------------------------------------
                         slack                                 -8.534    

Slack (VIOLATED) :        -8.501ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.146ns  (logic 6.819ns (37.578%)  route 11.327ns (62.422%))
  Logic Levels:           21  (CARRY4=8 LUT3=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.724     3.018    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y13         FDCE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.419     3.437 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         2.036     5.473    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X42Y18         MUXF7 (Prop_muxf7_S_O)       0.467     5.940 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_154/O
                         net (fo=2, routed)           1.349     7.289    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_154_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297     7.586 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_68/O
                         net (fo=1, routed)           0.000     7.586    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_68_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.209     7.795 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_29/O
                         net (fo=6, routed)           1.003     8.798    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[4]
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.326     9.124 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_18/O
                         net (fo=2, routed)           0.940    10.064    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_18_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I3_O)        0.331    10.395 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_5/O
                         net (fo=2, routed)           0.821    11.216    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_9/O
                         net (fo=1, routed)           0.000    11.340    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.873 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.873    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.188 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[3]
                         net (fo=2, routed)           0.916    13.103    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[15]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.307    13.410 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][15]_i_1/O
                         net (fo=65, routed)          0.869    14.279    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[15]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124    14.403 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    14.403    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.138 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.597    15.736    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_6
    SLICE_X47Y19         LUT5 (Prop_lut5_I0_O)        0.303    16.039 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_21/O
                         net (fo=2, routed)           0.821    16.860    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_21_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.984 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_25/O
                         net (fo=1, routed)           0.000    16.984    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.382 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.382    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.604 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.525    18.129    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X44Y25         LUT5 (Prop_lut5_I4_O)        0.299    18.428 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.891    19.319    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.443 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    19.443    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.976 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.976    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.299 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.559    20.858    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[25]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.306    21.164 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[25]_i_1/O
                         net (fo=1, routed)           0.000    21.164    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[25]
    SLICE_X43Y23         FDRE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.480    12.660    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X43Y23         FDRE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[25]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.029    12.663    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[25]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -21.164    
  -------------------------------------------------------------------
                         slack                                 -8.501    

Slack (VIOLATED) :        -8.493ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.275ns  (logic 6.860ns (37.537%)  route 11.415ns (62.463%))
  Logic Levels:           22  (CARRY4=9 LUT3=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.800     3.094    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X94Y10         FDCE                                         r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y10         FDCE (Prop_fdce_C_Q)         0.478     3.572 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         2.070     5.642    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X77Y10         MUXF7 (Prop_muxf7_S_O)       0.467     6.109 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_337/O
                         net (fo=2, routed)           1.553     7.662    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_337_n_0
    SLICE_X88Y11         LUT6 (Prop_lut6_I5_O)        0.298     7.960 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_86/O
                         net (fo=1, routed)           0.000     7.960    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_86_n_0
    SLICE_X88Y11         MUXF7 (Prop_muxf7_I0_O)      0.238     8.198 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_37/O
                         net (fo=6, routed)           0.786     8.984    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[20]
    SLICE_X90Y11         LUT5 (Prop_lut5_I3_O)        0.322     9.306 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15/O
                         net (fo=2, routed)           0.810    10.116    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15_n_0
    SLICE_X90Y12         LUT5 (Prop_lut5_I3_O)        0.328    10.444 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4/O
                         net (fo=2, routed)           0.911    11.355    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4_n_0
    SLICE_X86Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.479 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8/O
                         net (fo=1, routed)           0.000    11.479    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8_n_0
    SLICE_X86Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.859 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.859    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X86Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.182 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[1]
                         net (fo=2, routed)           0.730    12.912    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[13]
    SLICE_X89Y14         LUT4 (Prop_lut4_I1_O)        0.306    13.218 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][13]_i_1/O
                         net (fo=65, routed)          0.942    14.161    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[13]
    SLICE_X85Y17         LUT4 (Prop_lut4_I1_O)        0.124    14.285 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_39/O
                         net (fo=1, routed)           0.000    14.285    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_39_n_0
    SLICE_X85Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.835 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.835    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.074 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[2]
                         net (fo=2, routed)           0.743    15.817    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_5
    SLICE_X79Y19         LUT5 (Prop_lut5_I0_O)        0.302    16.119 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20/O
                         net (fo=2, routed)           0.820    16.939    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20_n_0
    SLICE_X83Y19         LUT6 (Prop_lut6_I0_O)        0.124    17.063 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24/O
                         net (fo=1, routed)           0.000    17.063    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24_n_0
    SLICE_X83Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.464 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.464    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X83Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.686 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.498    18.184    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X77Y20         LUT5 (Prop_lut5_I4_O)        0.299    18.483 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.826    19.309    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X80Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.433 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    19.433    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.983 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.983    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.097    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.319 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.725    21.044    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[28]
    SLICE_X79Y23         LUT3 (Prop_lut3_I0_O)        0.325    21.369 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[28]_i_1/O
                         net (fo=1, routed)           0.000    21.369    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[28]
    SLICE_X79Y23         FDRE                                         r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.546    12.726    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X79Y23         FDRE                                         r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/C
                         clock pessimism              0.230    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X79Y23         FDRE (Setup_fdre_C_D)        0.075    12.876    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -21.369    
  -------------------------------------------------------------------
                         slack                                 -8.493    

Slack (VIOLATED) :        -8.489ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.131ns  (logic 6.936ns (38.255%)  route 11.195ns (61.745%))
  Logic Levels:           22  (CARRY4=9 LUT3=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.724     3.018    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y13         FDCE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.419     3.437 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         2.036     5.473    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X42Y18         MUXF7 (Prop_muxf7_S_O)       0.467     5.940 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_154/O
                         net (fo=2, routed)           1.349     7.289    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_154_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297     7.586 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_68/O
                         net (fo=1, routed)           0.000     7.586    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_68_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.209     7.795 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_29/O
                         net (fo=6, routed)           1.003     8.798    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[4]
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.326     9.124 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_18/O
                         net (fo=2, routed)           0.940    10.064    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_18_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I3_O)        0.331    10.395 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_5/O
                         net (fo=2, routed)           0.821    11.216    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_9/O
                         net (fo=1, routed)           0.000    11.340    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.873 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.873    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.188 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[3]
                         net (fo=2, routed)           0.916    13.103    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[15]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.307    13.410 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][15]_i_1/O
                         net (fo=65, routed)          0.869    14.279    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[15]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124    14.403 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    14.403    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.138 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.597    15.736    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_6
    SLICE_X47Y19         LUT5 (Prop_lut5_I0_O)        0.303    16.039 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_21/O
                         net (fo=2, routed)           0.821    16.860    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_21_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.984 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_25/O
                         net (fo=1, routed)           0.000    16.984    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.382 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.382    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.604 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.525    18.129    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X44Y25         LUT5 (Prop_lut5_I4_O)        0.299    18.428 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.891    19.319    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.443 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    19.443    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.976 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.976    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.093 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.093    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.416 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.427    20.843    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[29]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.306    21.149 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[29]_i_1/O
                         net (fo=1, routed)           0.000    21.149    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[29]
    SLICE_X44Y24         FDRE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.477    12.656    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X44Y24         FDRE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.029    12.660    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -21.149    
  -------------------------------------------------------------------
                         slack                                 -8.489    

Slack (VIOLATED) :        -8.482ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.216ns  (logic 6.932ns (38.054%)  route 11.284ns (61.946%))
  Logic Levels:           22  (CARRY4=9 LUT3=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.800     3.094    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X94Y10         FDCE                                         r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y10         FDCE (Prop_fdce_C_Q)         0.478     3.572 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         2.070     5.642    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X77Y10         MUXF7 (Prop_muxf7_S_O)       0.467     6.109 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_337/O
                         net (fo=2, routed)           1.553     7.662    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_337_n_0
    SLICE_X88Y11         LUT6 (Prop_lut6_I5_O)        0.298     7.960 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_86/O
                         net (fo=1, routed)           0.000     7.960    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_86_n_0
    SLICE_X88Y11         MUXF7 (Prop_muxf7_I0_O)      0.238     8.198 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_37/O
                         net (fo=6, routed)           0.786     8.984    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[20]
    SLICE_X90Y11         LUT5 (Prop_lut5_I3_O)        0.322     9.306 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15/O
                         net (fo=2, routed)           0.810    10.116    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15_n_0
    SLICE_X90Y12         LUT5 (Prop_lut5_I3_O)        0.328    10.444 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4/O
                         net (fo=2, routed)           0.911    11.355    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4_n_0
    SLICE_X86Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.479 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8/O
                         net (fo=1, routed)           0.000    11.479    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8_n_0
    SLICE_X86Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.859 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.859    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X86Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.182 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[1]
                         net (fo=2, routed)           0.730    12.912    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[13]
    SLICE_X89Y14         LUT4 (Prop_lut4_I1_O)        0.306    13.218 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][13]_i_1/O
                         net (fo=65, routed)          0.942    14.161    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[13]
    SLICE_X85Y17         LUT4 (Prop_lut4_I1_O)        0.124    14.285 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_39/O
                         net (fo=1, routed)           0.000    14.285    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_39_n_0
    SLICE_X85Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.835 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.835    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.074 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[2]
                         net (fo=2, routed)           0.743    15.817    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_5
    SLICE_X79Y19         LUT5 (Prop_lut5_I0_O)        0.302    16.119 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20/O
                         net (fo=2, routed)           0.820    16.939    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20_n_0
    SLICE_X83Y19         LUT6 (Prop_lut6_I0_O)        0.124    17.063 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24/O
                         net (fo=1, routed)           0.000    17.063    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24_n_0
    SLICE_X83Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.464 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.464    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X83Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.686 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.498    18.184    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X77Y20         LUT5 (Prop_lut5_I4_O)        0.299    18.483 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.826    19.309    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X80Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.433 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    19.433    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.983 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.983    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.097    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.410 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.594    21.004    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[31]
    SLICE_X79Y25         LUT3 (Prop_lut3_I0_O)        0.306    21.310 r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[31]_i_2/O
                         net (fo=1, routed)           0.000    21.310    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[31]
    SLICE_X79Y25         FDRE                                         r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.544    12.724    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X79Y25         FDRE                                         r  design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/C
                         clock pessimism              0.230    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X79Y25         FDRE (Setup_fdre_C_D)        0.029    12.828    design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -21.310    
  -------------------------------------------------------------------
                         slack                                 -8.482    

Slack (VIOLATED) :        -8.469ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.113ns  (logic 6.929ns (38.253%)  route 11.184ns (61.747%))
  Logic Levels:           22  (CARRY4=9 LUT3=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.724     3.018    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y13         FDCE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.419     3.437 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         2.036     5.473    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X42Y18         MUXF7 (Prop_muxf7_S_O)       0.467     5.940 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_154/O
                         net (fo=2, routed)           1.349     7.289    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_154_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297     7.586 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_68/O
                         net (fo=1, routed)           0.000     7.586    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_68_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.209     7.795 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_29/O
                         net (fo=6, routed)           1.003     8.798    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[4]
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.326     9.124 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_18/O
                         net (fo=2, routed)           0.940    10.064    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_18_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I3_O)        0.331    10.395 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_5/O
                         net (fo=2, routed)           0.821    11.216    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_9/O
                         net (fo=1, routed)           0.000    11.340    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.873 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.873    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.188 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[3]
                         net (fo=2, routed)           0.916    13.103    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[15]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.307    13.410 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][15]_i_1/O
                         net (fo=65, routed)          0.869    14.279    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[15]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124    14.403 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    14.403    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.138 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.597    15.736    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_6
    SLICE_X47Y19         LUT5 (Prop_lut5_I0_O)        0.303    16.039 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_21/O
                         net (fo=2, routed)           0.821    16.860    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_21_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.984 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_25/O
                         net (fo=1, routed)           0.000    16.984    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.382 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.382    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.604 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.525    18.129    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X44Y25         LUT5 (Prop_lut5_I4_O)        0.299    18.428 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.891    19.319    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.443 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    19.443    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.976 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.976    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.093 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.093    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.408 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.417    20.824    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[31]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.307    21.131 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[31]_i_2/O
                         net (fo=1, routed)           0.000    21.131    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[31]
    SLICE_X44Y24         FDRE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.477    12.656    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X44Y24         FDRE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.031    12.662    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -21.131    
  -------------------------------------------------------------------
                         slack                                 -8.469    

Slack (VIOLATED) :        -8.462ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.154ns  (logic 6.733ns (37.089%)  route 11.421ns (62.911%))
  Logic Levels:           21  (CARRY4=8 LUT3=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.724     3.018    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y13         FDCE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.419     3.437 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         2.036     5.473    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X42Y18         MUXF7 (Prop_muxf7_S_O)       0.467     5.940 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_154/O
                         net (fo=2, routed)           1.349     7.289    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_154_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297     7.586 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_68/O
                         net (fo=1, routed)           0.000     7.586    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_68_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.209     7.795 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_29/O
                         net (fo=6, routed)           1.003     8.798    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[4]
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.326     9.124 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_18/O
                         net (fo=2, routed)           0.940    10.064    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_18_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I3_O)        0.331    10.395 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_5/O
                         net (fo=2, routed)           0.821    11.216    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_9/O
                         net (fo=1, routed)           0.000    11.340    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.873 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.873    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.188 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[3]
                         net (fo=2, routed)           0.916    13.103    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[15]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.307    13.410 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][15]_i_1/O
                         net (fo=65, routed)          0.869    14.279    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[15]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124    14.403 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    14.403    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.138 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.597    15.736    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_6
    SLICE_X47Y19         LUT5 (Prop_lut5_I0_O)        0.303    16.039 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_21/O
                         net (fo=2, routed)           0.821    16.860    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_21_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.984 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_25/O
                         net (fo=1, routed)           0.000    16.984    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.382 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.382    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.604 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.525    18.129    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X44Y25         LUT5 (Prop_lut5_I4_O)        0.299    18.428 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.891    19.319    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.443 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    19.443    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.976 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.976    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.195 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.653    20.848    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[24]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.324    21.172 r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[24]_i_1/O
                         net (fo=1, routed)           0.000    21.172    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[24]
    SLICE_X44Y22         FDRE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.480    12.660    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X44Y22         FDRE                                         r  design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.075    12.709    design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -21.172    
  -------------------------------------------------------------------
                         slack                                 -8.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.284%)  route 0.170ns (54.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.170     1.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.553     0.889    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X50Y99         FDPE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDPE (Prop_fdpe_C_Q)         0.164     1.053 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[3]/Q
                         net (fo=3, routed)           0.149     1.202    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/hash_output[131]
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.247 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3[0]_i_2/O
                         net (fo=1, routed)           0.000     1.247    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3[0]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.356 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.357    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[0]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.410 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.410    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[4]_i_1_n_7
    SLICE_X50Y100        FDPE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.907     1.273    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X50Y100        FDPE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[4]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDPE (Hold_fdpe_C_D)         0.134     1.372    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.553     0.889    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X50Y99         FDPE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDPE (Prop_fdpe_C_Q)         0.164     1.053 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[3]/Q
                         net (fo=3, routed)           0.149     1.202    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/hash_output[131]
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.247 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3[0]_i_2/O
                         net (fo=1, routed)           0.000     1.247    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3[0]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.356 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.357    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[0]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.423 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.423    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[4]_i_1_n_5
    SLICE_X50Y100        FDCE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.907     1.273    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X50Y100        FDCE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[6]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.372    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.802%)  route 0.173ns (48.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.173     1.291    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X32Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.336 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1/O
                         net (fo=1, routed)           0.000     1.336    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1_n_0
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg6_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.190%)  route 0.234ns (58.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.630     0.966    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X50Y113        FDPE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDPE (Prop_fdpe_C_Q)         0.164     1.130 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[27]/Q
                         net (fo=3, routed)           0.234     1.364    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hash_output[91]
    SLICE_X49Y115        FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg6_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.904     1.270    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y115        FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg6_reg[27]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X49Y115        FDRE (Hold_fdre_C_D)         0.071     1.302    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg6_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.702%)  route 0.239ns (59.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.635     0.971    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X50Y102        FDPE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.135 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[14]/Q
                         net (fo=3, routed)           0.239     1.374    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hash_output[142]
    SLICE_X47Y103        FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.910     1.276    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y103        FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg4_reg[14]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.072     1.309    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg4_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.386%)  route 0.281ns (66.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.577     0.913    design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X28Y50         FDPE                                         r  design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.054 r  design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[12]/Q
                         net (fo=3, routed)           0.281     1.335    design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hash_output[172]
    SLICE_X24Y43         FDRE                                         r  design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.859     1.225    design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y43         FDRE                                         r  design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X24Y43         FDRE (Hold_fdre_C_D)         0.075     1.270    design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.144%)  route 0.260ns (64.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.553     0.889    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X52Y98         FDCE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[6]/Q
                         net (fo=3, routed)           0.260     1.290    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hash_output[38]
    SLICE_X49Y92         FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.823     1.189    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y92         FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg7_reg[6]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.070     1.224    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg7_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.293ns (53.348%)  route 0.256ns (46.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.553     0.889    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X50Y97         FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d_reg[10]/Q
                         net (fo=4, routed)           0.256     1.309    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d[10]
    SLICE_X50Y101        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.438 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.438    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[8]_i_1_n_4
    SLICE_X50Y101        FDCE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.907     1.273    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X50Y101        FDCE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[11]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y101        FDCE (Hold_fdce_C_D)         0.134     1.372    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.212ns (45.001%)  route 0.259ns (54.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.558     0.894    design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X32Y53         FDCE                                         r  design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[16]/Q
                         net (fo=3, routed)           0.259     1.317    design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/hash_output[16]
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.048     1.365 r  design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h[16]_i_1/O
                         net (fo=1, routed)           0.000     1.365    design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h[16]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.831     1.197    design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X32Y48         FDRE                                         r  design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h_reg[16]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.131     1.298    design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y59    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y59    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y59    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y59    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y61    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X95Y116   design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[26][5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X95Y116   design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[26][6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X95Y116   design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[26][7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X105Y135  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[26][8]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 0.675ns (7.595%)  route 8.213ns (92.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.863     3.157    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518     3.675 r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          5.248     8.923    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X96Y73         LUT1 (Prop_lut1_I0_O)        0.157     9.080 f  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         2.964    12.045    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X87Y88         FDCE                                         f  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.543    12.722    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X87Y88         FDCE                                         r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[20]/C
                         clock pessimism              0.229    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X87Y88         FDCE (Recov_fdce_C_CLR)     -0.636    12.161    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[20]
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 0.675ns (7.595%)  route 8.213ns (92.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.863     3.157    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518     3.675 r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          5.248     8.923    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X96Y73         LUT1 (Prop_lut1_I0_O)        0.157     9.080 f  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         2.964    12.045    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X87Y88         FDCE                                         f  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.543    12.722    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X87Y88         FDCE                                         r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[23]/C
                         clock pessimism              0.229    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X87Y88         FDCE (Recov_fdce_C_CLR)     -0.636    12.161    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[23]
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 0.675ns (7.617%)  route 8.187ns (92.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.863     3.157    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518     3.675 r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          5.248     8.923    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X96Y73         LUT1 (Prop_lut1_I0_O)        0.157     9.080 f  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         2.939    12.019    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X88Y89         FDCE                                         f  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.544    12.723    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X88Y89         FDCE                                         r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[26]/C
                         clock pessimism              0.229    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X88Y89         FDCE (Recov_fdce_C_CLR)     -0.636    12.162    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[26]
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[21]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 0.675ns (7.595%)  route 8.213ns (92.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.863     3.157    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518     3.675 r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          5.248     8.923    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X96Y73         LUT1 (Prop_lut1_I0_O)        0.157     9.080 f  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         2.964    12.045    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X87Y88         FDPE                                         f  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.543    12.722    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X87Y88         FDPE                                         r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[21]/C
                         clock pessimism              0.229    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X87Y88         FDPE (Recov_fdpe_C_PRE)     -0.590    12.207    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[21]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[22]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 0.675ns (7.595%)  route 8.213ns (92.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.863     3.157    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518     3.675 r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          5.248     8.923    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X96Y73         LUT1 (Prop_lut1_I0_O)        0.157     9.080 f  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         2.964    12.045    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X87Y88         FDPE                                         f  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.543    12.722    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X87Y88         FDPE                                         r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[22]/C
                         clock pessimism              0.229    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X87Y88         FDPE (Recov_fdpe_C_PRE)     -0.590    12.207    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[22]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__10/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 0.580ns (6.268%)  route 8.673ns (93.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.742     3.036    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y28         FDRE                                         r  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.456     3.492 r  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          5.323     8.815    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.124     8.939 f  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.350    12.289    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X8Y11          FDCE                                         f  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.577    12.757    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X8Y11          FDCE                                         r  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__10/C
                         clock pessimism              0.230    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X8Y11          FDCE (Recov_fdce_C_CLR)     -0.361    12.471    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__10
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__6/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 0.580ns (6.268%)  route 8.673ns (93.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.742     3.036    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y28         FDRE                                         r  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.456     3.492 r  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          5.323     8.815    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.124     8.939 f  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.350    12.289    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X8Y11          FDCE                                         f  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.577    12.757    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X8Y11          FDCE                                         r  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__6/C
                         clock pessimism              0.230    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X8Y11          FDCE (Recov_fdce_C_CLR)     -0.361    12.471    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__6
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__7/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 0.580ns (6.268%)  route 8.673ns (93.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.742     3.036    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y28         FDRE                                         r  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.456     3.492 r  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          5.323     8.815    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.124     8.939 f  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.350    12.289    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X8Y11          FDCE                                         f  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.577    12.757    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X8Y11          FDCE                                         r  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__7/C
                         clock pessimism              0.230    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X8Y11          FDCE (Recov_fdce_C_CLR)     -0.361    12.471    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__7
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 0.580ns (6.268%)  route 8.673ns (93.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.742     3.036    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y28         FDRE                                         r  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.456     3.492 r  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          5.323     8.815    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.124     8.939 f  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.350    12.289    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X8Y11          FDCE                                         f  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.577    12.757    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X8Y11          FDCE                                         r  design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]/C
                         clock pessimism              0.230    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X8Y11          FDCE (Recov_fdce_C_CLR)     -0.361    12.471    design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[24]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 0.675ns (7.617%)  route 8.187ns (92.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.863     3.157    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518     3.675 r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          5.248     8.923    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X96Y73         LUT1 (Prop_lut1_I0_O)        0.157     9.080 f  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         2.939    12.019    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X88Y89         FDPE                                         f  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       1.544    12.723    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X88Y89         FDPE                                         r  design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[24]/C
                         clock pessimism              0.229    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X88Y89         FDPE (Recov_fdpe_C_PRE)     -0.590    12.208    design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[24]
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  0.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.189ns (29.604%)  route 0.449ns (70.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.557     0.893    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.200     1.233    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X46Y98         LUT1 (Prop_lut1_I0_O)        0.048     1.281 f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.250     1.531    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X48Y102        FDCE                                         f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.911     1.277    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X48Y102        FDCE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y102        FDCE (Remov_fdce_C_CLR)     -0.166     1.076    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.189ns (29.604%)  route 0.449ns (70.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.557     0.893    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.200     1.233    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X46Y98         LUT1 (Prop_lut1_I0_O)        0.048     1.281 f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.250     1.531    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X48Y102        FDCE                                         f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.911     1.277    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X48Y102        FDCE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y102        FDCE (Remov_fdce_C_CLR)     -0.166     1.076    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.189ns (29.604%)  route 0.449ns (70.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.557     0.893    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.200     1.233    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X46Y98         LUT1 (Prop_lut1_I0_O)        0.048     1.281 f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.250     1.531    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X48Y102        FDCE                                         f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.911     1.277    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X48Y102        FDCE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y102        FDCE (Remov_fdce_C_CLR)     -0.166     1.076    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.189ns (29.604%)  route 0.449ns (70.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.557     0.893    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.200     1.233    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X46Y98         LUT1 (Prop_lut1_I0_O)        0.048     1.281 f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.250     1.531    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X48Y102        FDPE                                         f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.911     1.277    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X48Y102        FDPE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y102        FDPE (Remov_fdpe_C_PRE)     -0.169     1.073    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.156%)  route 0.475ns (71.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.557     0.893    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.216     1.250    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X46Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4[0]_i_2/O
                         net (fo=128, routed)         0.258     1.553    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X52Y97         FDCE                                         f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.821     1.187    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X52Y97         FDCE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[2]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.060    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.156%)  route 0.475ns (71.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.557     0.893    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.216     1.250    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X46Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4[0]_i_2/O
                         net (fo=128, routed)         0.258     1.553    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X52Y97         FDPE                                         f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.821     1.187    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X52Y97         FDPE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[0]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     1.057    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.156%)  route 0.475ns (71.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.557     0.893    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.216     1.250    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X46Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4[0]_i_2/O
                         net (fo=128, routed)         0.258     1.553    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X52Y97         FDPE                                         f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.821     1.187    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X52Y97         FDPE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[1]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     1.057    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[3]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.156%)  route 0.475ns (71.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.557     0.893    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.216     1.250    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X46Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4[0]_i_2/O
                         net (fo=128, routed)         0.258     1.553    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X52Y97         FDPE                                         f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.821     1.187    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X52Y97         FDPE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[3]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     1.057    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[12]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.189ns (26.767%)  route 0.517ns (73.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.557     0.893    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.200     1.233    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X46Y98         LUT1 (Prop_lut1_I0_O)        0.048     1.281 f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.317     1.599    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X50Y102        FDPE                                         f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.907     1.273    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X50Y102        FDPE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[12]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y102        FDPE (Remov_fdpe_C_PRE)     -0.145     1.093    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[13]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.189ns (26.767%)  route 0.517ns (73.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.557     0.893    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.200     1.233    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X46Y98         LUT1 (Prop_lut1_I0_O)        0.048     1.281 f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.317     1.599    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X50Y102        FDPE                                         f  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48100, routed)       0.907     1.273    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X50Y102        FDPE                                         r  design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[13]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y102        FDPE (Remov_fdpe_C_PRE)     -0.145     1.093    design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.506    





