[2025-09-18 03:15:32] START suite=qualcomm_srv trace=srv344_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv344_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2604827 heartbeat IPC: 3.839 cumulative IPC: 3.839 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5039226 heartbeat IPC: 4.108 cumulative IPC: 3.969 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5039226 cumulative IPC: 3.969 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5039226 cumulative IPC: 3.969 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14540886 heartbeat IPC: 1.052 cumulative IPC: 1.052 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23959646 heartbeat IPC: 1.062 cumulative IPC: 1.057 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 33323431 heartbeat IPC: 1.068 cumulative IPC: 1.061 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 42733378 heartbeat IPC: 1.063 cumulative IPC: 1.061 (Simulation time: 00 hr 06 min 12 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv344_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000007 cycles: 52042017 heartbeat IPC: 1.074 cumulative IPC: 1.064 (Simulation time: 00 hr 07 min 22 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 61418448 heartbeat IPC: 1.067 cumulative IPC: 1.064 (Simulation time: 00 hr 08 min 33 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 70808026 heartbeat IPC: 1.065 cumulative IPC: 1.064 (Simulation time: 00 hr 09 min 46 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 80206928 heartbeat IPC: 1.064 cumulative IPC: 1.064 (Simulation time: 00 hr 10 min 53 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 89544746 heartbeat IPC: 1.071 cumulative IPC: 1.065 (Simulation time: 00 hr 12 min 06 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 93913371 cumulative IPC: 1.065 (Simulation time: 00 hr 13 min 12 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 93913371 cumulative IPC: 1.065 (Simulation time: 00 hr 13 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv344_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.065 instructions: 100000003 cycles: 93913371
CPU 0 Branch Prediction Accuracy: 90.93% MPKI: 15.96 Average ROB Occupancy at Mispredict: 25.08
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3875
BRANCH_INDIRECT: 0.4165
BRANCH_CONDITIONAL: 13
BRANCH_DIRECT_CALL: 0.9363
BRANCH_INDIRECT_CALL: 0.5971
BRANCH_RETURN: 0.6218


====Backend Stall Breakdown====
ROB_STALL: 59126
LQ_STALL: 0
SQ_STALL: 525053


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 117.42424
REPLAY_LOAD: 74.9434
NON_REPLAY_LOAD: 19.58709

== Total ==
ADDR_TRANS: 3875
REPLAY_LOAD: 3972
NON_REPLAY_LOAD: 51279

== Counts ==
ADDR_TRANS: 33
REPLAY_LOAD: 53
NON_REPLAY_LOAD: 2618

cpu0->cpu0_STLB TOTAL        ACCESS:    1851505 HIT:    1847469 MISS:       4036 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1851505 HIT:    1847469 MISS:       4036 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 229.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8612200 HIT:    7019017 MISS:    1593183 MSHR_MERGE:      72862
cpu0->cpu0_L2C LOAD         ACCESS:    6737832 HIT:    5485604 MISS:    1252228 MSHR_MERGE:      12678
cpu0->cpu0_L2C RFO          ACCESS:     561255 HIT:     380288 MISS:     180967 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     309572 HIT:     190172 MISS:     119400 MSHR_MERGE:      60184
cpu0->cpu0_L2C WRITE        ACCESS:     996189 HIT:     962466 MISS:      33723 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7352 HIT:        487 MISS:       6865 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     301687 ISSUED:     201610 USEFUL:      11438 USELESS:      13205
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.28 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14905144 HIT:    8027045 MISS:    6878099 MSHR_MERGE:    1618595
cpu0->cpu0_L1I LOAD         ACCESS:   14905144 HIT:    8027045 MISS:    6878099 MSHR_MERGE:    1618595
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.42 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30931052 HIT:   27158788 MISS:    3772264 MSHR_MERGE:    1599335
cpu0->cpu0_L1D LOAD         ACCESS:   17157955 HIT:   15284744 MISS:    1873211 MSHR_MERGE:     394883
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     511881 HIT:     305673 MISS:     206208 MSHR_MERGE:      80214
cpu0->cpu0_L1D WRITE        ACCESS:   13252995 HIT:   11567595 MISS:    1685400 MSHR_MERGE:    1124145
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8221 HIT:        776 MISS:       7445 MSHR_MERGE:         93
cpu0->cpu0_L1D PREFETCH REQUESTED:     738108 ISSUED:     511881 USEFUL:      24148 USELESS:      43827
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.89 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12374455 HIT:   10495867 MISS:    1878588 MSHR_MERGE:     942068
cpu0->cpu0_ITLB LOAD         ACCESS:   12374455 HIT:   10495867 MISS:    1878588 MSHR_MERGE:     942068
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.087 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28874187 HIT:   27638469 MISS:    1235718 MSHR_MERGE:     320732
cpu0->cpu0_DTLB LOAD         ACCESS:   28874187 HIT:   27638469 MISS:    1235718 MSHR_MERGE:     320732
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.927 cycles
cpu0->LLC TOTAL        ACCESS:    1782404 HIT:    1723528 MISS:      58876 MSHR_MERGE:       1649
cpu0->LLC LOAD         ACCESS:    1239550 HIT:    1222267 MISS:      17283 MSHR_MERGE:        180
cpu0->LLC RFO          ACCESS:     180967 HIT:     154765 MISS:      26202 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      59216 HIT:      48017 MISS:      11199 MSHR_MERGE:       1469
cpu0->LLC WRITE        ACCESS:     295806 HIT:     295574 MISS:        232 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6865 HIT:       2905 MISS:       3960 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 122.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2528
  ROW_BUFFER_MISS:      54444
  AVG DBUS CONGESTED CYCLE: 3.553
Channel 0 WQ ROW_BUFFER_HIT:       1046
  ROW_BUFFER_MISS:      20518
  FULL:          0
Channel 0 REFRESHES ISSUED:       7827

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       516810       412286       110225         2439
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           97          332          266
  STLB miss resolved @ L2C                0           31           43          215          132
  STLB miss resolved @ LLC                0          110          199         1563          677
  STLB miss resolved @ MEM                0            7          225         2070         2159

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             160955        49167      1186185       194217          486
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           24          144           36
  STLB miss resolved @ L2C                0           50           31           62           12
  STLB miss resolved @ LLC                0           48           70          395           73
  STLB miss resolved @ MEM                0            0           58          216          115
[2025-09-18 03:28:44] END   suite=qualcomm_srv trace=srv344_ap (rc=0)
