
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cal_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401f00 <.init>:
  401f00:	stp	x29, x30, [sp, #-16]!
  401f04:	mov	x29, sp
  401f08:	bl	4025d0 <tigetstr@plt+0x60>
  401f0c:	ldp	x29, x30, [sp], #16
  401f10:	ret

Disassembly of section .plt:

0000000000401f20 <mbrtowc@plt-0x20>:
  401f20:	stp	x16, x30, [sp, #-16]!
  401f24:	adrp	x16, 41e000 <tigetstr@plt+0x1ba90>
  401f28:	ldr	x17, [x16, #4088]
  401f2c:	add	x16, x16, #0xff8
  401f30:	br	x17
  401f34:	nop
  401f38:	nop
  401f3c:	nop

0000000000401f40 <mbrtowc@plt>:
  401f40:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  401f44:	ldr	x17, [x16]
  401f48:	add	x16, x16, #0x0
  401f4c:	br	x17

0000000000401f50 <memcpy@plt>:
  401f50:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  401f54:	ldr	x17, [x16, #8]
  401f58:	add	x16, x16, #0x8
  401f5c:	br	x17

0000000000401f60 <_exit@plt>:
  401f60:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  401f64:	ldr	x17, [x16, #16]
  401f68:	add	x16, x16, #0x10
  401f6c:	br	x17

0000000000401f70 <strtoul@plt>:
  401f70:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  401f74:	ldr	x17, [x16, #24]
  401f78:	add	x16, x16, #0x18
  401f7c:	br	x17

0000000000401f80 <strlen@plt>:
  401f80:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  401f84:	ldr	x17, [x16, #32]
  401f88:	add	x16, x16, #0x20
  401f8c:	br	x17

0000000000401f90 <fputs@plt>:
  401f90:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  401f94:	ldr	x17, [x16, #40]
  401f98:	add	x16, x16, #0x28
  401f9c:	br	x17

0000000000401fa0 <mbstowcs@plt>:
  401fa0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  401fa4:	ldr	x17, [x16, #48]
  401fa8:	add	x16, x16, #0x30
  401fac:	br	x17

0000000000401fb0 <exit@plt>:
  401fb0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  401fb4:	ldr	x17, [x16, #56]
  401fb8:	add	x16, x16, #0x38
  401fbc:	br	x17

0000000000401fc0 <dup@plt>:
  401fc0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  401fc4:	ldr	x17, [x16, #64]
  401fc8:	add	x16, x16, #0x40
  401fcc:	br	x17

0000000000401fd0 <setupterm@plt>:
  401fd0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  401fd4:	ldr	x17, [x16, #72]
  401fd8:	add	x16, x16, #0x48
  401fdc:	br	x17

0000000000401fe0 <strtoimax@plt>:
  401fe0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  401fe4:	ldr	x17, [x16, #80]
  401fe8:	add	x16, x16, #0x50
  401fec:	br	x17

0000000000401ff0 <getegid@plt>:
  401ff0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  401ff4:	ldr	x17, [x16, #88]
  401ff8:	add	x16, x16, #0x58
  401ffc:	br	x17

0000000000402000 <strtoll@plt>:
  402000:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402004:	ldr	x17, [x16, #96]
  402008:	add	x16, x16, #0x60
  40200c:	br	x17

0000000000402010 <strtod@plt>:
  402010:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402014:	ldr	x17, [x16, #104]
  402018:	add	x16, x16, #0x68
  40201c:	br	x17

0000000000402020 <geteuid@plt>:
  402020:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402024:	ldr	x17, [x16, #112]
  402028:	add	x16, x16, #0x70
  40202c:	br	x17

0000000000402030 <ttyname@plt>:
  402030:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402034:	ldr	x17, [x16, #120]
  402038:	add	x16, x16, #0x78
  40203c:	br	x17

0000000000402040 <localtime_r@plt>:
  402040:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402044:	ldr	x17, [x16, #128]
  402048:	add	x16, x16, #0x80
  40204c:	br	x17

0000000000402050 <putp@plt>:
  402050:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402054:	ldr	x17, [x16, #136]
  402058:	add	x16, x16, #0x88
  40205c:	br	x17

0000000000402060 <sprintf@plt>:
  402060:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402064:	ldr	x17, [x16, #144]
  402068:	add	x16, x16, #0x90
  40206c:	br	x17

0000000000402070 <getuid@plt>:
  402070:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402074:	ldr	x17, [x16, #152]
  402078:	add	x16, x16, #0x98
  40207c:	br	x17

0000000000402080 <opendir@plt>:
  402080:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402084:	ldr	x17, [x16, #160]
  402088:	add	x16, x16, #0xa0
  40208c:	br	x17

0000000000402090 <strftime@plt>:
  402090:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402094:	ldr	x17, [x16, #168]
  402098:	add	x16, x16, #0xa8
  40209c:	br	x17

00000000004020a0 <__cxa_atexit@plt>:
  4020a0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4020a4:	ldr	x17, [x16, #176]
  4020a8:	add	x16, x16, #0xb0
  4020ac:	br	x17

00000000004020b0 <fputc@plt>:
  4020b0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4020b4:	ldr	x17, [x16, #184]
  4020b8:	add	x16, x16, #0xb8
  4020bc:	br	x17

00000000004020c0 <qsort@plt>:
  4020c0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4020c4:	ldr	x17, [x16, #192]
  4020c8:	add	x16, x16, #0xc0
  4020cc:	br	x17

00000000004020d0 <asprintf@plt>:
  4020d0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4020d4:	ldr	x17, [x16, #200]
  4020d8:	add	x16, x16, #0xc8
  4020dc:	br	x17

00000000004020e0 <strptime@plt>:
  4020e0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4020e4:	ldr	x17, [x16, #208]
  4020e8:	add	x16, x16, #0xd0
  4020ec:	br	x17

00000000004020f0 <snprintf@plt>:
  4020f0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4020f4:	ldr	x17, [x16, #216]
  4020f8:	add	x16, x16, #0xd8
  4020fc:	br	x17

0000000000402100 <abs@plt>:
  402100:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402104:	ldr	x17, [x16, #224]
  402108:	add	x16, x16, #0xe0
  40210c:	br	x17

0000000000402110 <localeconv@plt>:
  402110:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402114:	ldr	x17, [x16, #232]
  402118:	add	x16, x16, #0xe8
  40211c:	br	x17

0000000000402120 <fileno@plt>:
  402120:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402124:	ldr	x17, [x16, #240]
  402128:	add	x16, x16, #0xf0
  40212c:	br	x17

0000000000402130 <localtime@plt>:
  402130:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402134:	ldr	x17, [x16, #248]
  402138:	add	x16, x16, #0xf8
  40213c:	br	x17

0000000000402140 <fclose@plt>:
  402140:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402144:	ldr	x17, [x16, #256]
  402148:	add	x16, x16, #0x100
  40214c:	br	x17

0000000000402150 <getpid@plt>:
  402150:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402154:	ldr	x17, [x16, #264]
  402158:	add	x16, x16, #0x108
  40215c:	br	x17

0000000000402160 <nl_langinfo@plt>:
  402160:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402164:	ldr	x17, [x16, #272]
  402168:	add	x16, x16, #0x110
  40216c:	br	x17

0000000000402170 <strtok_r@plt>:
  402170:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402174:	ldr	x17, [x16, #280]
  402178:	add	x16, x16, #0x118
  40217c:	br	x17

0000000000402180 <fopen@plt>:
  402180:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402184:	ldr	x17, [x16, #288]
  402188:	add	x16, x16, #0x120
  40218c:	br	x17

0000000000402190 <time@plt>:
  402190:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402194:	ldr	x17, [x16, #296]
  402198:	add	x16, x16, #0x128
  40219c:	br	x17

00000000004021a0 <malloc@plt>:
  4021a0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4021a4:	ldr	x17, [x16, #304]
  4021a8:	add	x16, x16, #0x130
  4021ac:	br	x17

00000000004021b0 <wcwidth@plt>:
  4021b0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4021b4:	ldr	x17, [x16, #312]
  4021b8:	add	x16, x16, #0x138
  4021bc:	br	x17

00000000004021c0 <strncmp@plt>:
  4021c0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4021c4:	ldr	x17, [x16, #320]
  4021c8:	add	x16, x16, #0x140
  4021cc:	br	x17

00000000004021d0 <bindtextdomain@plt>:
  4021d0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4021d4:	ldr	x17, [x16, #328]
  4021d8:	add	x16, x16, #0x148
  4021dc:	br	x17

00000000004021e0 <__libc_start_main@plt>:
  4021e0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4021e4:	ldr	x17, [x16, #336]
  4021e8:	add	x16, x16, #0x150
  4021ec:	br	x17

00000000004021f0 <strcat@plt>:
  4021f0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4021f4:	ldr	x17, [x16, #344]
  4021f8:	add	x16, x16, #0x158
  4021fc:	br	x17

0000000000402200 <fgetc@plt>:
  402200:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402204:	ldr	x17, [x16, #352]
  402208:	add	x16, x16, #0x160
  40220c:	br	x17

0000000000402210 <memset@plt>:
  402210:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402214:	ldr	x17, [x16, #360]
  402218:	add	x16, x16, #0x168
  40221c:	br	x17

0000000000402220 <gettimeofday@plt>:
  402220:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402224:	ldr	x17, [x16, #368]
  402228:	add	x16, x16, #0x170
  40222c:	br	x17

0000000000402230 <gmtime_r@plt>:
  402230:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402234:	ldr	x17, [x16, #376]
  402238:	add	x16, x16, #0x178
  40223c:	br	x17

0000000000402240 <calloc@plt>:
  402240:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402244:	ldr	x17, [x16, #384]
  402248:	add	x16, x16, #0x180
  40224c:	br	x17

0000000000402250 <bsearch@plt>:
  402250:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402254:	ldr	x17, [x16, #392]
  402258:	add	x16, x16, #0x188
  40225c:	br	x17

0000000000402260 <strcasecmp@plt>:
  402260:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402264:	ldr	x17, [x16, #400]
  402268:	add	x16, x16, #0x190
  40226c:	br	x17

0000000000402270 <readdir@plt>:
  402270:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402274:	ldr	x17, [x16, #408]
  402278:	add	x16, x16, #0x198
  40227c:	br	x17

0000000000402280 <realloc@plt>:
  402280:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402284:	ldr	x17, [x16, #416]
  402288:	add	x16, x16, #0x1a0
  40228c:	br	x17

0000000000402290 <strdup@plt>:
  402290:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402294:	ldr	x17, [x16, #424]
  402298:	add	x16, x16, #0x1a8
  40229c:	br	x17

00000000004022a0 <closedir@plt>:
  4022a0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4022a4:	ldr	x17, [x16, #432]
  4022a8:	add	x16, x16, #0x1b0
  4022ac:	br	x17

00000000004022b0 <close@plt>:
  4022b0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4022b4:	ldr	x17, [x16, #440]
  4022b8:	add	x16, x16, #0x1b8
  4022bc:	br	x17

00000000004022c0 <strrchr@plt>:
  4022c0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4022c4:	ldr	x17, [x16, #448]
  4022c8:	add	x16, x16, #0x1c0
  4022cc:	br	x17

00000000004022d0 <__gmon_start__@plt>:
  4022d0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4022d4:	ldr	x17, [x16, #456]
  4022d8:	add	x16, x16, #0x1c8
  4022dc:	br	x17

00000000004022e0 <mktime@plt>:
  4022e0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4022e4:	ldr	x17, [x16, #464]
  4022e8:	add	x16, x16, #0x1d0
  4022ec:	br	x17

00000000004022f0 <strtoumax@plt>:
  4022f0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4022f4:	ldr	x17, [x16, #472]
  4022f8:	add	x16, x16, #0x1d8
  4022fc:	br	x17

0000000000402300 <abort@plt>:
  402300:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402304:	ldr	x17, [x16, #480]
  402308:	add	x16, x16, #0x1e0
  40230c:	br	x17

0000000000402310 <feof@plt>:
  402310:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402314:	ldr	x17, [x16, #488]
  402318:	add	x16, x16, #0x1e8
  40231c:	br	x17

0000000000402320 <memcmp@plt>:
  402320:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402324:	ldr	x17, [x16, #496]
  402328:	add	x16, x16, #0x1f0
  40232c:	br	x17

0000000000402330 <textdomain@plt>:
  402330:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402334:	ldr	x17, [x16, #504]
  402338:	add	x16, x16, #0x1f8
  40233c:	br	x17

0000000000402340 <getopt_long@plt>:
  402340:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402344:	ldr	x17, [x16, #512]
  402348:	add	x16, x16, #0x200
  40234c:	br	x17

0000000000402350 <strcmp@plt>:
  402350:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402354:	ldr	x17, [x16, #520]
  402358:	add	x16, x16, #0x208
  40235c:	br	x17

0000000000402360 <warn@plt>:
  402360:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402364:	ldr	x17, [x16, #528]
  402368:	add	x16, x16, #0x210
  40236c:	br	x17

0000000000402370 <__ctype_b_loc@plt>:
  402370:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402374:	ldr	x17, [x16, #536]
  402378:	add	x16, x16, #0x218
  40237c:	br	x17

0000000000402380 <strtol@plt>:
  402380:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402384:	ldr	x17, [x16, #544]
  402388:	add	x16, x16, #0x220
  40238c:	br	x17

0000000000402390 <free@plt>:
  402390:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402394:	ldr	x17, [x16, #552]
  402398:	add	x16, x16, #0x228
  40239c:	br	x17

00000000004023a0 <__ctype_get_mb_cur_max@plt>:
  4023a0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4023a4:	ldr	x17, [x16, #560]
  4023a8:	add	x16, x16, #0x230
  4023ac:	br	x17

00000000004023b0 <getgid@plt>:
  4023b0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4023b4:	ldr	x17, [x16, #568]
  4023b8:	add	x16, x16, #0x238
  4023bc:	br	x17

00000000004023c0 <strncasecmp@plt>:
  4023c0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4023c4:	ldr	x17, [x16, #576]
  4023c8:	add	x16, x16, #0x240
  4023cc:	br	x17

00000000004023d0 <vasprintf@plt>:
  4023d0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4023d4:	ldr	x17, [x16, #584]
  4023d8:	add	x16, x16, #0x248
  4023dc:	br	x17

00000000004023e0 <strndup@plt>:
  4023e0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4023e4:	ldr	x17, [x16, #592]
  4023e8:	add	x16, x16, #0x250
  4023ec:	br	x17

00000000004023f0 <strspn@plt>:
  4023f0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4023f4:	ldr	x17, [x16, #600]
  4023f8:	add	x16, x16, #0x258
  4023fc:	br	x17

0000000000402400 <strchr@plt>:
  402400:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402404:	ldr	x17, [x16, #608]
  402408:	add	x16, x16, #0x260
  40240c:	br	x17

0000000000402410 <fflush@plt>:
  402410:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402414:	ldr	x17, [x16, #616]
  402418:	add	x16, x16, #0x268
  40241c:	br	x17

0000000000402420 <warnx@plt>:
  402420:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402424:	ldr	x17, [x16, #624]
  402428:	add	x16, x16, #0x270
  40242c:	br	x17

0000000000402430 <isatty@plt>:
  402430:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402434:	ldr	x17, [x16, #632]
  402438:	add	x16, x16, #0x278
  40243c:	br	x17

0000000000402440 <wcstombs@plt>:
  402440:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402444:	ldr	x17, [x16, #640]
  402448:	add	x16, x16, #0x280
  40244c:	br	x17

0000000000402450 <__isoc99_sscanf@plt>:
  402450:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402454:	ldr	x17, [x16, #648]
  402458:	add	x16, x16, #0x288
  40245c:	br	x17

0000000000402460 <strncpy@plt>:
  402460:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402464:	ldr	x17, [x16, #656]
  402468:	add	x16, x16, #0x290
  40246c:	br	x17

0000000000402470 <errx@plt>:
  402470:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402474:	ldr	x17, [x16, #664]
  402478:	add	x16, x16, #0x298
  40247c:	br	x17

0000000000402480 <iswprint@plt>:
  402480:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402484:	ldr	x17, [x16, #672]
  402488:	add	x16, x16, #0x2a0
  40248c:	br	x17

0000000000402490 <strcspn@plt>:
  402490:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402494:	ldr	x17, [x16, #680]
  402498:	add	x16, x16, #0x2a8
  40249c:	br	x17

00000000004024a0 <vfprintf@plt>:
  4024a0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4024a4:	ldr	x17, [x16, #688]
  4024a8:	add	x16, x16, #0x2b0
  4024ac:	br	x17

00000000004024b0 <printf@plt>:
  4024b0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4024b4:	ldr	x17, [x16, #696]
  4024b8:	add	x16, x16, #0x2b8
  4024bc:	br	x17

00000000004024c0 <__assert_fail@plt>:
  4024c0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4024c4:	ldr	x17, [x16, #704]
  4024c8:	add	x16, x16, #0x2c0
  4024cc:	br	x17

00000000004024d0 <__errno_location@plt>:
  4024d0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4024d4:	ldr	x17, [x16, #712]
  4024d8:	add	x16, x16, #0x2c8
  4024dc:	br	x17

00000000004024e0 <getenv@plt>:
  4024e0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4024e4:	ldr	x17, [x16, #720]
  4024e8:	add	x16, x16, #0x2d0
  4024ec:	br	x17

00000000004024f0 <tigetnum@plt>:
  4024f0:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  4024f4:	ldr	x17, [x16, #728]
  4024f8:	add	x16, x16, #0x2d8
  4024fc:	br	x17

0000000000402500 <gettext@plt>:
  402500:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402504:	ldr	x17, [x16, #736]
  402508:	add	x16, x16, #0x2e0
  40250c:	br	x17

0000000000402510 <fprintf@plt>:
  402510:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402514:	ldr	x17, [x16, #744]
  402518:	add	x16, x16, #0x2e8
  40251c:	br	x17

0000000000402520 <fgets@plt>:
  402520:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402524:	ldr	x17, [x16, #752]
  402528:	add	x16, x16, #0x2f0
  40252c:	br	x17

0000000000402530 <err@plt>:
  402530:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402534:	ldr	x17, [x16, #760]
  402538:	add	x16, x16, #0x2f8
  40253c:	br	x17

0000000000402540 <ioctl@plt>:
  402540:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402544:	ldr	x17, [x16, #768]
  402548:	add	x16, x16, #0x300
  40254c:	br	x17

0000000000402550 <setlocale@plt>:
  402550:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402554:	ldr	x17, [x16, #776]
  402558:	add	x16, x16, #0x308
  40255c:	br	x17

0000000000402560 <ferror@plt>:
  402560:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402564:	ldr	x17, [x16, #784]
  402568:	add	x16, x16, #0x310
  40256c:	br	x17

0000000000402570 <tigetstr@plt>:
  402570:	adrp	x16, 41f000 <tigetstr@plt+0x1ca90>
  402574:	ldr	x17, [x16, #792]
  402578:	add	x16, x16, #0x318
  40257c:	br	x17

Disassembly of section .text:

0000000000402580 <.text>:
  402580:	mov	x29, #0x0                   	// #0
  402584:	mov	x30, #0x0                   	// #0
  402588:	mov	x5, x0
  40258c:	ldr	x1, [sp]
  402590:	add	x2, sp, #0x8
  402594:	mov	x6, sp
  402598:	movz	x0, #0x0, lsl #48
  40259c:	movk	x0, #0x0, lsl #32
  4025a0:	movk	x0, #0x40, lsl #16
  4025a4:	movk	x0, #0x268c
  4025a8:	movz	x3, #0x0, lsl #48
  4025ac:	movk	x3, #0x0, lsl #32
  4025b0:	movk	x3, #0x40, lsl #16
  4025b4:	movk	x3, #0xd0b8
  4025b8:	movz	x4, #0x0, lsl #48
  4025bc:	movk	x4, #0x0, lsl #32
  4025c0:	movk	x4, #0x40, lsl #16
  4025c4:	movk	x4, #0xd138
  4025c8:	bl	4021e0 <__libc_start_main@plt>
  4025cc:	bl	402300 <abort@plt>
  4025d0:	adrp	x0, 41e000 <tigetstr@plt+0x1ba90>
  4025d4:	ldr	x0, [x0, #4064]
  4025d8:	cbz	x0, 4025e0 <tigetstr@plt+0x70>
  4025dc:	b	4022d0 <__gmon_start__@plt>
  4025e0:	ret
  4025e4:	nop
  4025e8:	adrp	x0, 41f000 <tigetstr@plt+0x1ca90>
  4025ec:	add	x0, x0, #0x488
  4025f0:	adrp	x1, 41f000 <tigetstr@plt+0x1ca90>
  4025f4:	add	x1, x1, #0x488
  4025f8:	cmp	x1, x0
  4025fc:	b.eq	402614 <tigetstr@plt+0xa4>  // b.none
  402600:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  402604:	ldr	x1, [x1, #360]
  402608:	cbz	x1, 402614 <tigetstr@plt+0xa4>
  40260c:	mov	x16, x1
  402610:	br	x16
  402614:	ret
  402618:	adrp	x0, 41f000 <tigetstr@plt+0x1ca90>
  40261c:	add	x0, x0, #0x488
  402620:	adrp	x1, 41f000 <tigetstr@plt+0x1ca90>
  402624:	add	x1, x1, #0x488
  402628:	sub	x1, x1, x0
  40262c:	lsr	x2, x1, #63
  402630:	add	x1, x2, x1, asr #3
  402634:	cmp	xzr, x1, asr #1
  402638:	asr	x1, x1, #1
  40263c:	b.eq	402654 <tigetstr@plt+0xe4>  // b.none
  402640:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  402644:	ldr	x2, [x2, #368]
  402648:	cbz	x2, 402654 <tigetstr@plt+0xe4>
  40264c:	mov	x16, x2
  402650:	br	x16
  402654:	ret
  402658:	stp	x29, x30, [sp, #-32]!
  40265c:	mov	x29, sp
  402660:	str	x19, [sp, #16]
  402664:	adrp	x19, 41f000 <tigetstr@plt+0x1ca90>
  402668:	ldrb	w0, [x19, #1200]
  40266c:	cbnz	w0, 40267c <tigetstr@plt+0x10c>
  402670:	bl	4025e8 <tigetstr@plt+0x78>
  402674:	mov	w0, #0x1                   	// #1
  402678:	strb	w0, [x19, #1200]
  40267c:	ldr	x19, [sp, #16]
  402680:	ldp	x29, x30, [sp], #32
  402684:	ret
  402688:	b	402618 <tigetstr@plt+0xa8>
  40268c:	sub	sp, sp, #0x1e0
  402690:	stp	x29, x30, [sp, #448]
  402694:	str	x28, [sp, #464]
  402698:	add	x29, sp, #0x1c0
  40269c:	mov	w8, #0x6                   	// #6
  4026a0:	adrp	x9, 40d000 <tigetstr@plt+0xaa90>
  4026a4:	add	x9, x9, #0x94b
  4026a8:	adrp	x10, 40d000 <tigetstr@plt+0xaa90>
  4026ac:	add	x10, x10, #0x6a5
  4026b0:	adrp	x11, 40d000 <tigetstr@plt+0xaa90>
  4026b4:	add	x11, x11, #0x6b0
  4026b8:	adrp	x12, 40d000 <tigetstr@plt+0xaa90>
  4026bc:	add	x12, x12, #0x6c2
  4026c0:	adrp	x13, 41f000 <tigetstr@plt+0x1ca90>
  4026c4:	add	x13, x13, #0x440
  4026c8:	adrp	x14, 41f000 <tigetstr@plt+0x1ca90>
  4026cc:	add	x14, x14, #0x448
  4026d0:	adrp	x15, 41f000 <tigetstr@plt+0x1ca90>
  4026d4:	add	x15, x15, #0x330
  4026d8:	adrp	x16, 40d000 <tigetstr@plt+0xaa90>
  4026dc:	add	x16, x16, #0x550
  4026e0:	adrp	x17, 41f000 <tigetstr@plt+0x1ca90>
  4026e4:	add	x17, x17, #0x4a8
  4026e8:	adrp	x18, 41f000 <tigetstr@plt+0x1ca90>
  4026ec:	add	x18, x18, #0x490
  4026f0:	stur	wzr, [x29, #-4]
  4026f4:	stur	w0, [x29, #-8]
  4026f8:	stur	x1, [x29, #-16]
  4026fc:	stur	wzr, [x29, #-44]
  402700:	stur	wzr, [x29, #-48]
  402704:	stur	wzr, [x29, #-52]
  402708:	stur	xzr, [x29, #-64]
  40270c:	mov	w0, w8
  402710:	mov	x1, x9
  402714:	stur	x9, [x29, #-128]
  402718:	stur	x10, [x29, #-136]
  40271c:	stur	x11, [x29, #-144]
  402720:	stur	x12, [x29, #-152]
  402724:	stur	x13, [x29, #-160]
  402728:	stur	x14, [x29, #-168]
  40272c:	stur	x15, [x29, #-176]
  402730:	stur	x16, [x29, #-184]
  402734:	stur	x17, [x29, #-192]
  402738:	stur	x18, [x29, #-200]
  40273c:	bl	402550 <setlocale@plt>
  402740:	ldur	x9, [x29, #-136]
  402744:	mov	x0, x9
  402748:	ldur	x1, [x29, #-144]
  40274c:	bl	4021d0 <bindtextdomain@plt>
  402750:	ldur	x9, [x29, #-136]
  402754:	mov	x0, x9
  402758:	bl	402330 <textdomain@plt>
  40275c:	bl	40346c <tigetstr@plt+0xefc>
  402760:	ldur	x9, [x29, #-152]
  402764:	mov	x0, x9
  402768:	bl	4024e0 <getenv@plt>
  40276c:	stur	x0, [x29, #-32]
  402770:	ldur	x9, [x29, #-32]
  402774:	cbz	x9, 4027c8 <tigetstr@plt+0x258>
  402778:	ldur	x0, [x29, #-32]
  40277c:	bl	403488 <tigetstr@plt+0xf18>
  402780:	cmp	w0, #0x0
  402784:	cset	w8, eq  // eq = none
  402788:	and	w8, w8, #0x1
  40278c:	adrp	x9, 41f000 <tigetstr@plt+0x1ca90>
  402790:	add	x9, x9, #0x4b4
  402794:	str	w8, [x9]
  402798:	ldr	w8, [x9]
  40279c:	cbz	w8, 4027c8 <tigetstr@plt+0x258>
  4027a0:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  4027a4:	add	x0, x0, #0x6c7
  4027a8:	bl	4034d8 <tigetstr@plt+0xf68>
  4027ac:	ldur	x8, [x29, #-160]
  4027b0:	str	x0, [x8]
  4027b4:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  4027b8:	add	x0, x0, #0x6cc
  4027bc:	bl	4034d8 <tigetstr@plt+0xf68>
  4027c0:	ldur	x8, [x29, #-168]
  4027c4:	str	x0, [x8]
  4027c8:	mov	w0, #0x66                  	// #102
  4027cc:	movk	w0, #0x2, lsl #16
  4027d0:	bl	402160 <nl_langinfo@plt>
  4027d4:	stur	x0, [x29, #-80]
  4027d8:	ldur	w8, [x29, #-80]
  4027dc:	stur	w8, [x29, #-68]
  4027e0:	ldur	w8, [x29, #-68]
  4027e4:	mov	w9, #0x64                  	// #100
  4027e8:	sdiv	w10, w8, w9
  4027ec:	mul	w10, w10, w9
  4027f0:	subs	w1, w8, w10
  4027f4:	ldur	w8, [x29, #-68]
  4027f8:	sdiv	w8, w8, w9
  4027fc:	sdiv	w10, w8, w9
  402800:	mul	w9, w10, w9
  402804:	subs	w2, w8, w9
  402808:	ldur	w8, [x29, #-68]
  40280c:	mov	w9, #0x2710                	// #10000
  402810:	sdiv	w3, w8, w9
  402814:	ldur	x0, [x29, #-176]
  402818:	bl	40354c <tigetstr@plt+0xfdc>
  40281c:	stur	w0, [x29, #-68]
  402820:	ldur	w8, [x29, #-68]
  402824:	mov	w0, #0x68                  	// #104
  402828:	movk	w0, #0x2, lsl #16
  40282c:	stur	w8, [x29, #-204]
  402830:	bl	402160 <nl_langinfo@plt>
  402834:	ldrsb	w8, [x0]
  402838:	ldur	w9, [x29, #-204]
  40283c:	add	w8, w9, w8
  402840:	subs	w8, w8, #0x1
  402844:	mov	w10, #0x7                   	// #7
  402848:	sdiv	w11, w8, w10
  40284c:	mul	w10, w11, w10
  402850:	subs	w8, w8, w10
  402854:	ldur	x12, [x29, #-176]
  402858:	str	w8, [x12, #212]
  40285c:	ldur	w0, [x29, #-8]
  402860:	ldur	x1, [x29, #-16]
  402864:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  402868:	add	x2, x2, #0x6d1
  40286c:	adrp	x3, 40d000 <tigetstr@plt+0xaa90>
  402870:	add	x3, x3, #0x2d0
  402874:	mov	x8, xzr
  402878:	mov	x4, x8
  40287c:	bl	402340 <getopt_long@plt>
  402880:	stur	w0, [x29, #-44]
  402884:	mov	w9, #0xffffffff            	// #-1
  402888:	cmp	w0, w9
  40288c:	b.eq	402b30 <tigetstr@plt+0x5c0>  // b.none
  402890:	ldur	w0, [x29, #-44]
  402894:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  402898:	add	x1, x1, #0x2d0
  40289c:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  4028a0:	add	x2, x2, #0x4d0
  4028a4:	sub	x3, x29, #0x40
  4028a8:	bl	40374c <tigetstr@plt+0x11dc>
  4028ac:	ldur	w8, [x29, #-44]
  4028b0:	subs	w8, w8, #0x31
  4028b4:	mov	w9, w8
  4028b8:	ubfx	x9, x9, #0, #32
  4028bc:	cmp	x9, #0x51
  4028c0:	stur	x9, [x29, #-216]
  4028c4:	b.hi	402ae4 <tigetstr@plt+0x574>  // b.pmore
  4028c8:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  4028cc:	add	x8, x8, #0x188
  4028d0:	ldur	x11, [x29, #-216]
  4028d4:	ldrsw	x10, [x8, x11, lsl #2]
  4028d8:	add	x9, x8, x10
  4028dc:	br	x9
  4028e0:	mov	w8, #0x1                   	// #1
  4028e4:	ldur	x9, [x29, #-176]
  4028e8:	str	w8, [x9, #200]
  4028ec:	b	402b2c <tigetstr@plt+0x5bc>
  4028f0:	mov	w8, #0x3                   	// #3
  4028f4:	ldur	x9, [x29, #-176]
  4028f8:	str	w8, [x9, #200]
  4028fc:	mov	w8, #0x1                   	// #1
  402900:	str	w8, [x9, #204]
  402904:	b	402b2c <tigetstr@plt+0x5bc>
  402908:	ldur	x8, [x29, #-176]
  40290c:	str	wzr, [x8, #212]
  402910:	b	402b2c <tigetstr@plt+0x5bc>
  402914:	mov	w8, #0x1                   	// #1
  402918:	ldur	x9, [x29, #-176]
  40291c:	str	w8, [x9, #212]
  402920:	b	402b2c <tigetstr@plt+0x5bc>
  402924:	ldur	x8, [x29, #-176]
  402928:	ldrb	w9, [x8, #264]
  40292c:	and	w9, w9, #0xfffffffe
  402930:	orr	w9, w9, #0x1
  402934:	strb	w9, [x8, #264]
  402938:	mov	x10, #0x4                   	// #4
  40293c:	str	x10, [x8, #224]
  402940:	b	402b2c <tigetstr@plt+0x5bc>
  402944:	mov	w8, #0x1                   	// #1
  402948:	stur	w8, [x29, #-48]
  40294c:	b	402b2c <tigetstr@plt+0x5bc>
  402950:	mov	w8, #0x1                   	// #1
  402954:	stur	w8, [x29, #-52]
  402958:	b	402b2c <tigetstr@plt+0x5bc>
  40295c:	ldur	x8, [x29, #-200]
  402960:	ldr	x0, [x8]
  402964:	adrp	x9, 40d000 <tigetstr@plt+0xaa90>
  402968:	add	x9, x9, #0x6df
  40296c:	str	x0, [sp, #224]
  402970:	mov	x0, x9
  402974:	bl	402500 <gettext@plt>
  402978:	ldr	x8, [sp, #224]
  40297c:	str	x0, [sp, #216]
  402980:	mov	x0, x8
  402984:	ldr	x1, [sp, #216]
  402988:	bl	407754 <tigetstr@plt+0x51e4>
  40298c:	ldur	x8, [x29, #-176]
  402990:	str	w0, [x8, #200]
  402994:	b	402b2c <tigetstr@plt+0x5bc>
  402998:	mov	w8, #0x1                   	// #1
  40299c:	ldur	x9, [x29, #-176]
  4029a0:	str	w8, [x9, #204]
  4029a4:	b	402b2c <tigetstr@plt+0x5bc>
  4029a8:	ldur	x8, [x29, #-200]
  4029ac:	ldr	x9, [x8]
  4029b0:	cbz	x9, 402a2c <tigetstr@plt+0x4bc>
  4029b4:	ldur	x8, [x29, #-200]
  4029b8:	ldr	x0, [x8]
  4029bc:	adrp	x9, 40d000 <tigetstr@plt+0xaa90>
  4029c0:	add	x9, x9, #0x6f6
  4029c4:	str	x0, [sp, #208]
  4029c8:	mov	x0, x9
  4029cc:	bl	402500 <gettext@plt>
  4029d0:	ldr	x8, [sp, #208]
  4029d4:	str	x0, [sp, #200]
  4029d8:	mov	x0, x8
  4029dc:	ldr	x1, [sp, #200]
  4029e0:	bl	407500 <tigetstr@plt+0x4f90>
  4029e4:	ldur	x8, [x29, #-176]
  4029e8:	str	w0, [x8, #256]
  4029ec:	ldr	w10, [x8, #256]
  4029f0:	cmp	w10, #0x1
  4029f4:	b.lt	402a0c <tigetstr@plt+0x49c>  // b.tstop
  4029f8:	ldur	x8, [x29, #-176]
  4029fc:	ldr	w9, [x8, #256]
  402a00:	mov	w10, #0x36                  	// #54
  402a04:	cmp	w10, w9
  402a08:	b.ge	402a2c <tigetstr@plt+0x4bc>  // b.tcont
  402a0c:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  402a10:	add	x0, x0, #0x70c
  402a14:	bl	402500 <gettext@plt>
  402a18:	mov	w8, #0x1                   	// #1
  402a1c:	str	x0, [sp, #192]
  402a20:	mov	w0, w8
  402a24:	ldr	x1, [sp, #192]
  402a28:	bl	402470 <errx@plt>
  402a2c:	mov	w8, #0x200                 	// #512
  402a30:	ldur	x9, [x29, #-176]
  402a34:	str	w8, [x9, #216]
  402a38:	b	402b2c <tigetstr@plt+0x5bc>
  402a3c:	ldur	x8, [x29, #-176]
  402a40:	str	wzr, [x8, #196]
  402a44:	ldur	x9, [x29, #-200]
  402a48:	ldr	x10, [x9]
  402a4c:	cbz	x10, 402a88 <tigetstr@plt+0x518>
  402a50:	ldur	x8, [x29, #-200]
  402a54:	ldr	x0, [x8]
  402a58:	adrp	x9, 40d000 <tigetstr@plt+0xaa90>
  402a5c:	add	x9, x9, #0x729
  402a60:	str	x0, [sp, #184]
  402a64:	mov	x0, x9
  402a68:	bl	402500 <gettext@plt>
  402a6c:	ldr	x8, [sp, #184]
  402a70:	str	x0, [sp, #176]
  402a74:	mov	x0, x8
  402a78:	ldr	x1, [sp, #176]
  402a7c:	bl	40b96c <tigetstr@plt+0x93fc>
  402a80:	ldur	x8, [x29, #-176]
  402a84:	str	w0, [x8, #196]
  402a88:	b	402b2c <tigetstr@plt+0x5bc>
  402a8c:	ldur	x8, [x29, #-200]
  402a90:	ldr	x0, [x8]
  402a94:	bl	4039c8 <tigetstr@plt+0x1458>
  402a98:	ldur	x8, [x29, #-176]
  402a9c:	str	w0, [x8, #192]
  402aa0:	b	402b2c <tigetstr@plt+0x5bc>
  402aa4:	mov	w8, #0x80000000            	// #-2147483648
  402aa8:	ldur	x9, [x29, #-176]
  402aac:	str	w8, [x9, #192]
  402ab0:	b	402b2c <tigetstr@plt+0x5bc>
  402ab4:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  402ab8:	add	x0, x0, #0x740
  402abc:	bl	402500 <gettext@plt>
  402ac0:	ldur	x8, [x29, #-192]
  402ac4:	ldr	x1, [x8]
  402ac8:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  402acc:	add	x2, x2, #0x74c
  402ad0:	bl	4024b0 <printf@plt>
  402ad4:	mov	w9, wzr
  402ad8:	mov	w0, w9
  402adc:	bl	401fb0 <exit@plt>
  402ae0:	bl	403a6c <tigetstr@plt+0x14fc>
  402ae4:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  402ae8:	add	x8, x8, #0x488
  402aec:	ldr	x0, [x8]
  402af0:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  402af4:	add	x8, x8, #0x75e
  402af8:	str	x0, [sp, #168]
  402afc:	mov	x0, x8
  402b00:	bl	402500 <gettext@plt>
  402b04:	ldur	x8, [x29, #-192]
  402b08:	ldr	x2, [x8]
  402b0c:	ldr	x9, [sp, #168]
  402b10:	str	x0, [sp, #160]
  402b14:	mov	x0, x9
  402b18:	ldr	x1, [sp, #160]
  402b1c:	bl	402510 <fprintf@plt>
  402b20:	mov	w10, #0x1                   	// #1
  402b24:	mov	w0, w10
  402b28:	bl	401fb0 <exit@plt>
  402b2c:	b	40285c <tigetstr@plt+0x2ec>
  402b30:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  402b34:	add	x8, x8, #0x498
  402b38:	ldr	w9, [x8]
  402b3c:	ldur	w10, [x29, #-8]
  402b40:	subs	w9, w10, w9
  402b44:	stur	w9, [x29, #-8]
  402b48:	ldrsw	x8, [x8]
  402b4c:	ldur	x11, [x29, #-16]
  402b50:	mov	x12, #0x8                   	// #8
  402b54:	mul	x8, x12, x8
  402b58:	add	x8, x11, x8
  402b5c:	stur	x8, [x29, #-16]
  402b60:	ldur	x8, [x29, #-176]
  402b64:	ldr	w9, [x8, #216]
  402b68:	cbz	w9, 402bb4 <tigetstr@plt+0x644>
  402b6c:	ldur	x8, [x29, #-176]
  402b70:	ldr	w9, [x8, #256]
  402b74:	and	w9, w9, #0xff
  402b78:	str	w9, [x8, #216]
  402b7c:	ldr	w9, [x8, #212]
  402b80:	mov	w10, #0x200                 	// #512
  402b84:	mov	w11, #0x100                 	// #256
  402b88:	cmp	w9, #0x1
  402b8c:	csel	w9, w11, w10, eq  // eq = none
  402b90:	ldr	w10, [x8, #216]
  402b94:	orr	w9, w10, w9
  402b98:	str	w9, [x8, #216]
  402b9c:	ldr	x12, [x8, #224]
  402ba0:	mov	x13, #0x7                   	// #7
  402ba4:	mul	x12, x12, x13
  402ba8:	add	x12, x12, #0x3
  402bac:	str	x12, [x8, #232]
  402bb0:	b	402bc8 <tigetstr@plt+0x658>
  402bb4:	ldur	x8, [x29, #-176]
  402bb8:	ldr	x9, [x8, #224]
  402bbc:	mov	x10, #0x7                   	// #7
  402bc0:	mul	x9, x9, x10
  402bc4:	str	x9, [x8, #232]
  402bc8:	ldur	w8, [x29, #-8]
  402bcc:	cmp	w8, #0x1
  402bd0:	b.ne	402c78 <tigetstr@plt+0x708>  // b.any
  402bd4:	ldur	x8, [x29, #-16]
  402bd8:	ldr	x0, [x8]
  402bdc:	mov	x8, xzr
  402be0:	mov	x1, x8
  402be4:	bl	407010 <tigetstr@plt+0x4aa0>
  402be8:	cbnz	w0, 402c78 <tigetstr@plt+0x708>
  402bec:	ldur	x8, [x29, #-16]
  402bf0:	ldr	x0, [x8]
  402bf4:	sub	x1, x29, #0x58
  402bf8:	bl	40950c <tigetstr@plt+0x6f9c>
  402bfc:	cbnz	w0, 402c18 <tigetstr@plt+0x6a8>
  402c00:	ldur	x8, [x29, #-88]
  402c04:	mov	x9, #0x4240                	// #16960
  402c08:	movk	x9, #0xf, lsl #16
  402c0c:	udiv	x8, x8, x9
  402c10:	stur	x8, [x29, #-40]
  402c14:	b	402c70 <tigetstr@plt+0x700>
  402c18:	ldur	x8, [x29, #-16]
  402c1c:	ldr	x1, [x8]
  402c20:	ldur	x0, [x29, #-176]
  402c24:	bl	403eb4 <tigetstr@plt+0x1944>
  402c28:	ldur	x8, [x29, #-176]
  402c2c:	str	w0, [x8, #248]
  402c30:	cmp	w0, #0x0
  402c34:	cset	w9, le
  402c38:	tbnz	w9, #0, 402c48 <tigetstr@plt+0x6d8>
  402c3c:	sub	x0, x29, #0x28
  402c40:	bl	402190 <time@plt>
  402c44:	b	402c70 <tigetstr@plt+0x700>
  402c48:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  402c4c:	add	x0, x0, #0x785
  402c50:	bl	402500 <gettext@plt>
  402c54:	ldur	x8, [x29, #-16]
  402c58:	ldr	x2, [x8]
  402c5c:	mov	w9, #0x1                   	// #1
  402c60:	str	x0, [sp, #152]
  402c64:	mov	w0, w9
  402c68:	ldr	x1, [sp, #152]
  402c6c:	bl	402470 <errx@plt>
  402c70:	stur	wzr, [x29, #-8]
  402c74:	b	402c80 <tigetstr@plt+0x710>
  402c78:	sub	x0, x29, #0x28
  402c7c:	bl	402190 <time@plt>
  402c80:	sub	x0, x29, #0x28
  402c84:	bl	402130 <localtime@plt>
  402c88:	stur	x0, [x29, #-24]
  402c8c:	ldur	w8, [x29, #-8]
  402c90:	subs	w8, w8, #0x0
  402c94:	mov	w9, w8
  402c98:	ubfx	x9, x9, #0, #32
  402c9c:	cmp	x9, #0x3
  402ca0:	str	x9, [sp, #144]
  402ca4:	b.hi	403038 <tigetstr@plt+0xac8>  // b.pmore
  402ca8:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  402cac:	add	x8, x8, #0x178
  402cb0:	ldr	x11, [sp, #144]
  402cb4:	ldrsw	x10, [x8, x11, lsl #2]
  402cb8:	add	x9, x8, x10
  402cbc:	br	x9
  402cc0:	ldur	x8, [x29, #-16]
  402cc4:	add	x9, x8, #0x8
  402cc8:	stur	x9, [x29, #-16]
  402ccc:	ldr	x0, [x8]
  402cd0:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  402cd4:	add	x8, x8, #0x7b9
  402cd8:	str	x0, [sp, #136]
  402cdc:	mov	x0, x8
  402ce0:	bl	402500 <gettext@plt>
  402ce4:	ldr	x8, [sp, #136]
  402ce8:	str	x0, [sp, #128]
  402cec:	mov	x0, x8
  402cf0:	ldr	x1, [sp, #128]
  402cf4:	bl	407500 <tigetstr@plt+0x4f90>
  402cf8:	ldur	x8, [x29, #-176]
  402cfc:	str	w0, [x8, #244]
  402d00:	ldr	w10, [x8, #244]
  402d04:	cmp	w10, #0x1
  402d08:	b.lt	402d20 <tigetstr@plt+0x7b0>  // b.tstop
  402d0c:	ldur	x8, [x29, #-176]
  402d10:	ldr	w9, [x8, #244]
  402d14:	mov	w10, #0x1f                  	// #31
  402d18:	cmp	w10, w9
  402d1c:	b.ge	402d44 <tigetstr@plt+0x7d4>  // b.tcont
  402d20:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  402d24:	add	x0, x0, #0x7cb
  402d28:	bl	402500 <gettext@plt>
  402d2c:	mov	w8, #0x1                   	// #1
  402d30:	str	x0, [sp, #120]
  402d34:	mov	w0, w8
  402d38:	ldr	x1, [sp, #120]
  402d3c:	mov	w2, #0x1f                  	// #31
  402d40:	bl	402470 <errx@plt>
  402d44:	bl	402370 <__ctype_b_loc@plt>
  402d48:	ldr	x8, [x0]
  402d4c:	ldur	x9, [x29, #-16]
  402d50:	ldr	x9, [x9]
  402d54:	ldrsb	x9, [x9]
  402d58:	ldrh	w10, [x8, x9, lsl #1]
  402d5c:	and	w10, w10, #0x800
  402d60:	cbz	w10, 402da8 <tigetstr@plt+0x838>
  402d64:	ldur	x8, [x29, #-16]
  402d68:	add	x9, x8, #0x8
  402d6c:	stur	x9, [x29, #-16]
  402d70:	ldr	x0, [x8]
  402d74:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  402d78:	add	x8, x8, #0x7e7
  402d7c:	str	x0, [sp, #112]
  402d80:	mov	x0, x8
  402d84:	bl	402500 <gettext@plt>
  402d88:	ldr	x8, [sp, #112]
  402d8c:	str	x0, [sp, #104]
  402d90:	mov	x0, x8
  402d94:	ldr	x1, [sp, #104]
  402d98:	bl	407500 <tigetstr@plt+0x4f90>
  402d9c:	ldur	x8, [x29, #-176]
  402da0:	str	w0, [x8, #248]
  402da4:	b	402e04 <tigetstr@plt+0x894>
  402da8:	ldur	x8, [x29, #-16]
  402dac:	ldr	x1, [x8]
  402db0:	ldur	x0, [x29, #-176]
  402db4:	bl	403eb4 <tigetstr@plt+0x1944>
  402db8:	ldur	x8, [x29, #-176]
  402dbc:	str	w0, [x8, #248]
  402dc0:	ldr	w9, [x8, #248]
  402dc4:	cmp	w9, #0x0
  402dc8:	cset	w9, ge  // ge = tcont
  402dcc:	tbnz	w9, #0, 402df8 <tigetstr@plt+0x888>
  402dd0:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  402dd4:	add	x0, x0, #0x7a2
  402dd8:	bl	402500 <gettext@plt>
  402ddc:	ldur	x8, [x29, #-16]
  402de0:	ldr	x2, [x8]
  402de4:	mov	w9, #0x1                   	// #1
  402de8:	str	x0, [sp, #96]
  402dec:	mov	w0, w9
  402df0:	ldr	x1, [sp, #96]
  402df4:	bl	402470 <errx@plt>
  402df8:	ldur	x8, [x29, #-16]
  402dfc:	add	x8, x8, #0x8
  402e00:	stur	x8, [x29, #-16]
  402e04:	ldur	x8, [x29, #-176]
  402e08:	ldr	w9, [x8, #248]
  402e0c:	cmp	w9, #0x1
  402e10:	b.lt	402e28 <tigetstr@plt+0x8b8>  // b.tstop
  402e14:	ldur	x8, [x29, #-176]
  402e18:	ldr	w9, [x8, #248]
  402e1c:	mov	w10, #0xc                   	// #12
  402e20:	cmp	w10, w9
  402e24:	b.ge	402e48 <tigetstr@plt+0x8d8>  // b.tcont
  402e28:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  402e2c:	add	x0, x0, #0x7e7
  402e30:	bl	402500 <gettext@plt>
  402e34:	mov	w8, #0x1                   	// #1
  402e38:	str	x0, [sp, #88]
  402e3c:	mov	w0, w8
  402e40:	ldr	x1, [sp, #88]
  402e44:	bl	402470 <errx@plt>
  402e48:	ldur	x8, [x29, #-16]
  402e4c:	add	x9, x8, #0x8
  402e50:	stur	x9, [x29, #-16]
  402e54:	ldr	x0, [x8]
  402e58:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  402e5c:	add	x8, x8, #0x805
  402e60:	str	x0, [sp, #80]
  402e64:	mov	x0, x8
  402e68:	bl	402500 <gettext@plt>
  402e6c:	ldr	x8, [sp, #80]
  402e70:	str	x0, [sp, #72]
  402e74:	mov	x0, x8
  402e78:	ldr	x1, [sp, #72]
  402e7c:	bl	407500 <tigetstr@plt+0x4f90>
  402e80:	ldur	x8, [x29, #-176]
  402e84:	str	w0, [x8, #252]
  402e88:	ldr	w10, [x8, #252]
  402e8c:	cmp	w10, #0x1
  402e90:	b.ge	402eb4 <tigetstr@plt+0x944>  // b.tcont
  402e94:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  402e98:	add	x0, x0, #0x818
  402e9c:	bl	402500 <gettext@plt>
  402ea0:	mov	w8, #0x1                   	// #1
  402ea4:	str	x0, [sp, #64]
  402ea8:	mov	w0, w8
  402eac:	ldr	x1, [sp, #64]
  402eb0:	bl	402470 <errx@plt>
  402eb4:	ldur	x8, [x29, #-176]
  402eb8:	ldr	w9, [x8, #252]
  402ebc:	mov	w10, #0x7fffffff            	// #2147483647
  402ec0:	cmp	w9, w10
  402ec4:	b.ne	402ee8 <tigetstr@plt+0x978>  // b.any
  402ec8:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  402ecc:	add	x0, x0, #0x805
  402ed0:	bl	402500 <gettext@plt>
  402ed4:	mov	w8, #0x1                   	// #1
  402ed8:	str	x0, [sp, #56]
  402edc:	mov	w0, w8
  402ee0:	ldr	x1, [sp, #56]
  402ee4:	bl	402470 <errx@plt>
  402ee8:	ldur	x8, [x29, #-176]
  402eec:	ldr	w9, [x8, #244]
  402ef0:	cbz	w9, 402f84 <tigetstr@plt+0xa14>
  402ef4:	ldur	x8, [x29, #-176]
  402ef8:	ldr	w1, [x8, #252]
  402efc:	mov	x0, x8
  402f00:	bl	403f9c <tigetstr@plt+0x1a2c>
  402f04:	mov	w2, w0
  402f08:	sxtw	x8, w2
  402f0c:	mov	x9, #0x34                  	// #52
  402f10:	mul	x8, x9, x8
  402f14:	ldur	x9, [x29, #-184]
  402f18:	add	x8, x9, x8
  402f1c:	ldur	x10, [x29, #-176]
  402f20:	ldrsw	x11, [x10, #248]
  402f24:	ldr	w12, [x8, x11, lsl #2]
  402f28:	stur	w12, [x29, #-92]
  402f2c:	ldr	w12, [x10, #244]
  402f30:	ldur	w13, [x29, #-92]
  402f34:	cmp	w12, w13
  402f38:	b.le	402f60 <tigetstr@plt+0x9f0>
  402f3c:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  402f40:	add	x0, x0, #0x7cb
  402f44:	bl	402500 <gettext@plt>
  402f48:	ldur	w2, [x29, #-92]
  402f4c:	mov	w8, #0x1                   	// #1
  402f50:	str	x0, [sp, #48]
  402f54:	mov	w0, w8
  402f58:	ldr	x1, [sp, #48]
  402f5c:	bl	402470 <errx@plt>
  402f60:	ldur	x8, [x29, #-176]
  402f64:	ldr	w1, [x8, #244]
  402f68:	ldr	w2, [x8, #248]
  402f6c:	ldr	w3, [x8, #252]
  402f70:	mov	x0, x8
  402f74:	bl	40405c <tigetstr@plt+0x1aec>
  402f78:	ldur	x8, [x29, #-176]
  402f7c:	str	w0, [x8, #244]
  402f80:	b	402fb4 <tigetstr@plt+0xa44>
  402f84:	ldur	x8, [x29, #-24]
  402f88:	ldr	w9, [x8, #20]
  402f8c:	add	w9, w9, #0x76c
  402f90:	ldur	x8, [x29, #-176]
  402f94:	ldr	w10, [x8, #252]
  402f98:	cmp	w9, w10
  402f9c:	b.ne	402fb4 <tigetstr@plt+0xa44>  // b.any
  402fa0:	ldur	x8, [x29, #-24]
  402fa4:	ldr	w9, [x8, #28]
  402fa8:	add	w9, w9, #0x1
  402fac:	ldur	x8, [x29, #-176]
  402fb0:	str	w9, [x8, #244]
  402fb4:	ldur	x8, [x29, #-176]
  402fb8:	ldr	w9, [x8, #248]
  402fbc:	cbnz	w9, 402ff0 <tigetstr@plt+0xa80>
  402fc0:	ldur	x8, [x29, #-176]
  402fc4:	ldr	w9, [x8, #256]
  402fc8:	cbnz	w9, 402ff0 <tigetstr@plt+0xa80>
  402fcc:	ldur	x8, [x29, #-24]
  402fd0:	ldr	w9, [x8, #16]
  402fd4:	add	w9, w9, #0x1
  402fd8:	ldur	x8, [x29, #-176]
  402fdc:	str	w9, [x8, #248]
  402fe0:	ldr	w9, [x8, #200]
  402fe4:	cbnz	w9, 402ff0 <tigetstr@plt+0xa80>
  402fe8:	mov	w8, #0x1                   	// #1
  402fec:	stur	w8, [x29, #-48]
  402ff0:	b	403090 <tigetstr@plt+0xb20>
  402ff4:	ldur	x8, [x29, #-24]
  402ff8:	ldr	w9, [x8, #28]
  402ffc:	add	w9, w9, #0x1
  403000:	ldur	x8, [x29, #-176]
  403004:	str	w9, [x8, #244]
  403008:	ldur	x10, [x29, #-24]
  40300c:	ldr	w9, [x10, #20]
  403010:	add	w9, w9, #0x76c
  403014:	str	w9, [x8, #252]
  403018:	ldr	w9, [x8, #248]
  40301c:	cbnz	w9, 403034 <tigetstr@plt+0xac4>
  403020:	ldur	x8, [x29, #-24]
  403024:	ldr	w9, [x8, #16]
  403028:	add	w9, w9, #0x1
  40302c:	ldur	x8, [x29, #-176]
  403030:	str	w9, [x8, #248]
  403034:	b	403090 <tigetstr@plt+0xb20>
  403038:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  40303c:	add	x0, x0, #0x841
  403040:	bl	402500 <gettext@plt>
  403044:	bl	402420 <warnx@plt>
  403048:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40304c:	add	x8, x8, #0x488
  403050:	ldr	x0, [x8]
  403054:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  403058:	add	x8, x8, #0x75e
  40305c:	str	x0, [sp, #40]
  403060:	mov	x0, x8
  403064:	bl	402500 <gettext@plt>
  403068:	ldur	x8, [x29, #-192]
  40306c:	ldr	x2, [x8]
  403070:	ldr	x9, [sp, #40]
  403074:	str	x0, [sp, #32]
  403078:	mov	x0, x9
  40307c:	ldr	x1, [sp, #32]
  403080:	bl	402510 <fprintf@plt>
  403084:	mov	w10, #0x1                   	// #1
  403088:	mov	w0, w10
  40308c:	bl	401fb0 <exit@plt>
  403090:	ldur	x8, [x29, #-176]
  403094:	ldr	w9, [x8, #256]
  403098:	mov	w10, wzr
  40309c:	cmp	w10, w9
  4030a0:	cset	w9, ge  // ge = tcont
  4030a4:	tbnz	w9, #0, 403244 <tigetstr@plt+0xcd4>
  4030a8:	ldur	x0, [x29, #-176]
  4030ac:	bl	4040f4 <tigetstr@plt+0x1b84>
  4030b0:	stur	w0, [x29, #-96]
  4030b4:	ldur	x8, [x29, #-176]
  4030b8:	ldr	w1, [x8, #252]
  4030bc:	mov	x0, x8
  4030c0:	bl	403f9c <tigetstr@plt+0x1a2c>
  4030c4:	stur	w0, [x29, #-100]
  4030c8:	mov	w9, #0x1                   	// #1
  4030cc:	stur	w9, [x29, #-104]
  4030d0:	ldur	w9, [x29, #-96]
  4030d4:	cmp	w9, #0x1
  4030d8:	b.ge	403108 <tigetstr@plt+0xb98>  // b.tcont
  4030dc:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  4030e0:	add	x0, x0, #0x84b
  4030e4:	bl	402500 <gettext@plt>
  4030e8:	ldur	x8, [x29, #-176]
  4030ec:	ldr	w2, [x8, #252]
  4030f0:	ldr	w3, [x8, #256]
  4030f4:	mov	w9, #0x1                   	// #1
  4030f8:	str	x0, [sp, #24]
  4030fc:	mov	w0, w9
  403100:	ldr	x1, [sp, #24]
  403104:	bl	402470 <errx@plt>
  403108:	ldur	w8, [x29, #-104]
  40310c:	mov	w9, #0x0                   	// #0
  403110:	cmp	w8, #0xc
  403114:	str	w9, [sp, #20]
  403118:	b.gt	403148 <tigetstr@plt+0xbd8>
  40311c:	ldur	w8, [x29, #-96]
  403120:	ldursw	x9, [x29, #-100]
  403124:	mov	x10, #0x34                  	// #52
  403128:	mul	x9, x10, x9
  40312c:	ldur	x10, [x29, #-184]
  403130:	add	x9, x10, x9
  403134:	ldursw	x11, [x29, #-104]
  403138:	ldr	w12, [x9, x11, lsl #2]
  40313c:	cmp	w8, w12
  403140:	cset	w8, gt
  403144:	str	w8, [sp, #20]
  403148:	ldr	w8, [sp, #20]
  40314c:	tbnz	w8, #0, 403154 <tigetstr@plt+0xbe4>
  403150:	b	40318c <tigetstr@plt+0xc1c>
  403154:	ldursw	x8, [x29, #-100]
  403158:	mov	x9, #0x34                  	// #52
  40315c:	mul	x8, x9, x8
  403160:	ldur	x9, [x29, #-184]
  403164:	add	x8, x9, x8
  403168:	ldursw	x10, [x29, #-104]
  40316c:	mov	w11, w10
  403170:	add	w11, w11, #0x1
  403174:	stur	w11, [x29, #-104]
  403178:	ldr	w11, [x8, x10, lsl #2]
  40317c:	ldur	w12, [x29, #-96]
  403180:	subs	w11, w12, w11
  403184:	stur	w11, [x29, #-96]
  403188:	b	403108 <tigetstr@plt+0xb98>
  40318c:	ldur	w8, [x29, #-104]
  403190:	mov	w9, #0xc                   	// #12
  403194:	cmp	w9, w8
  403198:	b.ge	403208 <tigetstr@plt+0xc98>  // b.tcont
  40319c:	ldur	x8, [x29, #-176]
  4031a0:	ldr	w9, [x8, #216]
  4031a4:	and	w9, w9, #0x100
  4031a8:	cbz	w9, 403208 <tigetstr@plt+0xc98>
  4031ac:	ldur	x8, [x29, #-176]
  4031b0:	ldr	w9, [x8, #256]
  4031b4:	ldr	w10, [x8, #252]
  4031b8:	subs	w2, w10, #0x1
  4031bc:	mov	w0, #0x1f                  	// #31
  4031c0:	mov	w1, #0xc                   	// #12
  4031c4:	mov	x3, x8
  4031c8:	str	w9, [sp, #16]
  4031cc:	bl	4041ec <tigetstr@plt+0x1c7c>
  4031d0:	ldr	w9, [sp, #16]
  4031d4:	cmp	w9, w0
  4031d8:	b.eq	403208 <tigetstr@plt+0xc98>  // b.none
  4031dc:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  4031e0:	add	x0, x0, #0x84b
  4031e4:	bl	402500 <gettext@plt>
  4031e8:	ldur	x8, [x29, #-176]
  4031ec:	ldr	w2, [x8, #252]
  4031f0:	ldr	w3, [x8, #256]
  4031f4:	mov	w9, #0x1                   	// #1
  4031f8:	str	x0, [sp, #8]
  4031fc:	mov	w0, w9
  403200:	ldr	x1, [sp, #8]
  403204:	bl	402470 <errx@plt>
  403208:	ldur	x8, [x29, #-176]
  40320c:	ldr	w9, [x8, #248]
  403210:	cbnz	w9, 403244 <tigetstr@plt+0xcd4>
  403214:	ldur	w8, [x29, #-104]
  403218:	mov	w9, #0xc                   	// #12
  40321c:	cmp	w9, w8
  403220:	b.ge	403230 <tigetstr@plt+0xcc0>  // b.tcont
  403224:	mov	w8, #0x1                   	// #1
  403228:	str	w8, [sp, #4]
  40322c:	b	403238 <tigetstr@plt+0xcc8>
  403230:	ldur	w8, [x29, #-104]
  403234:	str	w8, [sp, #4]
  403238:	ldr	w8, [sp, #4]
  40323c:	ldur	x9, [x29, #-176]
  403240:	str	w8, [x9, #248]
  403244:	ldur	x0, [x29, #-176]
  403248:	bl	4043cc <tigetstr@plt+0x1e5c>
  40324c:	ldur	x8, [x29, #-176]
  403250:	ldr	w0, [x8, #196]
  403254:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  403258:	add	x1, x1, #0x87c
  40325c:	bl	40acd0 <tigetstr@plt+0x8760>
  403260:	cbnz	w0, 4032bc <tigetstr@plt+0xd4c>
  403264:	ldur	x8, [x29, #-160]
  403268:	ldr	x9, [x8]
  40326c:	ldrsb	w10, [x9]
  403270:	cbz	w10, 403294 <tigetstr@plt+0xd24>
  403274:	ldur	x8, [x29, #-168]
  403278:	ldr	x9, [x8]
  40327c:	ldrsb	w10, [x9]
  403280:	cbz	w10, 403294 <tigetstr@plt+0xd24>
  403284:	bl	40b57c <tigetstr@plt+0x900c>
  403288:	cmp	w0, #0x1
  40328c:	b.eq	403294 <tigetstr@plt+0xd24>  // b.none
  403290:	b	4032bc <tigetstr@plt+0xd4c>
  403294:	ldur	x8, [x29, #-128]
  403298:	ldur	x9, [x29, #-160]
  40329c:	str	x8, [x9]
  4032a0:	ldur	x10, [x29, #-168]
  4032a4:	str	x8, [x10]
  4032a8:	ldur	x11, [x29, #-176]
  4032ac:	str	wzr, [x11, #244]
  4032b0:	ldr	w12, [x11, #216]
  4032b4:	and	w12, w12, #0xffffff00
  4032b8:	str	w12, [x11, #216]
  4032bc:	ldur	w8, [x29, #-48]
  4032c0:	cbnz	w8, 4032cc <tigetstr@plt+0xd5c>
  4032c4:	ldur	w8, [x29, #-52]
  4032c8:	cbz	w8, 403310 <tigetstr@plt+0xda0>
  4032cc:	mov	w8, #0x3                   	// #3
  4032d0:	ldur	x9, [x29, #-176]
  4032d4:	str	w8, [x9, #240]
  4032d8:	ldr	w8, [x9, #200]
  4032dc:	cbnz	w8, 4032ec <tigetstr@plt+0xd7c>
  4032e0:	mov	w8, #0xc                   	// #12
  4032e4:	ldur	x9, [x29, #-176]
  4032e8:	str	w8, [x9, #200]
  4032ec:	ldur	w8, [x29, #-48]
  4032f0:	cbz	w8, 403310 <tigetstr@plt+0xda0>
  4032f4:	mov	w8, #0x1                   	// #1
  4032f8:	ldur	x9, [x29, #-176]
  4032fc:	str	w8, [x9, #260]
  403300:	ldrb	w8, [x9, #264]
  403304:	and	w8, w8, #0xfffffffd
  403308:	orr	w8, w8, #0x2
  40330c:	strb	w8, [x9, #264]
  403310:	ldur	x8, [x29, #-176]
  403314:	ldr	w9, [x8, #200]
  403318:	cmp	w9, #0x1
  40331c:	b.le	403400 <tigetstr@plt+0xe90>
  403320:	ldur	x8, [x29, #-176]
  403324:	ldr	w9, [x8, #208]
  403328:	cbnz	w9, 403400 <tigetstr@plt+0xe90>
  40332c:	mov	w8, #0x3                   	// #3
  403330:	ldur	x9, [x29, #-176]
  403334:	str	w8, [x9, #208]
  403338:	mov	w0, #0x1                   	// #1
  40333c:	bl	402430 <isatty@plt>
  403340:	cbz	w0, 4033fc <tigetstr@plt+0xe8c>
  403344:	mov	w0, #0x50                  	// #80
  403348:	bl	40aa18 <tigetstr@plt+0x84a8>
  40334c:	stur	w0, [x29, #-108]
  403350:	ldur	x8, [x29, #-176]
  403354:	ldrb	w9, [x8, #264]
  403358:	and	w9, w9, #0x1
  40335c:	mov	w10, #0x14                  	// #20
  403360:	mov	w11, #0x1b                  	// #27
  403364:	tst	w9, #0xff
  403368:	csel	w9, w11, w10, ne  // ne = any
  40336c:	stur	w9, [x29, #-112]
  403370:	ldur	w9, [x29, #-108]
  403374:	ldur	w10, [x29, #-112]
  403378:	cmp	w9, w10
  40337c:	b.ge	403388 <tigetstr@plt+0xe18>  // b.tcont
  403380:	ldur	w8, [x29, #-112]
  403384:	stur	w8, [x29, #-108]
  403388:	ldur	w8, [x29, #-108]
  40338c:	ldur	w9, [x29, #-112]
  403390:	sdiv	w8, w8, w9
  403394:	subs	w8, w8, #0x1
  403398:	ldur	x10, [x29, #-176]
  40339c:	ldr	w9, [x10, #240]
  4033a0:	mul	w8, w8, w9
  4033a4:	stur	w8, [x29, #-116]
  4033a8:	ldur	w8, [x29, #-108]
  4033ac:	ldur	w9, [x29, #-116]
  4033b0:	subs	w8, w8, w9
  4033b4:	ldur	w9, [x29, #-112]
  4033b8:	sdiv	w8, w8, w9
  4033bc:	stur	w8, [x29, #-120]
  4033c0:	ldur	w8, [x29, #-120]
  4033c4:	cmp	w8, #0x3
  4033c8:	b.ge	4033fc <tigetstr@plt+0xe8c>  // b.tcont
  4033cc:	ldur	w8, [x29, #-120]
  4033d0:	cmp	w8, #0x0
  4033d4:	cset	w8, le
  4033d8:	tbnz	w8, #0, 4033e8 <tigetstr@plt+0xe78>
  4033dc:	ldur	w8, [x29, #-120]
  4033e0:	str	w8, [sp]
  4033e4:	b	4033f0 <tigetstr@plt+0xe80>
  4033e8:	mov	w8, #0x1                   	// #1
  4033ec:	str	w8, [sp]
  4033f0:	ldr	w8, [sp]
  4033f4:	ldur	x9, [x29, #-176]
  4033f8:	str	w8, [x9, #208]
  4033fc:	b	403418 <tigetstr@plt+0xea8>
  403400:	ldur	x8, [x29, #-176]
  403404:	ldr	w9, [x8, #208]
  403408:	cbnz	w9, 403418 <tigetstr@plt+0xea8>
  40340c:	mov	w8, #0x1                   	// #1
  403410:	ldur	x9, [x29, #-176]
  403414:	str	w8, [x9, #208]
  403418:	ldur	x8, [x29, #-176]
  40341c:	ldr	w9, [x8, #200]
  403420:	cbnz	w9, 403430 <tigetstr@plt+0xec0>
  403424:	mov	w8, #0x1                   	// #1
  403428:	ldur	x9, [x29, #-176]
  40342c:	str	w8, [x9, #200]
  403430:	ldur	w8, [x29, #-48]
  403434:	cbnz	w8, 403440 <tigetstr@plt+0xed0>
  403438:	ldur	w8, [x29, #-52]
  40343c:	cbz	w8, 40344c <tigetstr@plt+0xedc>
  403440:	ldur	x0, [x29, #-176]
  403444:	bl	404598 <tigetstr@plt+0x2028>
  403448:	b	403454 <tigetstr@plt+0xee4>
  40344c:	ldur	x0, [x29, #-176]
  403450:	bl	404690 <tigetstr@plt+0x2120>
  403454:	mov	w8, wzr
  403458:	mov	w0, w8
  40345c:	ldr	x28, [sp, #464]
  403460:	ldp	x29, x30, [sp, #448]
  403464:	add	sp, sp, #0x1e0
  403468:	ret
  40346c:	stp	x29, x30, [sp, #-16]!
  403470:	mov	x29, sp
  403474:	adrp	x0, 404000 <tigetstr@plt+0x1a90>
  403478:	add	x0, x0, #0x968
  40347c:	bl	40d140 <tigetstr@plt+0xabd0>
  403480:	ldp	x29, x30, [sp], #16
  403484:	ret
  403488:	sub	sp, sp, #0x30
  40348c:	stp	x29, x30, [sp, #32]
  403490:	add	x29, sp, #0x20
  403494:	mov	w1, #0x1                   	// #1
  403498:	add	x2, sp, #0xc
  40349c:	str	x0, [sp, #16]
  4034a0:	ldr	x0, [sp, #16]
  4034a4:	bl	401fd0 <setupterm@plt>
  4034a8:	cbnz	w0, 4034b8 <tigetstr@plt+0xf48>
  4034ac:	ldr	w8, [sp, #12]
  4034b0:	cmp	w8, #0x1
  4034b4:	b.eq	4034c4 <tigetstr@plt+0xf54>  // b.none
  4034b8:	mov	w8, #0xffffffff            	// #-1
  4034bc:	stur	w8, [x29, #-4]
  4034c0:	b	4034c8 <tigetstr@plt+0xf58>
  4034c4:	stur	wzr, [x29, #-4]
  4034c8:	ldur	w0, [x29, #-4]
  4034cc:	ldp	x29, x30, [sp, #32]
  4034d0:	add	sp, sp, #0x30
  4034d4:	ret
  4034d8:	sub	sp, sp, #0x30
  4034dc:	stp	x29, x30, [sp, #32]
  4034e0:	add	x29, sp, #0x20
  4034e4:	mov	x8, xzr
  4034e8:	adrp	x9, 41f000 <tigetstr@plt+0x1ca90>
  4034ec:	add	x9, x9, #0x4b4
  4034f0:	str	x0, [sp, #16]
  4034f4:	str	x8, [sp, #8]
  4034f8:	ldr	w10, [x9]
  4034fc:	cbz	w10, 40350c <tigetstr@plt+0xf9c>
  403500:	ldr	x0, [sp, #16]
  403504:	bl	402570 <tigetstr@plt>
  403508:	str	x0, [sp, #8]
  40350c:	ldr	x8, [sp, #8]
  403510:	cbz	x8, 403524 <tigetstr@plt+0xfb4>
  403514:	ldr	x8, [sp, #8]
  403518:	mov	x9, #0xffffffffffffffff    	// #-1
  40351c:	cmp	x8, x9
  403520:	b.ne	403534 <tigetstr@plt+0xfc4>  // b.any
  403524:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  403528:	add	x8, x8, #0x94b
  40352c:	stur	x8, [x29, #-8]
  403530:	b	40353c <tigetstr@plt+0xfcc>
  403534:	ldr	x8, [sp, #8]
  403538:	stur	x8, [x29, #-8]
  40353c:	ldur	x0, [x29, #-8]
  403540:	ldp	x29, x30, [sp, #32]
  403544:	add	sp, sp, #0x30
  403548:	ret
  40354c:	sub	sp, sp, #0x20
  403550:	str	x0, [sp, #16]
  403554:	str	w1, [sp, #12]
  403558:	str	w2, [sp, #8]
  40355c:	str	w3, [sp, #4]
  403560:	ldr	w8, [sp, #4]
  403564:	ldr	x9, [sp, #16]
  403568:	ldr	w10, [x9, #192]
  40356c:	add	w10, w10, #0x1
  403570:	cmp	w8, w10
  403574:	b.eq	403598 <tigetstr@plt+0x1028>  // b.none
  403578:	ldr	w8, [sp, #8]
  40357c:	cmp	w8, #0x3
  403580:	cset	w8, lt  // lt = tstop
  403584:	and	w8, w8, #0x1
  403588:	ldr	w9, [sp, #4]
  40358c:	subs	w8, w9, w8
  403590:	str	w8, [sp, #4]
  403594:	b	4035b8 <tigetstr@plt+0x1048>
  403598:	ldr	w8, [sp, #8]
  40359c:	cmp	w8, #0x3
  4035a0:	cset	w8, lt  // lt = tstop
  4035a4:	and	w8, w8, #0x1
  4035a8:	add	w8, w8, #0xe
  4035ac:	ldr	w9, [sp, #4]
  4035b0:	subs	w8, w9, w8
  4035b4:	str	w8, [sp, #4]
  4035b8:	ldr	x8, [sp, #16]
  4035bc:	ldr	w9, [x8, #192]
  4035c0:	ldr	w10, [sp, #4]
  4035c4:	cmp	w9, w10
  4035c8:	b.lt	403620 <tigetstr@plt+0x10b0>  // b.tstop
  4035cc:	ldr	w8, [sp, #4]
  4035d0:	ldr	x9, [sp, #16]
  4035d4:	ldr	w10, [x9, #192]
  4035d8:	cmp	w8, w10
  4035dc:	b.ne	4035f0 <tigetstr@plt+0x1080>  // b.any
  4035e0:	ldr	w8, [sp, #8]
  4035e4:	mov	w9, #0x9                   	// #9
  4035e8:	cmp	w9, w8
  4035ec:	b.lt	403620 <tigetstr@plt+0x10b0>  // b.tstop
  4035f0:	ldr	w8, [sp, #4]
  4035f4:	ldr	x9, [sp, #16]
  4035f8:	ldr	w10, [x9, #192]
  4035fc:	cmp	w8, w10
  403600:	b.ne	40368c <tigetstr@plt+0x111c>  // b.any
  403604:	ldr	w8, [sp, #8]
  403608:	cmp	w8, #0x9
  40360c:	b.ne	40368c <tigetstr@plt+0x111c>  // b.any
  403610:	ldr	w8, [sp, #12]
  403614:	mov	w9, #0xd                   	// #13
  403618:	cmp	w9, w8
  40361c:	b.ge	40368c <tigetstr@plt+0x111c>  // b.tcont
  403620:	ldrsw	x8, [sp, #4]
  403624:	ldr	w9, [sp, #4]
  403628:	mov	w10, #0x4                   	// #4
  40362c:	sdiv	w9, w9, w10
  403630:	add	x8, x8, w9, sxtw
  403634:	ldr	w9, [sp, #4]
  403638:	mov	w10, #0x64                  	// #100
  40363c:	sdiv	w9, w9, w10
  403640:	subs	x8, x8, w9, sxtw
  403644:	ldr	w9, [sp, #4]
  403648:	mov	w10, #0x190                 	// #400
  40364c:	sdiv	w9, w9, w10
  403650:	add	x8, x8, w9, sxtw
  403654:	ldr	w9, [sp, #8]
  403658:	subs	w9, w9, #0x1
  40365c:	adrp	x11, 40d000 <tigetstr@plt+0xaa90>
  403660:	add	x11, x11, #0x5b8
  403664:	ldrsw	x11, [x11, w9, sxtw #2]
  403668:	add	x8, x8, x11
  40366c:	ldrsw	x11, [sp, #12]
  403670:	add	x8, x8, x11
  403674:	mov	x11, #0x7                   	// #7
  403678:	sdiv	x12, x8, x11
  40367c:	mul	x11, x12, x11
  403680:	subs	x8, x8, x11
  403684:	str	w8, [sp, #28]
  403688:	b	403740 <tigetstr@plt+0x11d0>
  40368c:	ldr	w8, [sp, #4]
  403690:	ldr	x9, [sp, #16]
  403694:	ldr	w10, [x9, #192]
  403698:	cmp	w8, w10
  40369c:	b.lt	4036ec <tigetstr@plt+0x117c>  // b.tstop
  4036a0:	ldr	w8, [sp, #4]
  4036a4:	ldr	x9, [sp, #16]
  4036a8:	ldr	w10, [x9, #192]
  4036ac:	cmp	w8, w10
  4036b0:	b.ne	4036c0 <tigetstr@plt+0x1150>  // b.any
  4036b4:	ldr	w8, [sp, #8]
  4036b8:	cmp	w8, #0x9
  4036bc:	b.lt	4036ec <tigetstr@plt+0x117c>  // b.tstop
  4036c0:	ldr	w8, [sp, #4]
  4036c4:	ldr	x9, [sp, #16]
  4036c8:	ldr	w10, [x9, #192]
  4036cc:	cmp	w8, w10
  4036d0:	b.ne	403738 <tigetstr@plt+0x11c8>  // b.any
  4036d4:	ldr	w8, [sp, #8]
  4036d8:	cmp	w8, #0x9
  4036dc:	b.ne	403738 <tigetstr@plt+0x11c8>  // b.any
  4036e0:	ldr	w8, [sp, #12]
  4036e4:	cmp	w8, #0x3
  4036e8:	b.ge	403738 <tigetstr@plt+0x11c8>  // b.tcont
  4036ec:	ldrsw	x8, [sp, #4]
  4036f0:	ldr	w9, [sp, #4]
  4036f4:	mov	w10, #0x4                   	// #4
  4036f8:	sdiv	w9, w9, w10
  4036fc:	add	x8, x8, w9, sxtw
  403700:	ldr	w9, [sp, #8]
  403704:	subs	w9, w9, #0x1
  403708:	adrp	x11, 40d000 <tigetstr@plt+0xaa90>
  40370c:	add	x11, x11, #0x5e8
  403710:	ldrsw	x11, [x11, w9, sxtw #2]
  403714:	add	x8, x8, x11
  403718:	ldrsw	x11, [sp, #12]
  40371c:	add	x8, x8, x11
  403720:	mov	x11, #0x7                   	// #7
  403724:	sdiv	x12, x8, x11
  403728:	mul	x11, x12, x11
  40372c:	subs	x8, x8, x11
  403730:	str	w8, [sp, #28]
  403734:	b	403740 <tigetstr@plt+0x11d0>
  403738:	mov	w8, #0x8                   	// #8
  40373c:	str	w8, [sp, #28]
  403740:	ldr	w0, [sp, #28]
  403744:	add	sp, sp, #0x20
  403748:	ret
  40374c:	sub	sp, sp, #0x80
  403750:	stp	x29, x30, [sp, #112]
  403754:	add	x29, sp, #0x70
  403758:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40375c:	add	x8, x8, #0x488
  403760:	stur	w0, [x29, #-4]
  403764:	stur	x1, [x29, #-16]
  403768:	stur	x2, [x29, #-24]
  40376c:	stur	x3, [x29, #-32]
  403770:	stur	wzr, [x29, #-36]
  403774:	str	x8, [sp, #40]
  403778:	ldur	x8, [x29, #-24]
  40377c:	ldursw	x9, [x29, #-36]
  403780:	mov	x10, #0x40                  	// #64
  403784:	mul	x9, x10, x9
  403788:	ldr	w11, [x8, x9]
  40378c:	mov	w12, #0x0                   	// #0
  403790:	str	w12, [sp, #36]
  403794:	cbz	w11, 4037bc <tigetstr@plt+0x124c>
  403798:	ldur	x8, [x29, #-24]
  40379c:	ldursw	x9, [x29, #-36]
  4037a0:	mov	x10, #0x40                  	// #64
  4037a4:	mul	x9, x10, x9
  4037a8:	ldr	w11, [x8, x9]
  4037ac:	ldur	w12, [x29, #-4]
  4037b0:	cmp	w11, w12
  4037b4:	cset	w11, le
  4037b8:	str	w11, [sp, #36]
  4037bc:	ldr	w8, [sp, #36]
  4037c0:	tbnz	w8, #0, 4037c8 <tigetstr@plt+0x1258>
  4037c4:	b	4039bc <tigetstr@plt+0x144c>
  4037c8:	ldur	x8, [x29, #-24]
  4037cc:	ldursw	x9, [x29, #-36]
  4037d0:	mov	x10, #0x40                  	// #64
  4037d4:	mul	x9, x10, x9
  4037d8:	add	x8, x8, x9
  4037dc:	stur	x8, [x29, #-48]
  4037e0:	ldur	x8, [x29, #-48]
  4037e4:	ldr	w9, [x8]
  4037e8:	mov	w10, #0x0                   	// #0
  4037ec:	str	w10, [sp, #32]
  4037f0:	cbz	w9, 40380c <tigetstr@plt+0x129c>
  4037f4:	ldur	x8, [x29, #-48]
  4037f8:	ldr	w9, [x8]
  4037fc:	ldur	w10, [x29, #-4]
  403800:	cmp	w9, w10
  403804:	cset	w9, le
  403808:	str	w9, [sp, #32]
  40380c:	ldr	w8, [sp, #32]
  403810:	tbnz	w8, #0, 403818 <tigetstr@plt+0x12a8>
  403814:	b	4039ac <tigetstr@plt+0x143c>
  403818:	ldur	x8, [x29, #-48]
  40381c:	ldr	w9, [x8]
  403820:	ldur	w10, [x29, #-4]
  403824:	cmp	w9, w10
  403828:	b.eq	403830 <tigetstr@plt+0x12c0>  // b.none
  40382c:	b	40399c <tigetstr@plt+0x142c>
  403830:	ldur	x8, [x29, #-32]
  403834:	ldursw	x9, [x29, #-36]
  403838:	ldr	w10, [x8, x9, lsl #2]
  40383c:	cbnz	w10, 403854 <tigetstr@plt+0x12e4>
  403840:	ldur	w8, [x29, #-4]
  403844:	ldur	x9, [x29, #-32]
  403848:	ldursw	x10, [x29, #-36]
  40384c:	str	w8, [x9, x10, lsl #2]
  403850:	b	403998 <tigetstr@plt+0x1428>
  403854:	ldur	x8, [x29, #-32]
  403858:	ldursw	x9, [x29, #-36]
  40385c:	ldr	w10, [x8, x9, lsl #2]
  403860:	ldur	w11, [x29, #-4]
  403864:	cmp	w10, w11
  403868:	b.eq	403998 <tigetstr@plt+0x1428>  // b.none
  40386c:	str	xzr, [sp, #56]
  403870:	ldr	x8, [sp, #40]
  403874:	ldr	x0, [x8]
  403878:	adrp	x9, 40d000 <tigetstr@plt+0xaa90>
  40387c:	add	x9, x9, #0x88c
  403880:	str	x0, [sp, #24]
  403884:	mov	x0, x9
  403888:	bl	402500 <gettext@plt>
  40388c:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  403890:	add	x8, x8, #0x4a8
  403894:	ldr	x2, [x8]
  403898:	ldr	x8, [sp, #24]
  40389c:	str	x0, [sp, #16]
  4038a0:	mov	x0, x8
  4038a4:	ldr	x1, [sp, #16]
  4038a8:	bl	402510 <fprintf@plt>
  4038ac:	ldur	x8, [x29, #-24]
  4038b0:	ldursw	x9, [x29, #-36]
  4038b4:	mov	x10, #0x40                  	// #64
  4038b8:	mul	x9, x10, x9
  4038bc:	add	x8, x8, x9
  4038c0:	stur	x8, [x29, #-48]
  4038c4:	ldr	x8, [sp, #56]
  4038c8:	add	x8, x8, #0x1
  4038cc:	mov	w9, #0x0                   	// #0
  4038d0:	cmp	x8, #0x10
  4038d4:	str	w9, [sp, #12]
  4038d8:	b.cs	4038f0 <tigetstr@plt+0x1380>  // b.hs, b.nlast
  4038dc:	ldur	x8, [x29, #-48]
  4038e0:	ldr	w9, [x8]
  4038e4:	cmp	w9, #0x0
  4038e8:	cset	w9, ne  // ne = any
  4038ec:	str	w9, [sp, #12]
  4038f0:	ldr	w8, [sp, #12]
  4038f4:	tbnz	w8, #0, 4038fc <tigetstr@plt+0x138c>
  4038f8:	b	40397c <tigetstr@plt+0x140c>
  4038fc:	ldur	x8, [x29, #-48]
  403900:	ldr	w0, [x8]
  403904:	ldur	x1, [x29, #-16]
  403908:	bl	404a98 <tigetstr@plt+0x2528>
  40390c:	str	x0, [sp, #48]
  403910:	ldr	x8, [sp, #48]
  403914:	cbz	x8, 403934 <tigetstr@plt+0x13c4>
  403918:	ldr	x8, [sp, #40]
  40391c:	ldr	x0, [x8]
  403920:	ldr	x2, [sp, #48]
  403924:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  403928:	add	x1, x1, #0x8ae
  40392c:	bl	402510 <fprintf@plt>
  403930:	b	403960 <tigetstr@plt+0x13f0>
  403934:	ldur	x8, [x29, #-48]
  403938:	ldr	w0, [x8]
  40393c:	bl	404b38 <tigetstr@plt+0x25c8>
  403940:	cbz	w0, 403960 <tigetstr@plt+0x13f0>
  403944:	ldr	x8, [sp, #40]
  403948:	ldr	x0, [x8]
  40394c:	ldur	x9, [x29, #-48]
  403950:	ldr	w2, [x9]
  403954:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  403958:	add	x1, x1, #0x8b4
  40395c:	bl	402510 <fprintf@plt>
  403960:	ldur	x8, [x29, #-48]
  403964:	add	x8, x8, #0x4
  403968:	stur	x8, [x29, #-48]
  40396c:	ldr	x8, [sp, #56]
  403970:	add	x8, x8, #0x1
  403974:	str	x8, [sp, #56]
  403978:	b	4038c4 <tigetstr@plt+0x1354>
  40397c:	ldr	x8, [sp, #40]
  403980:	ldr	x1, [x8]
  403984:	mov	w0, #0xa                   	// #10
  403988:	bl	4020b0 <fputc@plt>
  40398c:	mov	w9, #0x1                   	// #1
  403990:	mov	w0, w9
  403994:	bl	401fb0 <exit@plt>
  403998:	b	4039ac <tigetstr@plt+0x143c>
  40399c:	ldur	x8, [x29, #-48]
  4039a0:	add	x8, x8, #0x4
  4039a4:	stur	x8, [x29, #-48]
  4039a8:	b	4037e0 <tigetstr@plt+0x1270>
  4039ac:	ldur	w8, [x29, #-36]
  4039b0:	add	w8, w8, #0x1
  4039b4:	stur	w8, [x29, #-36]
  4039b8:	b	403778 <tigetstr@plt+0x1208>
  4039bc:	ldp	x29, x30, [sp, #112]
  4039c0:	add	sp, sp, #0x80
  4039c4:	ret
  4039c8:	sub	sp, sp, #0x60
  4039cc:	stp	x29, x30, [sp, #80]
  4039d0:	add	x29, sp, #0x50
  4039d4:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  4039d8:	add	x1, x1, #0x618
  4039dc:	mov	x2, #0x40                  	// #64
  4039e0:	mov	x8, sp
  4039e4:	stur	x0, [x29, #-8]
  4039e8:	mov	x0, x8
  4039ec:	bl	401f50 <memcpy@plt>
  4039f0:	stur	xzr, [x29, #-16]
  4039f4:	ldur	x8, [x29, #-16]
  4039f8:	cmp	x8, #0x4
  4039fc:	b.cs	403a58 <tigetstr@plt+0x14e8>  // b.hs, b.nlast
  403a00:	ldur	x0, [x29, #-8]
  403a04:	ldur	x8, [x29, #-16]
  403a08:	mov	x9, #0x10                  	// #16
  403a0c:	mul	x8, x9, x8
  403a10:	mov	x9, sp
  403a14:	add	x8, x9, x8
  403a18:	ldr	x1, [x8]
  403a1c:	bl	402260 <strcasecmp@plt>
  403a20:	cbnz	w0, 403a48 <tigetstr@plt+0x14d8>
  403a24:	ldur	x8, [x29, #-16]
  403a28:	mov	x9, #0x10                  	// #16
  403a2c:	mul	x8, x9, x8
  403a30:	mov	x9, sp
  403a34:	add	x8, x9, x8
  403a38:	ldr	w0, [x8, #8]
  403a3c:	ldp	x29, x30, [sp, #80]
  403a40:	add	sp, sp, #0x60
  403a44:	ret
  403a48:	ldur	x8, [x29, #-16]
  403a4c:	add	x8, x8, #0x1
  403a50:	stur	x8, [x29, #-16]
  403a54:	b	4039f4 <tigetstr@plt+0x1484>
  403a58:	ldur	x2, [x29, #-8]
  403a5c:	mov	w0, #0x1                   	// #1
  403a60:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  403a64:	add	x1, x1, #0x95b
  403a68:	bl	402470 <errx@plt>
  403a6c:	sub	sp, sp, #0x1e0
  403a70:	stp	x29, x30, [sp, #384]
  403a74:	stp	x28, x27, [sp, #400]
  403a78:	stp	x26, x25, [sp, #416]
  403a7c:	stp	x24, x23, [sp, #432]
  403a80:	stp	x22, x21, [sp, #448]
  403a84:	stp	x20, x19, [sp, #464]
  403a88:	add	x29, sp, #0x180
  403a8c:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  403a90:	add	x8, x8, #0x4a0
  403a94:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  403a98:	add	x0, x0, #0x978
  403a9c:	adrp	x9, 40d000 <tigetstr@plt+0xaa90>
  403aa0:	add	x9, x9, #0x981
  403aa4:	adrp	x10, 41f000 <tigetstr@plt+0x1ca90>
  403aa8:	add	x10, x10, #0x4a8
  403aac:	adrp	x11, 40d000 <tigetstr@plt+0xaa90>
  403ab0:	add	x11, x11, #0x9a5
  403ab4:	adrp	x12, 40d000 <tigetstr@plt+0xaa90>
  403ab8:	add	x12, x12, #0x94a
  403abc:	adrp	x13, 40d000 <tigetstr@plt+0xaa90>
  403ac0:	add	x13, x13, #0x9ca
  403ac4:	adrp	x14, 40d000 <tigetstr@plt+0xaa90>
  403ac8:	add	x14, x14, #0x9f3
  403acc:	adrp	x15, 40d000 <tigetstr@plt+0xaa90>
  403ad0:	add	x15, x15, #0xa26
  403ad4:	adrp	x16, 40d000 <tigetstr@plt+0xaa90>
  403ad8:	add	x16, x16, #0xa31
  403adc:	adrp	x17, 40d000 <tigetstr@plt+0xaa90>
  403ae0:	add	x17, x17, #0xa6c
  403ae4:	adrp	x18, 40d000 <tigetstr@plt+0xaa90>
  403ae8:	add	x18, x18, #0xaa8
  403aec:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  403af0:	add	x1, x1, #0xaeb
  403af4:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  403af8:	add	x2, x2, #0xb31
  403afc:	adrp	x3, 40d000 <tigetstr@plt+0xaa90>
  403b00:	add	x3, x3, #0xb65
  403b04:	adrp	x4, 40d000 <tigetstr@plt+0xaa90>
  403b08:	add	x4, x4, #0xb99
  403b0c:	adrp	x5, 40d000 <tigetstr@plt+0xaa90>
  403b10:	add	x5, x5, #0xbd3
  403b14:	adrp	x6, 40d000 <tigetstr@plt+0xaa90>
  403b18:	add	x6, x6, #0xc1d
  403b1c:	adrp	x7, 40d000 <tigetstr@plt+0xaa90>
  403b20:	add	x7, x7, #0xc4c
  403b24:	adrp	x19, 40d000 <tigetstr@plt+0xaa90>
  403b28:	add	x19, x19, #0xc78
  403b2c:	adrp	x20, 40d000 <tigetstr@plt+0xaa90>
  403b30:	add	x20, x20, #0xcac
  403b34:	adrp	x21, 40d000 <tigetstr@plt+0xaa90>
  403b38:	add	x21, x21, #0xce5
  403b3c:	adrp	x22, 40d000 <tigetstr@plt+0xaa90>
  403b40:	add	x22, x22, #0xd1e
  403b44:	adrp	x23, 40d000 <tigetstr@plt+0xaa90>
  403b48:	add	x23, x23, #0xd23
  403b4c:	adrp	x24, 40d000 <tigetstr@plt+0xaa90>
  403b50:	add	x24, x24, #0xd2a
  403b54:	adrp	x25, 40d000 <tigetstr@plt+0xaa90>
  403b58:	add	x25, x25, #0xd4d
  403b5c:	adrp	x26, 40d000 <tigetstr@plt+0xaa90>
  403b60:	add	x26, x26, #0xd30
  403b64:	adrp	x27, 40d000 <tigetstr@plt+0xaa90>
  403b68:	add	x27, x27, #0xd88
  403b6c:	adrp	x28, 40d000 <tigetstr@plt+0xaa90>
  403b70:	add	x28, x28, #0xda9
  403b74:	adrp	x30, 40d000 <tigetstr@plt+0xaa90>
  403b78:	add	x30, x30, #0xd6b
  403b7c:	stur	x1, [x29, #-24]
  403b80:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  403b84:	add	x1, x1, #0xd7c
  403b88:	stur	x3, [x29, #-32]
  403b8c:	adrp	x3, 40d000 <tigetstr@plt+0xaa90>
  403b90:	add	x3, x3, #0xd9a
  403b94:	stur	x0, [x29, #-40]
  403b98:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  403b9c:	add	x0, x0, #0xdb9
  403ba0:	stur	x1, [x29, #-48]
  403ba4:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  403ba8:	add	x1, x1, #0xdd4
  403bac:	stur	x8, [x29, #-56]
  403bb0:	mov	w8, wzr
  403bb4:	stur	w8, [x29, #-60]
  403bb8:	ldur	x8, [x29, #-56]
  403bbc:	ldr	x8, [x8]
  403bc0:	stur	x8, [x29, #-16]
  403bc4:	ldur	x8, [x29, #-40]
  403bc8:	stur	x0, [x29, #-72]
  403bcc:	mov	x0, x8
  403bd0:	stur	x9, [x29, #-80]
  403bd4:	stur	x10, [x29, #-88]
  403bd8:	stur	x11, [x29, #-96]
  403bdc:	stur	x12, [x29, #-104]
  403be0:	stur	x13, [x29, #-112]
  403be4:	stur	x14, [x29, #-120]
  403be8:	stur	x15, [x29, #-128]
  403bec:	stur	x16, [x29, #-136]
  403bf0:	stur	x17, [x29, #-144]
  403bf4:	stur	x18, [x29, #-152]
  403bf8:	stur	x2, [x29, #-160]
  403bfc:	stur	x4, [x29, #-168]
  403c00:	stur	x5, [x29, #-176]
  403c04:	stur	x6, [x29, #-184]
  403c08:	str	x7, [sp, #192]
  403c0c:	str	x19, [sp, #184]
  403c10:	str	x20, [sp, #176]
  403c14:	str	x21, [sp, #168]
  403c18:	str	x22, [sp, #160]
  403c1c:	str	x23, [sp, #152]
  403c20:	str	x24, [sp, #144]
  403c24:	str	x25, [sp, #136]
  403c28:	str	x26, [sp, #128]
  403c2c:	str	x27, [sp, #120]
  403c30:	str	x28, [sp, #112]
  403c34:	str	x30, [sp, #104]
  403c38:	str	x3, [sp, #96]
  403c3c:	str	x1, [sp, #88]
  403c40:	bl	402500 <gettext@plt>
  403c44:	ldur	x1, [x29, #-16]
  403c48:	bl	401f90 <fputs@plt>
  403c4c:	ldur	x8, [x29, #-16]
  403c50:	ldur	x9, [x29, #-80]
  403c54:	mov	x0, x9
  403c58:	str	x8, [sp, #80]
  403c5c:	bl	402500 <gettext@plt>
  403c60:	ldur	x8, [x29, #-88]
  403c64:	ldr	x2, [x8]
  403c68:	ldr	x9, [sp, #80]
  403c6c:	str	x0, [sp, #72]
  403c70:	mov	x0, x9
  403c74:	ldr	x1, [sp, #72]
  403c78:	bl	402510 <fprintf@plt>
  403c7c:	ldur	x8, [x29, #-16]
  403c80:	ldur	x9, [x29, #-96]
  403c84:	mov	x0, x9
  403c88:	str	x8, [sp, #64]
  403c8c:	bl	402500 <gettext@plt>
  403c90:	ldur	x8, [x29, #-88]
  403c94:	ldr	x2, [x8]
  403c98:	ldr	x9, [sp, #64]
  403c9c:	str	x0, [sp, #56]
  403ca0:	mov	x0, x9
  403ca4:	ldr	x1, [sp, #56]
  403ca8:	bl	402510 <fprintf@plt>
  403cac:	ldur	x1, [x29, #-16]
  403cb0:	ldur	x8, [x29, #-104]
  403cb4:	mov	x0, x8
  403cb8:	bl	401f90 <fputs@plt>
  403cbc:	ldur	x8, [x29, #-112]
  403cc0:	mov	x0, x8
  403cc4:	bl	402500 <gettext@plt>
  403cc8:	ldur	x1, [x29, #-16]
  403ccc:	bl	401f90 <fputs@plt>
  403cd0:	ldur	x8, [x29, #-120]
  403cd4:	mov	x0, x8
  403cd8:	bl	402500 <gettext@plt>
  403cdc:	ldur	x1, [x29, #-16]
  403ce0:	bl	401f90 <fputs@plt>
  403ce4:	ldur	x8, [x29, #-128]
  403ce8:	mov	x0, x8
  403cec:	bl	402500 <gettext@plt>
  403cf0:	ldur	x1, [x29, #-16]
  403cf4:	bl	401f90 <fputs@plt>
  403cf8:	ldur	x8, [x29, #-136]
  403cfc:	mov	x0, x8
  403d00:	bl	402500 <gettext@plt>
  403d04:	ldur	x1, [x29, #-16]
  403d08:	bl	401f90 <fputs@plt>
  403d0c:	ldur	x8, [x29, #-144]
  403d10:	mov	x0, x8
  403d14:	bl	402500 <gettext@plt>
  403d18:	ldur	x1, [x29, #-16]
  403d1c:	bl	401f90 <fputs@plt>
  403d20:	ldur	x8, [x29, #-152]
  403d24:	mov	x0, x8
  403d28:	bl	402500 <gettext@plt>
  403d2c:	ldur	x1, [x29, #-16]
  403d30:	bl	401f90 <fputs@plt>
  403d34:	ldur	x8, [x29, #-24]
  403d38:	mov	x0, x8
  403d3c:	bl	402500 <gettext@plt>
  403d40:	ldur	x1, [x29, #-16]
  403d44:	bl	401f90 <fputs@plt>
  403d48:	ldur	x8, [x29, #-160]
  403d4c:	mov	x0, x8
  403d50:	bl	402500 <gettext@plt>
  403d54:	ldur	x1, [x29, #-16]
  403d58:	bl	401f90 <fputs@plt>
  403d5c:	ldur	x8, [x29, #-32]
  403d60:	mov	x0, x8
  403d64:	bl	402500 <gettext@plt>
  403d68:	ldur	x1, [x29, #-16]
  403d6c:	bl	401f90 <fputs@plt>
  403d70:	ldur	x8, [x29, #-168]
  403d74:	mov	x0, x8
  403d78:	bl	402500 <gettext@plt>
  403d7c:	ldur	x1, [x29, #-16]
  403d80:	bl	401f90 <fputs@plt>
  403d84:	ldur	x8, [x29, #-176]
  403d88:	mov	x0, x8
  403d8c:	bl	402500 <gettext@plt>
  403d90:	ldur	x1, [x29, #-16]
  403d94:	bl	401f90 <fputs@plt>
  403d98:	ldur	x8, [x29, #-184]
  403d9c:	mov	x0, x8
  403da0:	bl	402500 <gettext@plt>
  403da4:	ldur	x1, [x29, #-16]
  403da8:	bl	401f90 <fputs@plt>
  403dac:	ldr	x8, [sp, #192]
  403db0:	mov	x0, x8
  403db4:	bl	402500 <gettext@plt>
  403db8:	ldur	x1, [x29, #-16]
  403dbc:	bl	401f90 <fputs@plt>
  403dc0:	ldr	x8, [sp, #184]
  403dc4:	mov	x0, x8
  403dc8:	bl	402500 <gettext@plt>
  403dcc:	ldur	x1, [x29, #-16]
  403dd0:	bl	401f90 <fputs@plt>
  403dd4:	ldr	x8, [sp, #176]
  403dd8:	mov	x0, x8
  403ddc:	bl	402500 <gettext@plt>
  403de0:	ldur	x1, [x29, #-16]
  403de4:	bl	401f90 <fputs@plt>
  403de8:	ldur	x8, [x29, #-16]
  403dec:	ldr	x9, [sp, #168]
  403df0:	mov	x0, x9
  403df4:	str	x8, [sp, #48]
  403df8:	bl	402500 <gettext@plt>
  403dfc:	ldr	x8, [sp, #48]
  403e00:	str	x0, [sp, #40]
  403e04:	mov	x0, x8
  403e08:	ldr	x1, [sp, #40]
  403e0c:	ldr	x2, [sp, #160]
  403e10:	ldr	x3, [sp, #152]
  403e14:	ldr	x4, [sp, #144]
  403e18:	bl	402510 <fprintf@plt>
  403e1c:	ldur	x8, [x29, #-16]
  403e20:	ldr	x9, [sp, #136]
  403e24:	mov	x0, x9
  403e28:	str	x8, [sp, #32]
  403e2c:	bl	402500 <gettext@plt>
  403e30:	ldr	x8, [sp, #32]
  403e34:	str	x0, [sp, #24]
  403e38:	mov	x0, x8
  403e3c:	ldr	x1, [sp, #128]
  403e40:	ldr	x2, [sp, #24]
  403e44:	bl	402510 <fprintf@plt>
  403e48:	ldur	x1, [x29, #-16]
  403e4c:	ldur	x8, [x29, #-104]
  403e50:	mov	x0, x8
  403e54:	bl	401f90 <fputs@plt>
  403e58:	ldr	x8, [sp, #120]
  403e5c:	mov	x0, x8
  403e60:	bl	402500 <gettext@plt>
  403e64:	ldr	x8, [sp, #112]
  403e68:	str	x0, [sp, #16]
  403e6c:	mov	x0, x8
  403e70:	bl	402500 <gettext@plt>
  403e74:	ldr	x8, [sp, #104]
  403e78:	str	x0, [sp, #8]
  403e7c:	mov	x0, x8
  403e80:	ldur	x1, [x29, #-48]
  403e84:	ldr	x2, [sp, #16]
  403e88:	ldr	x3, [sp, #96]
  403e8c:	ldr	x4, [sp, #8]
  403e90:	bl	4024b0 <printf@plt>
  403e94:	ldur	x8, [x29, #-72]
  403e98:	mov	x0, x8
  403e9c:	bl	402500 <gettext@plt>
  403ea0:	ldr	x1, [sp, #88]
  403ea4:	bl	4024b0 <printf@plt>
  403ea8:	ldur	w8, [x29, #-60]
  403eac:	mov	w0, w8
  403eb0:	bl	401fb0 <exit@plt>
  403eb4:	sub	sp, sp, #0x30
  403eb8:	stp	x29, x30, [sp, #32]
  403ebc:	add	x29, sp, #0x20
  403ec0:	str	x0, [sp, #16]
  403ec4:	str	x1, [sp, #8]
  403ec8:	ldr	x0, [sp, #16]
  403ecc:	bl	404b7c <tigetstr@plt+0x260c>
  403ed0:	str	xzr, [sp]
  403ed4:	ldr	x8, [sp]
  403ed8:	cmp	x8, #0xc
  403edc:	b.cs	403f24 <tigetstr@plt+0x19b4>  // b.hs, b.nlast
  403ee0:	ldr	x8, [sp, #16]
  403ee4:	ldr	x9, [sp]
  403ee8:	mov	x10, #0x8                   	// #8
  403eec:	mul	x9, x10, x9
  403ef0:	add	x8, x8, x9
  403ef4:	ldr	x0, [x8]
  403ef8:	ldr	x1, [sp, #8]
  403efc:	bl	402260 <strcasecmp@plt>
  403f00:	cbnz	w0, 403f14 <tigetstr@plt+0x19a4>
  403f04:	ldr	x8, [sp]
  403f08:	add	x8, x8, #0x1
  403f0c:	stur	w8, [x29, #-4]
  403f10:	b	403f8c <tigetstr@plt+0x1a1c>
  403f14:	ldr	x8, [sp]
  403f18:	add	x8, x8, #0x1
  403f1c:	str	x8, [sp]
  403f20:	b	403ed4 <tigetstr@plt+0x1964>
  403f24:	ldr	x0, [sp, #16]
  403f28:	bl	404bf8 <tigetstr@plt+0x2688>
  403f2c:	str	xzr, [sp]
  403f30:	ldr	x8, [sp]
  403f34:	cmp	x8, #0xc
  403f38:	b.cs	403f84 <tigetstr@plt+0x1a14>  // b.hs, b.nlast
  403f3c:	ldr	x8, [sp, #16]
  403f40:	add	x8, x8, #0x60
  403f44:	ldr	x9, [sp]
  403f48:	mov	x10, #0x8                   	// #8
  403f4c:	mul	x9, x10, x9
  403f50:	add	x8, x8, x9
  403f54:	ldr	x0, [x8]
  403f58:	ldr	x1, [sp, #8]
  403f5c:	bl	402260 <strcasecmp@plt>
  403f60:	cbnz	w0, 403f74 <tigetstr@plt+0x1a04>
  403f64:	ldr	x8, [sp]
  403f68:	add	x8, x8, #0x1
  403f6c:	stur	w8, [x29, #-4]
  403f70:	b	403f8c <tigetstr@plt+0x1a1c>
  403f74:	ldr	x8, [sp]
  403f78:	add	x8, x8, #0x1
  403f7c:	str	x8, [sp]
  403f80:	b	403f30 <tigetstr@plt+0x19c0>
  403f84:	mov	w8, #0xffffffea            	// #-22
  403f88:	stur	w8, [x29, #-4]
  403f8c:	ldur	w0, [x29, #-4]
  403f90:	ldp	x29, x30, [sp, #32]
  403f94:	add	sp, sp, #0x30
  403f98:	ret
  403f9c:	sub	sp, sp, #0x20
  403fa0:	str	x0, [sp, #16]
  403fa4:	str	w1, [sp, #12]
  403fa8:	ldr	w8, [sp, #12]
  403fac:	ldr	x9, [sp, #16]
  403fb0:	ldr	w10, [x9, #192]
  403fb4:	cmp	w8, w10
  403fb8:	b.gt	403fe8 <tigetstr@plt+0x1a78>
  403fbc:	ldr	w8, [sp, #12]
  403fc0:	mov	w9, #0x4                   	// #4
  403fc4:	sdiv	w10, w8, w9
  403fc8:	mul	w9, w10, w9
  403fcc:	subs	w8, w8, w9
  403fd0:	cmp	w8, #0x0
  403fd4:	cset	w8, ne  // ne = any
  403fd8:	eor	w8, w8, #0x1
  403fdc:	and	w8, w8, #0x1
  403fe0:	str	w8, [sp, #28]
  403fe4:	b	404050 <tigetstr@plt+0x1ae0>
  403fe8:	ldr	w8, [sp, #12]
  403fec:	mov	w9, #0x4                   	// #4
  403ff0:	sdiv	w10, w8, w9
  403ff4:	mul	w9, w10, w9
  403ff8:	subs	w8, w8, w9
  403ffc:	cbnz	w8, 404020 <tigetstr@plt+0x1ab0>
  404000:	ldr	w8, [sp, #12]
  404004:	mov	w9, #0x64                  	// #100
  404008:	sdiv	w10, w8, w9
  40400c:	mul	w9, w10, w9
  404010:	subs	w8, w8, w9
  404014:	mov	w9, #0x1                   	// #1
  404018:	str	w9, [sp, #8]
  40401c:	cbnz	w8, 404044 <tigetstr@plt+0x1ad4>
  404020:	ldr	w8, [sp, #12]
  404024:	mov	w9, #0x190                 	// #400
  404028:	sdiv	w10, w8, w9
  40402c:	mul	w9, w10, w9
  404030:	subs	w8, w8, w9
  404034:	cmp	w8, #0x0
  404038:	cset	w8, ne  // ne = any
  40403c:	eor	w8, w8, #0x1
  404040:	str	w8, [sp, #8]
  404044:	ldr	w8, [sp, #8]
  404048:	and	w8, w8, #0x1
  40404c:	str	w8, [sp, #28]
  404050:	ldr	w0, [sp, #28]
  404054:	add	sp, sp, #0x20
  404058:	ret
  40405c:	sub	sp, sp, #0x30
  404060:	stp	x29, x30, [sp, #32]
  404064:	add	x29, sp, #0x20
  404068:	mov	w8, #0x1                   	// #1
  40406c:	stur	x0, [x29, #-8]
  404070:	stur	w1, [x29, #-12]
  404074:	str	w2, [sp, #16]
  404078:	str	w3, [sp, #12]
  40407c:	ldur	x0, [x29, #-8]
  404080:	ldr	w1, [sp, #12]
  404084:	str	w8, [sp]
  404088:	bl	403f9c <tigetstr@plt+0x1a2c>
  40408c:	str	w0, [sp, #4]
  404090:	ldr	w8, [sp]
  404094:	str	w8, [sp, #8]
  404098:	ldr	w8, [sp, #8]
  40409c:	ldr	w9, [sp, #16]
  4040a0:	cmp	w8, w9
  4040a4:	b.ge	4040e4 <tigetstr@plt+0x1b74>  // b.tcont
  4040a8:	ldrsw	x8, [sp, #4]
  4040ac:	mov	x9, #0x34                  	// #52
  4040b0:	mul	x8, x9, x8
  4040b4:	adrp	x9, 40d000 <tigetstr@plt+0xaa90>
  4040b8:	add	x9, x9, #0x550
  4040bc:	add	x8, x9, x8
  4040c0:	ldrsw	x9, [sp, #8]
  4040c4:	ldr	w10, [x8, x9, lsl #2]
  4040c8:	ldur	w11, [x29, #-12]
  4040cc:	add	w10, w11, w10
  4040d0:	stur	w10, [x29, #-12]
  4040d4:	ldr	w8, [sp, #8]
  4040d8:	add	w8, w8, #0x1
  4040dc:	str	w8, [sp, #8]
  4040e0:	b	404098 <tigetstr@plt+0x1b28>
  4040e4:	ldur	w0, [x29, #-12]
  4040e8:	ldp	x29, x30, [sp, #32]
  4040ec:	add	sp, sp, #0x30
  4040f0:	ret
  4040f4:	sub	sp, sp, #0x30
  4040f8:	stp	x29, x30, [sp, #32]
  4040fc:	add	x29, sp, #0x20
  404100:	mov	w8, #0x1                   	// #1
  404104:	mov	w9, #0x7                   	// #7
  404108:	str	x0, [sp, #16]
  40410c:	ldr	x0, [sp, #16]
  404110:	ldr	x10, [sp, #16]
  404114:	ldr	w3, [x10, #252]
  404118:	mov	w1, w8
  40411c:	mov	w2, w8
  404120:	str	w9, [sp, #4]
  404124:	bl	40354c <tigetstr@plt+0xfdc>
  404128:	str	w0, [sp, #8]
  40412c:	ldr	x10, [sp, #16]
  404130:	ldr	w8, [x10, #256]
  404134:	ldr	w9, [sp, #4]
  404138:	mul	w8, w8, w9
  40413c:	ldr	w11, [sp, #8]
  404140:	subs	w8, w8, w11
  404144:	str	w8, [sp, #12]
  404148:	ldr	x10, [sp, #16]
  40414c:	ldr	w8, [x10, #252]
  404150:	ldr	x10, [sp, #16]
  404154:	ldr	w11, [x10, #192]
  404158:	cmp	w8, w11
  40415c:	b.ne	404178 <tigetstr@plt+0x1c08>  // b.any
  404160:	ldr	w8, [sp, #12]
  404164:	cmp	w8, #0x102
  404168:	b.lt	404178 <tigetstr@plt+0x1c08>  // b.tstop
  40416c:	ldr	w8, [sp, #12]
  404170:	add	w8, w8, #0xb
  404174:	str	w8, [sp, #12]
  404178:	ldr	x8, [sp, #16]
  40417c:	ldr	w9, [x8, #216]
  404180:	and	w9, w9, #0x100
  404184:	cbz	w9, 4041ac <tigetstr@plt+0x1c3c>
  404188:	ldr	w8, [sp, #8]
  40418c:	mov	w9, #0x5                   	// #5
  404190:	mov	w10, #0xfffffffe            	// #-2
  404194:	cmp	w8, #0x5
  404198:	csel	w8, w10, w9, ge  // ge = tcont
  40419c:	ldr	w9, [sp, #12]
  4041a0:	subs	w8, w9, w8
  4041a4:	str	w8, [sp, #12]
  4041a8:	b	4041b8 <tigetstr@plt+0x1c48>
  4041ac:	ldr	w8, [sp, #12]
  4041b0:	subs	w8, w8, #0x6
  4041b4:	str	w8, [sp, #12]
  4041b8:	ldr	w8, [sp, #12]
  4041bc:	cmp	w8, #0x0
  4041c0:	cset	w8, gt
  4041c4:	tbnz	w8, #0, 4041d4 <tigetstr@plt+0x1c64>
  4041c8:	mov	w8, #0x1                   	// #1
  4041cc:	stur	w8, [x29, #-4]
  4041d0:	b	4041dc <tigetstr@plt+0x1c6c>
  4041d4:	ldr	w8, [sp, #12]
  4041d8:	stur	w8, [x29, #-4]
  4041dc:	ldur	w0, [x29, #-4]
  4041e0:	ldp	x29, x30, [sp, #32]
  4041e4:	add	sp, sp, #0x30
  4041e8:	ret
  4041ec:	sub	sp, sp, #0x40
  4041f0:	stp	x29, x30, [sp, #48]
  4041f4:	add	x29, sp, #0x30
  4041f8:	mov	w8, #0x1                   	// #1
  4041fc:	stur	w0, [x29, #-8]
  404200:	stur	w1, [x29, #-12]
  404204:	stur	w2, [x29, #-16]
  404208:	str	x3, [sp, #24]
  40420c:	str	wzr, [sp, #20]
  404210:	ldr	x0, [sp, #24]
  404214:	ldur	w3, [x29, #-16]
  404218:	mov	w1, w8
  40421c:	mov	w2, w8
  404220:	bl	40354c <tigetstr@plt+0xfdc>
  404224:	str	w0, [sp, #12]
  404228:	ldr	x9, [sp, #24]
  40422c:	ldr	w8, [x9, #216]
  404230:	and	w8, w8, #0x100
  404234:	cbz	w8, 40425c <tigetstr@plt+0x1cec>
  404238:	ldr	w8, [sp, #12]
  40423c:	ldr	w9, [sp, #12]
  404240:	mov	w10, #0x5                   	// #5
  404244:	mov	w11, #0xfffffffe            	// #-2
  404248:	cmp	w9, #0x5
  40424c:	csel	w9, w11, w10, ge  // ge = tcont
  404250:	add	w8, w8, w9
  404254:	str	w8, [sp, #20]
  404258:	b	404268 <tigetstr@plt+0x1cf8>
  40425c:	ldr	w8, [sp, #12]
  404260:	add	w8, w8, #0x6
  404264:	str	w8, [sp, #20]
  404268:	ldur	w8, [x29, #-8]
  40426c:	cmp	w8, #0x1f
  404270:	b.le	40427c <tigetstr@plt+0x1d0c>
  404274:	mov	w8, #0x1                   	// #1
  404278:	stur	w8, [x29, #-12]
  40427c:	ldr	x0, [sp, #24]
  404280:	ldur	w1, [x29, #-8]
  404284:	ldur	w2, [x29, #-12]
  404288:	ldur	w3, [x29, #-16]
  40428c:	bl	40405c <tigetstr@plt+0x1aec>
  404290:	str	w0, [sp, #16]
  404294:	ldur	w8, [x29, #-16]
  404298:	ldr	x9, [sp, #24]
  40429c:	ldr	w10, [x9, #192]
  4042a0:	cmp	w8, w10
  4042a4:	b.ne	4042c0 <tigetstr@plt+0x1d50>  // b.any
  4042a8:	ldr	w8, [sp, #16]
  4042ac:	cmp	w8, #0x102
  4042b0:	b.lt	4042c0 <tigetstr@plt+0x1d50>  // b.tstop
  4042b4:	ldr	w8, [sp, #20]
  4042b8:	subs	w8, w8, #0xb
  4042bc:	str	w8, [sp, #20]
  4042c0:	ldr	w8, [sp, #16]
  4042c4:	ldr	w9, [sp, #20]
  4042c8:	add	w8, w8, w9
  4042cc:	cmp	w8, #0x7
  4042d0:	b.ge	4042f4 <tigetstr@plt+0x1d84>  // b.tcont
  4042d4:	ldur	w8, [x29, #-16]
  4042d8:	subs	w2, w8, #0x1
  4042dc:	ldr	x3, [sp, #24]
  4042e0:	mov	w0, #0x1f                  	// #31
  4042e4:	mov	w1, #0xc                   	// #12
  4042e8:	bl	4041ec <tigetstr@plt+0x1c7c>
  4042ec:	stur	w0, [x29, #-4]
  4042f0:	b	4043bc <tigetstr@plt+0x1e4c>
  4042f4:	ldr	x8, [sp, #24]
  4042f8:	ldr	w9, [x8, #216]
  4042fc:	cmp	w9, #0x100
  404300:	b.ne	4043a4 <tigetstr@plt+0x1e34>  // b.any
  404304:	ldr	w8, [sp, #16]
  404308:	cmp	w8, #0x16b
  40430c:	b.lt	4043a4 <tigetstr@plt+0x1e34>  // b.tstop
  404310:	ldr	x0, [sp, #24]
  404314:	ldur	w1, [x29, #-8]
  404318:	ldur	w2, [x29, #-12]
  40431c:	ldur	w3, [x29, #-16]
  404320:	bl	40354c <tigetstr@plt+0xfdc>
  404324:	cmp	w0, #0x1
  404328:	b.lt	4043a4 <tigetstr@plt+0x1e34>  // b.tstop
  40432c:	ldr	x0, [sp, #24]
  404330:	ldur	w1, [x29, #-8]
  404334:	ldur	w2, [x29, #-12]
  404338:	ldur	w3, [x29, #-16]
  40433c:	bl	40354c <tigetstr@plt+0xfdc>
  404340:	cmp	w0, #0x3
  404344:	b.gt	4043a4 <tigetstr@plt+0x1e34>
  404348:	ldr	x0, [sp, #24]
  40434c:	ldur	w3, [x29, #-16]
  404350:	mov	w1, #0x1f                  	// #31
  404354:	mov	w2, #0xc                   	// #12
  404358:	bl	40354c <tigetstr@plt+0xfdc>
  40435c:	cmp	w0, #0x1
  404360:	b.lt	4043a4 <tigetstr@plt+0x1e34>  // b.tstop
  404364:	ldr	x0, [sp, #24]
  404368:	ldur	w3, [x29, #-16]
  40436c:	mov	w1, #0x1f                  	// #31
  404370:	mov	w2, #0xc                   	// #12
  404374:	bl	40354c <tigetstr@plt+0xfdc>
  404378:	cmp	w0, #0x3
  40437c:	b.gt	4043a4 <tigetstr@plt+0x1e34>
  404380:	ldur	w8, [x29, #-16]
  404384:	mov	w9, #0x1                   	// #1
  404388:	add	w2, w8, #0x1
  40438c:	ldr	x3, [sp, #24]
  404390:	mov	w0, w9
  404394:	mov	w1, w9
  404398:	bl	4041ec <tigetstr@plt+0x1c7c>
  40439c:	stur	w0, [x29, #-4]
  4043a0:	b	4043bc <tigetstr@plt+0x1e4c>
  4043a4:	ldr	w8, [sp, #16]
  4043a8:	ldr	w9, [sp, #20]
  4043ac:	add	w8, w8, w9
  4043b0:	mov	w9, #0x7                   	// #7
  4043b4:	sdiv	w8, w8, w9
  4043b8:	stur	w8, [x29, #-4]
  4043bc:	ldur	w0, [x29, #-4]
  4043c0:	ldp	x29, x30, [sp, #48]
  4043c4:	add	sp, sp, #0x40
  4043c8:	ret
  4043cc:	sub	sp, sp, #0x190
  4043d0:	stp	x29, x30, [sp, #368]
  4043d4:	str	x28, [sp, #384]
  4043d8:	add	x29, sp, #0x170
  4043dc:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  4043e0:	add	x8, x8, #0x4b8
  4043e4:	mov	x1, #0x12c                 	// #300
  4043e8:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  4043ec:	add	x2, x2, #0x91b
  4043f0:	add	x9, sp, #0x24
  4043f4:	stur	x0, [x29, #-8]
  4043f8:	stur	x8, [x29, #-32]
  4043fc:	ldur	x10, [x29, #-8]
  404400:	ldr	w3, [x10, #252]
  404404:	mov	x0, x9
  404408:	str	x8, [sp, #16]
  40440c:	bl	4020f0 <snprintf@plt>
  404410:	str	w0, [sp, #32]
  404414:	ldr	w11, [sp, #32]
  404418:	cmp	w11, #0x0
  40441c:	cset	w11, lt  // lt = tstop
  404420:	tbnz	w11, #0, 404430 <tigetstr@plt+0x1ec0>
  404424:	ldrsw	x8, [sp, #32]
  404428:	cmp	x8, #0x12c
  40442c:	b.cc	404434 <tigetstr@plt+0x1ec4>  // b.lo, b.ul, b.last
  404430:	b	404588 <tigetstr@plt+0x2018>
  404434:	stur	xzr, [x29, #-16]
  404438:	ldur	x8, [x29, #-16]
  40443c:	cmp	x8, #0x7
  404440:	b.cs	40450c <tigetstr@plt+0x1f9c>  // b.hs, b.nlast
  404444:	ldur	x8, [x29, #-16]
  404448:	ldur	x9, [x29, #-8]
  40444c:	ldrsw	x9, [x9, #212]
  404450:	add	x8, x8, x9
  404454:	mov	x9, #0x7                   	// #7
  404458:	udiv	x10, x8, x9
  40445c:	mul	x9, x10, x9
  404460:	subs	x8, x8, x9
  404464:	stur	x8, [x29, #-24]
  404468:	ldur	x8, [x29, #-16]
  40446c:	cbz	x8, 40448c <tigetstr@plt+0x1f1c>
  404470:	ldur	x8, [x29, #-32]
  404474:	add	x9, x8, #0x1
  404478:	stur	x9, [x29, #-32]
  40447c:	mov	x0, x8
  404480:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  404484:	add	x1, x1, #0x2cf
  404488:	bl	4021f0 <strcat@plt>
  40448c:	ldur	x8, [x29, #-32]
  404490:	ldr	x9, [sp, #16]
  404494:	subs	x8, x8, x9
  404498:	mov	x10, #0x85                  	// #133
  40449c:	subs	x8, x10, x8
  4044a0:	str	x8, [sp, #24]
  4044a4:	ldr	x8, [sp, #24]
  4044a8:	ldur	x10, [x29, #-8]
  4044ac:	ldr	x10, [x10, #224]
  4044b0:	subs	x10, x10, #0x1
  4044b4:	cmp	x8, x10
  4044b8:	b.hi	4044c0 <tigetstr@plt+0x1f50>  // b.pmore
  4044bc:	b	40450c <tigetstr@plt+0x1f9c>
  4044c0:	ldur	x8, [x29, #-24]
  4044c4:	add	x8, x8, #0x20, lsl #12
  4044c8:	mov	w0, w8
  4044cc:	bl	402160 <nl_langinfo@plt>
  4044d0:	ldur	x1, [x29, #-32]
  4044d4:	ldr	x2, [sp, #24]
  4044d8:	ldur	x9, [x29, #-8]
  4044dc:	ldr	x9, [x9, #224]
  4044e0:	subs	x3, x9, #0x1
  4044e4:	bl	404c78 <tigetstr@plt+0x2708>
  4044e8:	ldur	x9, [x29, #-32]
  4044ec:	mov	w1, w0
  4044f0:	sxtw	x10, w1
  4044f4:	add	x9, x9, x10
  4044f8:	stur	x9, [x29, #-32]
  4044fc:	ldur	x8, [x29, #-16]
  404500:	add	x8, x8, #0x1
  404504:	stur	x8, [x29, #-16]
  404508:	b	404438 <tigetstr@plt+0x1ec8>
  40450c:	ldur	x0, [x29, #-8]
  404510:	bl	404b7c <tigetstr@plt+0x260c>
  404514:	stur	xzr, [x29, #-16]
  404518:	ldur	x8, [x29, #-16]
  40451c:	cmp	x8, #0xc
  404520:	b.cs	404588 <tigetstr@plt+0x2018>  // b.hs, b.nlast
  404524:	ldur	x8, [x29, #-8]
  404528:	ldr	x8, [x8, #232]
  40452c:	ldur	x9, [x29, #-8]
  404530:	ldur	x10, [x29, #-16]
  404534:	mov	x11, #0x8                   	// #8
  404538:	mul	x10, x11, x10
  40453c:	add	x9, x9, x10
  404540:	ldr	x0, [x9]
  404544:	str	x8, [sp, #8]
  404548:	bl	401f80 <strlen@plt>
  40454c:	ldrsw	x8, [sp, #32]
  404550:	add	x8, x0, x8
  404554:	add	x8, x8, #0x1
  404558:	ldr	x9, [sp, #8]
  40455c:	cmp	x9, x8
  404560:	b.cs	404578 <tigetstr@plt+0x2008>  // b.hs, b.nlast
  404564:	ldur	x8, [x29, #-8]
  404568:	ldrb	w9, [x8, #264]
  40456c:	and	w9, w9, #0xfffffffb
  404570:	orr	w9, w9, #0x4
  404574:	strb	w9, [x8, #264]
  404578:	ldur	x8, [x29, #-16]
  40457c:	add	x8, x8, #0x1
  404580:	stur	x8, [x29, #-16]
  404584:	b	404518 <tigetstr@plt+0x1fa8>
  404588:	ldr	x28, [sp, #384]
  40458c:	ldp	x29, x30, [sp, #368]
  404590:	add	sp, sp, #0x190
  404594:	ret
  404598:	sub	sp, sp, #0x160
  40459c:	stp	x29, x30, [sp, #320]
  4045a0:	str	x28, [sp, #336]
  4045a4:	add	x29, sp, #0x140
  4045a8:	mov	w8, #0x2                   	// #2
  4045ac:	mov	w9, #0x3                   	// #3
  4045b0:	stur	x0, [x29, #-8]
  4045b4:	str	wzr, [sp, #8]
  4045b8:	ldur	x10, [x29, #-8]
  4045bc:	ldr	x10, [x10, #232]
  4045c0:	add	x10, x10, #0x1
  4045c4:	ldur	x11, [x29, #-8]
  4045c8:	ldrb	w12, [x11, #264]
  4045cc:	mov	w13, #0x1                   	// #1
  4045d0:	and	w12, w12, #0x1
  4045d4:	tst	w12, #0xff
  4045d8:	csel	w8, w8, w9, ne  // ne = any
  4045dc:	mov	w0, w8
  4045e0:	sxtw	x11, w0
  4045e4:	mul	x10, x10, x11
  4045e8:	ldrsw	x11, [sp, #8]
  4045ec:	add	x10, x11, x10
  4045f0:	str	w10, [sp, #8]
  4045f4:	ldur	x11, [x29, #-8]
  4045f8:	ldrb	w8, [x11, #264]
  4045fc:	and	w8, w8, w13
  404600:	and	w8, w8, #0xff
  404604:	cbz	w8, 404614 <tigetstr@plt+0x20a4>
  404608:	ldr	w8, [sp, #8]
  40460c:	subs	w8, w8, #0x1
  404610:	str	w8, [sp, #8]
  404614:	ldur	x8, [x29, #-8]
  404618:	ldrb	w9, [x8, #264]
  40461c:	mov	w10, #0x1                   	// #1
  404620:	lsr	w9, w9, w10
  404624:	and	w9, w9, w10
  404628:	and	w9, w9, #0xff
  40462c:	cbz	w9, 404678 <tigetstr@plt+0x2108>
  404630:	ldur	x8, [x29, #-8]
  404634:	ldr	w3, [x8, #252]
  404638:	add	x8, sp, #0xc
  40463c:	mov	x0, x8
  404640:	mov	x1, #0x12c                 	// #300
  404644:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  404648:	add	x2, x2, #0x91b
  40464c:	str	x8, [sp]
  404650:	bl	4020f0 <snprintf@plt>
  404654:	ldrsw	x1, [sp, #8]
  404658:	ldr	x8, [sp]
  40465c:	mov	x0, x8
  404660:	mov	w9, wzr
  404664:	mov	w2, w9
  404668:	bl	405708 <tigetstr@plt+0x3198>
  40466c:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  404670:	add	x0, x0, #0x949
  404674:	bl	40579c <tigetstr@plt+0x322c>
  404678:	ldur	x0, [x29, #-8]
  40467c:	bl	404690 <tigetstr@plt+0x2120>
  404680:	ldr	x28, [sp, #336]
  404684:	ldp	x29, x30, [sp, #320]
  404688:	add	sp, sp, #0x160
  40468c:	ret
  404690:	stp	x29, x30, [sp, #-32]!
  404694:	str	x28, [sp, #16]
  404698:	mov	x29, sp
  40469c:	sub	sp, sp, #0x2d0
  4046a0:	sub	x8, x29, #0x8
  4046a4:	str	x0, [x8]
  4046a8:	ldr	x9, [x8]
  4046ac:	ldr	w10, [x9, #260]
  4046b0:	str	x8, [sp, #48]
  4046b4:	cbz	w10, 4046cc <tigetstr@plt+0x215c>
  4046b8:	ldr	x8, [sp, #48]
  4046bc:	ldr	x9, [x8]
  4046c0:	ldr	w10, [x9, #260]
  4046c4:	str	w10, [sp, #44]
  4046c8:	b	4046dc <tigetstr@plt+0x216c>
  4046cc:	ldr	x8, [sp, #48]
  4046d0:	ldr	x9, [x8]
  4046d4:	ldr	w10, [x9, #248]
  4046d8:	str	w10, [sp, #44]
  4046dc:	ldr	w8, [sp, #44]
  4046e0:	str	w8, [sp, #68]
  4046e4:	ldr	x9, [sp, #48]
  4046e8:	ldr	x10, [x9]
  4046ec:	ldr	w8, [x10, #252]
  4046f0:	str	w8, [sp, #64]
  4046f4:	ldr	x10, [x9]
  4046f8:	ldr	w8, [x10, #204]
  4046fc:	cbz	w8, 404798 <tigetstr@plt+0x2228>
  404700:	ldr	w8, [sp, #68]
  404704:	ldr	x9, [sp, #48]
  404708:	ldr	x10, [x9]
  40470c:	ldr	w11, [x10, #200]
  404710:	mov	w12, #0x2                   	// #2
  404714:	sdiv	w11, w11, w12
  404718:	subs	w8, w8, w11
  40471c:	str	w8, [sp, #60]
  404720:	ldr	w8, [sp, #60]
  404724:	cmp	w8, #0x1
  404728:	b.ge	404790 <tigetstr@plt+0x2220>  // b.tcont
  40472c:	ldr	w8, [sp, #60]
  404730:	mov	w9, #0xffffffff            	// #-1
  404734:	mul	w8, w8, w9
  404738:	str	w8, [sp, #60]
  40473c:	ldr	w8, [sp, #60]
  404740:	mov	w9, #0xc                   	// #12
  404744:	sdiv	w8, w8, w9
  404748:	add	w8, w8, #0x1
  40474c:	ldr	w9, [sp, #64]
  404750:	subs	w8, w9, w8
  404754:	str	w8, [sp, #64]
  404758:	ldr	w8, [sp, #60]
  40475c:	cmp	w8, #0xc
  404760:	b.le	40477c <tigetstr@plt+0x220c>
  404764:	ldr	w8, [sp, #60]
  404768:	mov	w9, #0xc                   	// #12
  40476c:	sdiv	w10, w8, w9
  404770:	mul	w9, w10, w9
  404774:	subs	w8, w8, w9
  404778:	str	w8, [sp, #60]
  40477c:	ldr	w8, [sp, #60]
  404780:	mov	w9, #0xc                   	// #12
  404784:	subs	w8, w9, w8
  404788:	str	w8, [sp, #68]
  40478c:	b	404798 <tigetstr@plt+0x2228>
  404790:	ldr	w8, [sp, #60]
  404794:	str	w8, [sp, #68]
  404798:	ldr	x8, [sp, #48]
  40479c:	ldr	x9, [x8]
  4047a0:	ldr	w10, [x9, #208]
  4047a4:	cmp	w10, #0x1
  4047a8:	b.le	4047b8 <tigetstr@plt+0x2248>
  4047ac:	add	x8, sp, #0x128
  4047b0:	str	x8, [sp, #32]
  4047b4:	b	4047c0 <tigetstr@plt+0x2250>
  4047b8:	mov	x8, xzr
  4047bc:	str	x8, [sp, #32]
  4047c0:	ldr	x8, [sp, #32]
  4047c4:	sub	x9, x29, #0xd8
  4047c8:	str	x8, [x9, #200]
  4047cc:	ldr	x8, [sp, #48]
  4047d0:	ldr	x9, [x8]
  4047d4:	ldr	w10, [x9, #208]
  4047d8:	cmp	w10, #0x2
  4047dc:	b.le	4047ec <tigetstr@plt+0x227c>
  4047e0:	add	x8, sp, #0x58
  4047e4:	str	x8, [sp, #24]
  4047e8:	b	4047f4 <tigetstr@plt+0x2284>
  4047ec:	mov	x8, xzr
  4047f0:	str	x8, [sp, #24]
  4047f4:	ldr	x8, [sp, #24]
  4047f8:	add	x9, sp, #0x128
  4047fc:	str	x8, [x9, #200]
  404800:	add	x8, sp, #0x58
  404804:	mov	x9, xzr
  404808:	str	x9, [x8, #200]
  40480c:	ldr	x8, [sp, #48]
  404810:	ldr	x9, [x8]
  404814:	ldr	w10, [x9, #200]
  404818:	subs	w10, w10, #0x1
  40481c:	ldr	x9, [x8]
  404820:	ldr	w11, [x9, #208]
  404824:	sdiv	w10, w10, w11
  404828:	str	w10, [sp, #72]
  40482c:	str	wzr, [sp, #76]
  404830:	ldr	w8, [sp, #76]
  404834:	ldr	w9, [sp, #72]
  404838:	add	w9, w9, #0x1
  40483c:	cmp	w8, w9
  404840:	b.ge	404958 <tigetstr@plt+0x23e8>  // b.tcont
  404844:	ldr	w8, [sp, #76]
  404848:	ldr	w9, [sp, #72]
  40484c:	cmp	w8, w9
  404850:	b.ne	4048ac <tigetstr@plt+0x233c>  // b.any
  404854:	ldr	x8, [sp, #48]
  404858:	ldr	x9, [x8]
  40485c:	ldr	w10, [x9, #200]
  404860:	ldr	x9, [x8]
  404864:	ldr	w11, [x9, #208]
  404868:	sdiv	w12, w10, w11
  40486c:	mul	w11, w12, w11
  404870:	subs	w10, w10, w11
  404874:	cmp	w10, #0x1
  404878:	str	w10, [sp, #20]
  40487c:	b.eq	404894 <tigetstr@plt+0x2324>  // b.none
  404880:	b	404884 <tigetstr@plt+0x2314>
  404884:	ldr	w8, [sp, #20]
  404888:	cmp	w8, #0x2
  40488c:	b.eq	4048a0 <tigetstr@plt+0x2330>  // b.none
  404890:	b	4048ac <tigetstr@plt+0x233c>
  404894:	sub	x8, x29, #0xd8
  404898:	mov	x9, xzr
  40489c:	str	x9, [x8, #200]
  4048a0:	add	x8, sp, #0x128
  4048a4:	mov	x9, xzr
  4048a8:	str	x9, [x8, #200]
  4048ac:	sub	x8, x29, #0xd8
  4048b0:	str	x8, [sp, #80]
  4048b4:	ldr	x8, [sp, #80]
  4048b8:	cbz	x8, 404920 <tigetstr@plt+0x23b0>
  4048bc:	ldr	w8, [sp, #68]
  4048c0:	add	w9, w8, #0x1
  4048c4:	str	w9, [sp, #68]
  4048c8:	ldr	x10, [sp, #80]
  4048cc:	str	w8, [x10, #192]
  4048d0:	ldr	w8, [sp, #64]
  4048d4:	ldr	x10, [sp, #80]
  4048d8:	str	w8, [x10, #196]
  4048dc:	ldr	w8, [sp, #68]
  4048e0:	mov	w9, #0xc                   	// #12
  4048e4:	cmp	w9, w8
  4048e8:	b.ge	404900 <tigetstr@plt+0x2390>  // b.tcont
  4048ec:	ldr	w8, [sp, #64]
  4048f0:	mov	w9, #0x1                   	// #1
  4048f4:	add	w8, w8, #0x1
  4048f8:	str	w8, [sp, #64]
  4048fc:	str	w9, [sp, #68]
  404900:	ldr	x0, [sp, #80]
  404904:	ldr	x8, [sp, #48]
  404908:	ldr	x1, [x8]
  40490c:	bl	404cc0 <tigetstr@plt+0x2750>
  404910:	ldr	x8, [sp, #80]
  404914:	ldr	x8, [x8, #200]
  404918:	str	x8, [sp, #80]
  40491c:	b	4048b4 <tigetstr@plt+0x2344>
  404920:	ldr	x8, [sp, #48]
  404924:	ldr	x1, [x8]
  404928:	sub	x9, x29, #0xd8
  40492c:	mov	x0, x9
  404930:	str	x9, [sp, #8]
  404934:	bl	404fdc <tigetstr@plt+0x2a6c>
  404938:	ldr	x8, [sp, #48]
  40493c:	ldr	x1, [x8]
  404940:	ldr	x0, [sp, #8]
  404944:	bl	405358 <tigetstr@plt+0x2de8>
  404948:	ldr	w8, [sp, #76]
  40494c:	add	w8, w8, #0x1
  404950:	str	w8, [sp, #76]
  404954:	b	404830 <tigetstr@plt+0x22c0>
  404958:	add	sp, sp, #0x2d0
  40495c:	ldr	x28, [sp, #16]
  404960:	ldp	x29, x30, [sp], #32
  404964:	ret
  404968:	stp	x29, x30, [sp, #-16]!
  40496c:	mov	x29, sp
  404970:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  404974:	add	x8, x8, #0x4a0
  404978:	ldr	x0, [x8]
  40497c:	bl	4049f0 <tigetstr@plt+0x2480>
  404980:	cbz	w0, 4049cc <tigetstr@plt+0x245c>
  404984:	bl	4024d0 <__errno_location@plt>
  404988:	ldr	w8, [x0]
  40498c:	cmp	w8, #0x20
  404990:	b.eq	4049cc <tigetstr@plt+0x245c>  // b.none
  404994:	bl	4024d0 <__errno_location@plt>
  404998:	ldr	w8, [x0]
  40499c:	cbz	w8, 4049b4 <tigetstr@plt+0x2444>
  4049a0:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  4049a4:	add	x0, x0, #0x880
  4049a8:	bl	402500 <gettext@plt>
  4049ac:	bl	402360 <warn@plt>
  4049b0:	b	4049c4 <tigetstr@plt+0x2454>
  4049b4:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  4049b8:	add	x0, x0, #0x880
  4049bc:	bl	402500 <gettext@plt>
  4049c0:	bl	402420 <warnx@plt>
  4049c4:	mov	w0, #0x1                   	// #1
  4049c8:	bl	401f60 <_exit@plt>
  4049cc:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  4049d0:	add	x8, x8, #0x488
  4049d4:	ldr	x0, [x8]
  4049d8:	bl	4049f0 <tigetstr@plt+0x2480>
  4049dc:	cbz	w0, 4049e8 <tigetstr@plt+0x2478>
  4049e0:	mov	w0, #0x1                   	// #1
  4049e4:	bl	401f60 <_exit@plt>
  4049e8:	ldp	x29, x30, [sp], #16
  4049ec:	ret
  4049f0:	sub	sp, sp, #0x30
  4049f4:	stp	x29, x30, [sp, #32]
  4049f8:	add	x29, sp, #0x20
  4049fc:	str	x0, [sp, #16]
  404a00:	bl	4024d0 <__errno_location@plt>
  404a04:	str	wzr, [x0]
  404a08:	ldr	x0, [sp, #16]
  404a0c:	bl	402560 <ferror@plt>
  404a10:	cbnz	w0, 404a20 <tigetstr@plt+0x24b0>
  404a14:	ldr	x0, [sp, #16]
  404a18:	bl	402410 <fflush@plt>
  404a1c:	cbz	w0, 404a24 <tigetstr@plt+0x24b4>
  404a20:	b	404a6c <tigetstr@plt+0x24fc>
  404a24:	ldr	x0, [sp, #16]
  404a28:	bl	402120 <fileno@plt>
  404a2c:	str	w0, [sp, #12]
  404a30:	cmp	w0, #0x0
  404a34:	cset	w8, lt  // lt = tstop
  404a38:	tbnz	w8, #0, 404a60 <tigetstr@plt+0x24f0>
  404a3c:	ldr	w0, [sp, #12]
  404a40:	bl	401fc0 <dup@plt>
  404a44:	str	w0, [sp, #12]
  404a48:	cmp	w0, #0x0
  404a4c:	cset	w8, lt  // lt = tstop
  404a50:	tbnz	w8, #0, 404a60 <tigetstr@plt+0x24f0>
  404a54:	ldr	w0, [sp, #12]
  404a58:	bl	4022b0 <close@plt>
  404a5c:	cbz	w0, 404a64 <tigetstr@plt+0x24f4>
  404a60:	b	404a6c <tigetstr@plt+0x24fc>
  404a64:	stur	wzr, [x29, #-4]
  404a68:	b	404a88 <tigetstr@plt+0x2518>
  404a6c:	bl	4024d0 <__errno_location@plt>
  404a70:	ldr	w8, [x0]
  404a74:	mov	w9, #0xffffffff            	// #-1
  404a78:	mov	w10, wzr
  404a7c:	cmp	w8, #0x9
  404a80:	csel	w8, w10, w9, eq  // eq = none
  404a84:	stur	w8, [x29, #-4]
  404a88:	ldur	w0, [x29, #-4]
  404a8c:	ldp	x29, x30, [sp, #32]
  404a90:	add	sp, sp, #0x30
  404a94:	ret
  404a98:	sub	sp, sp, #0x30
  404a9c:	stp	x29, x30, [sp, #32]
  404aa0:	add	x29, sp, #0x20
  404aa4:	stur	w0, [x29, #-12]
  404aa8:	str	x1, [sp, #8]
  404aac:	ldr	x8, [sp, #8]
  404ab0:	cbz	x8, 404ab8 <tigetstr@plt+0x2548>
  404ab4:	b	404ad8 <tigetstr@plt+0x2568>
  404ab8:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  404abc:	add	x0, x0, #0x8b9
  404ac0:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  404ac4:	add	x1, x1, #0x8c9
  404ac8:	mov	w2, #0xe                   	// #14
  404acc:	adrp	x3, 40d000 <tigetstr@plt+0xaa90>
  404ad0:	add	x3, x3, #0x8de
  404ad4:	bl	4024c0 <__assert_fail@plt>
  404ad8:	ldr	x8, [sp, #8]
  404adc:	str	x8, [sp]
  404ae0:	ldr	x8, [sp]
  404ae4:	ldr	x8, [x8]
  404ae8:	cbz	x8, 404b20 <tigetstr@plt+0x25b0>
  404aec:	ldr	x8, [sp]
  404af0:	ldr	w9, [x8, #24]
  404af4:	ldur	w10, [x29, #-12]
  404af8:	cmp	w9, w10
  404afc:	b.ne	404b10 <tigetstr@plt+0x25a0>  // b.any
  404b00:	ldr	x8, [sp]
  404b04:	ldr	x8, [x8]
  404b08:	stur	x8, [x29, #-8]
  404b0c:	b	404b28 <tigetstr@plt+0x25b8>
  404b10:	ldr	x8, [sp]
  404b14:	add	x8, x8, #0x20
  404b18:	str	x8, [sp]
  404b1c:	b	404ae0 <tigetstr@plt+0x2570>
  404b20:	mov	x8, xzr
  404b24:	stur	x8, [x29, #-8]
  404b28:	ldur	x0, [x29, #-8]
  404b2c:	ldp	x29, x30, [sp, #32]
  404b30:	add	sp, sp, #0x30
  404b34:	ret
  404b38:	sub	sp, sp, #0x10
  404b3c:	mov	w8, #0x1                   	// #1
  404b40:	str	w0, [sp, #8]
  404b44:	ldr	w9, [sp, #8]
  404b48:	subs	w9, w9, #0x21
  404b4c:	cmp	w9, #0x5d
  404b50:	cset	w9, ls  // ls = plast
  404b54:	eor	w8, w9, w8
  404b58:	tbnz	w8, #0, 404b6c <tigetstr@plt+0x25fc>
  404b5c:	b	404b60 <tigetstr@plt+0x25f0>
  404b60:	mov	w8, #0x1                   	// #1
  404b64:	str	w8, [sp, #12]
  404b68:	b	404b70 <tigetstr@plt+0x2600>
  404b6c:	str	wzr, [sp, #12]
  404b70:	ldr	w0, [sp, #12]
  404b74:	add	sp, sp, #0x10
  404b78:	ret
  404b7c:	sub	sp, sp, #0x20
  404b80:	stp	x29, x30, [sp, #16]
  404b84:	add	x29, sp, #0x10
  404b88:	str	x0, [sp, #8]
  404b8c:	ldr	x8, [sp, #8]
  404b90:	ldr	x8, [x8]
  404b94:	cbz	x8, 404b9c <tigetstr@plt+0x262c>
  404b98:	b	404bec <tigetstr@plt+0x267c>
  404b9c:	str	xzr, [sp]
  404ba0:	ldr	x8, [sp]
  404ba4:	cmp	x8, #0xc
  404ba8:	b.cs	404bec <tigetstr@plt+0x267c>  // b.hs, b.nlast
  404bac:	ldr	x8, [sp]
  404bb0:	mov	x9, #0x6f                  	// #111
  404bb4:	movk	x9, #0x2, lsl #16
  404bb8:	add	x8, x9, x8
  404bbc:	mov	w0, w8
  404bc0:	bl	402160 <nl_langinfo@plt>
  404bc4:	ldr	x9, [sp, #8]
  404bc8:	ldr	x10, [sp]
  404bcc:	mov	x11, #0x8                   	// #8
  404bd0:	mul	x10, x11, x10
  404bd4:	add	x9, x9, x10
  404bd8:	str	x0, [x9]
  404bdc:	ldr	x8, [sp]
  404be0:	add	x8, x8, #0x1
  404be4:	str	x8, [sp]
  404be8:	b	404ba0 <tigetstr@plt+0x2630>
  404bec:	ldp	x29, x30, [sp, #16]
  404bf0:	add	sp, sp, #0x20
  404bf4:	ret
  404bf8:	sub	sp, sp, #0x20
  404bfc:	stp	x29, x30, [sp, #16]
  404c00:	add	x29, sp, #0x10
  404c04:	str	x0, [sp, #8]
  404c08:	ldr	x8, [sp, #8]
  404c0c:	ldr	x8, [x8, #96]
  404c10:	cbz	x8, 404c18 <tigetstr@plt+0x26a8>
  404c14:	b	404c6c <tigetstr@plt+0x26fc>
  404c18:	str	xzr, [sp]
  404c1c:	ldr	x8, [sp]
  404c20:	cmp	x8, #0xc
  404c24:	b.cs	404c6c <tigetstr@plt+0x26fc>  // b.hs, b.nlast
  404c28:	ldr	x8, [sp]
  404c2c:	mov	x9, #0x87                  	// #135
  404c30:	movk	x9, #0x2, lsl #16
  404c34:	add	x8, x9, x8
  404c38:	mov	w0, w8
  404c3c:	bl	402160 <nl_langinfo@plt>
  404c40:	ldr	x9, [sp, #8]
  404c44:	add	x9, x9, #0x60
  404c48:	ldr	x10, [sp]
  404c4c:	mov	x11, #0x8                   	// #8
  404c50:	mul	x10, x11, x10
  404c54:	add	x9, x9, x10
  404c58:	str	x0, [x9]
  404c5c:	ldr	x8, [sp]
  404c60:	add	x8, x8, #0x1
  404c64:	str	x8, [sp]
  404c68:	b	404c1c <tigetstr@plt+0x26ac>
  404c6c:	ldp	x29, x30, [sp, #16]
  404c70:	add	sp, sp, #0x20
  404c74:	ret
  404c78:	sub	sp, sp, #0x30
  404c7c:	stp	x29, x30, [sp, #32]
  404c80:	add	x29, sp, #0x20
  404c84:	mov	w4, #0x2                   	// #2
  404c88:	mov	w5, #0x1                   	// #1
  404c8c:	mov	x8, sp
  404c90:	stur	x0, [x29, #-8]
  404c94:	str	x1, [sp, #16]
  404c98:	str	x2, [sp, #8]
  404c9c:	str	x3, [sp]
  404ca0:	ldur	x0, [x29, #-8]
  404ca4:	ldr	x1, [sp, #16]
  404ca8:	ldr	x2, [sp, #8]
  404cac:	mov	x3, x8
  404cb0:	bl	406370 <tigetstr@plt+0x3e00>
  404cb4:	ldp	x29, x30, [sp, #32]
  404cb8:	add	sp, sp, #0x30
  404cbc:	ret
  404cc0:	sub	sp, sp, #0x40
  404cc4:	stp	x29, x30, [sp, #48]
  404cc8:	add	x29, sp, #0x30
  404ccc:	mov	w8, #0x1                   	// #1
  404cd0:	stur	x0, [x29, #-8]
  404cd4:	stur	x1, [x29, #-16]
  404cd8:	ldur	x0, [x29, #-16]
  404cdc:	ldur	x9, [x29, #-8]
  404ce0:	ldr	w2, [x9, #192]
  404ce4:	ldur	x9, [x29, #-8]
  404ce8:	ldr	w3, [x9, #196]
  404cec:	mov	w1, w8
  404cf0:	str	w8, [sp, #4]
  404cf4:	bl	40354c <tigetstr@plt+0xfdc>
  404cf8:	stur	w0, [x29, #-20]
  404cfc:	str	wzr, [sp, #12]
  404d00:	ldur	x9, [x29, #-16]
  404d04:	ldrb	w8, [x9, #264]
  404d08:	ldr	w10, [sp, #4]
  404d0c:	and	w8, w8, w10
  404d10:	and	w8, w8, #0xff
  404d14:	cbz	w8, 404d3c <tigetstr@plt+0x27cc>
  404d18:	ldur	x0, [x29, #-16]
  404d1c:	ldur	x8, [x29, #-8]
  404d20:	ldr	w2, [x8, #192]
  404d24:	ldur	x8, [x29, #-8]
  404d28:	ldr	w3, [x8, #196]
  404d2c:	mov	w1, #0x1                   	// #1
  404d30:	bl	40405c <tigetstr@plt+0x1aec>
  404d34:	str	w0, [sp, #16]
  404d38:	b	404d44 <tigetstr@plt+0x27d4>
  404d3c:	mov	w8, #0x1                   	// #1
  404d40:	str	w8, [sp, #16]
  404d44:	ldr	w8, [sp, #16]
  404d48:	ldur	x0, [x29, #-16]
  404d4c:	ldur	x9, [x29, #-8]
  404d50:	ldr	w1, [x9, #196]
  404d54:	str	w8, [sp]
  404d58:	bl	403f9c <tigetstr@plt+0x1a2c>
  404d5c:	mov	w2, w0
  404d60:	sxtw	x9, w2
  404d64:	mov	x10, #0x34                  	// #52
  404d68:	mul	x9, x10, x9
  404d6c:	adrp	x10, 40d000 <tigetstr@plt+0xaa90>
  404d70:	add	x10, x10, #0x550
  404d74:	add	x9, x10, x9
  404d78:	ldur	x10, [x29, #-8]
  404d7c:	ldrsw	x10, [x10, #192]
  404d80:	ldr	w8, [x9, x10, lsl #2]
  404d84:	ldr	w11, [sp]
  404d88:	add	w8, w11, w8
  404d8c:	str	w8, [sp, #24]
  404d90:	ldur	x9, [x29, #-16]
  404d94:	ldr	w8, [x9, #212]
  404d98:	cbz	w8, 404dec <tigetstr@plt+0x287c>
  404d9c:	ldur	x8, [x29, #-16]
  404da0:	ldr	w9, [x8, #212]
  404da4:	ldur	w10, [x29, #-20]
  404da8:	subs	w9, w10, w9
  404dac:	stur	w9, [x29, #-20]
  404db0:	ldur	w9, [x29, #-20]
  404db4:	cmp	w9, #0x0
  404db8:	cset	w9, ge  // ge = tcont
  404dbc:	tbnz	w9, #0, 404dd4 <tigetstr@plt+0x2864>
  404dc0:	ldur	x8, [x29, #-16]
  404dc4:	ldr	w9, [x8, #212]
  404dc8:	mov	w10, #0x7                   	// #7
  404dcc:	subs	w9, w10, w9
  404dd0:	stur	w9, [x29, #-20]
  404dd4:	ldur	x8, [x29, #-16]
  404dd8:	ldr	w9, [x8, #212]
  404ddc:	subs	w9, w9, #0x1
  404de0:	ldr	w10, [sp, #24]
  404de4:	add	w9, w10, w9
  404de8:	str	w9, [sp, #24]
  404dec:	str	wzr, [sp, #20]
  404df0:	ldr	w8, [sp, #20]
  404df4:	cmp	w8, #0x2a
  404df8:	b.ge	404ed8 <tigetstr@plt+0x2968>  // b.tcont
  404dfc:	ldur	w8, [x29, #-20]
  404e00:	mov	w9, wzr
  404e04:	cmp	w9, w8
  404e08:	cset	w8, ge  // ge = tcont
  404e0c:	tbnz	w8, #0, 404e30 <tigetstr@plt+0x28c0>
  404e10:	ldur	x8, [x29, #-8]
  404e14:	ldrsw	x9, [sp, #20]
  404e18:	mov	w10, #0xffffffff            	// #-1
  404e1c:	str	w10, [x8, x9, lsl #2]
  404e20:	ldur	w10, [x29, #-20]
  404e24:	subs	w10, w10, #0x1
  404e28:	stur	w10, [x29, #-20]
  404e2c:	b	404ec8 <tigetstr@plt+0x2958>
  404e30:	ldr	w8, [sp, #16]
  404e34:	ldr	w9, [sp, #24]
  404e38:	cmp	w8, w9
  404e3c:	b.ge	404eac <tigetstr@plt+0x293c>  // b.tcont
  404e40:	ldur	x8, [x29, #-8]
  404e44:	ldr	w9, [x8, #196]
  404e48:	ldur	x8, [x29, #-16]
  404e4c:	ldr	w10, [x8, #192]
  404e50:	cmp	w9, w10
  404e54:	b.ne	404e8c <tigetstr@plt+0x291c>  // b.any
  404e58:	ldur	x8, [x29, #-8]
  404e5c:	ldr	w9, [x8, #192]
  404e60:	cmp	w9, #0x9
  404e64:	b.ne	404e8c <tigetstr@plt+0x291c>  // b.any
  404e68:	ldr	w8, [sp, #16]
  404e6c:	cmp	w8, #0x3
  404e70:	b.eq	404e80 <tigetstr@plt+0x2910>  // b.none
  404e74:	ldr	w8, [sp, #16]
  404e78:	cmp	w8, #0xf7
  404e7c:	b.ne	404e8c <tigetstr@plt+0x291c>  // b.any
  404e80:	ldr	w8, [sp, #16]
  404e84:	add	w8, w8, #0xb
  404e88:	str	w8, [sp, #16]
  404e8c:	ldr	w8, [sp, #16]
  404e90:	ldur	x9, [x29, #-8]
  404e94:	ldrsw	x10, [sp, #20]
  404e98:	str	w8, [x9, x10, lsl #2]
  404e9c:	ldr	w8, [sp, #16]
  404ea0:	add	w8, w8, #0x1
  404ea4:	str	w8, [sp, #16]
  404ea8:	b	404ec8 <tigetstr@plt+0x2958>
  404eac:	ldur	x8, [x29, #-8]
  404eb0:	ldrsw	x9, [sp, #20]
  404eb4:	mov	w10, #0xffffffff            	// #-1
  404eb8:	str	w10, [x8, x9, lsl #2]
  404ebc:	ldr	w10, [sp, #12]
  404ec0:	add	w10, w10, #0x1
  404ec4:	str	w10, [sp, #12]
  404ec8:	ldr	w8, [sp, #20]
  404ecc:	add	w8, w8, #0x1
  404ed0:	str	w8, [sp, #20]
  404ed4:	b	404df0 <tigetstr@plt+0x2880>
  404ed8:	ldur	x8, [x29, #-16]
  404edc:	ldr	w9, [x8, #216]
  404ee0:	cbz	w9, 404fd0 <tigetstr@plt+0x2a60>
  404ee4:	ldur	x8, [x29, #-8]
  404ee8:	ldr	w1, [x8, #192]
  404eec:	ldur	x8, [x29, #-8]
  404ef0:	ldr	w2, [x8, #196]
  404ef4:	ldur	x3, [x29, #-16]
  404ef8:	mov	w0, #0x1                   	// #1
  404efc:	bl	4041ec <tigetstr@plt+0x1c7c>
  404f00:	str	w0, [sp, #8]
  404f04:	ldr	w9, [sp, #12]
  404f08:	mov	w10, #0x7                   	// #7
  404f0c:	sdiv	w9, w9, w10
  404f10:	mov	w10, #0x6                   	// #6
  404f14:	subs	w9, w10, w9
  404f18:	str	w9, [sp, #12]
  404f1c:	str	wzr, [sp, #20]
  404f20:	ldr	w8, [sp, #20]
  404f24:	cmp	w8, #0x6
  404f28:	b.ge	404fd0 <tigetstr@plt+0x2a60>  // b.tcont
  404f2c:	ldr	w8, [sp, #12]
  404f30:	mov	w9, wzr
  404f34:	cmp	w9, w8
  404f38:	cset	w8, ge  // ge = tcont
  404f3c:	tbnz	w8, #0, 404fa0 <tigetstr@plt+0x2a30>
  404f40:	ldr	w8, [sp, #8]
  404f44:	mov	w9, #0x34                  	// #52
  404f48:	cmp	w9, w8
  404f4c:	b.ge	404f80 <tigetstr@plt+0x2a10>  // b.tcont
  404f50:	ldur	x8, [x29, #-8]
  404f54:	ldr	w9, [sp, #20]
  404f58:	mov	w10, #0x7                   	// #7
  404f5c:	mul	w9, w9, w10
  404f60:	ldr	w0, [x8, w9, sxtw #2]
  404f64:	ldur	x8, [x29, #-8]
  404f68:	ldr	w1, [x8, #192]
  404f6c:	ldur	x8, [x29, #-8]
  404f70:	ldr	w2, [x8, #196]
  404f74:	ldur	x3, [x29, #-16]
  404f78:	bl	4041ec <tigetstr@plt+0x1c7c>
  404f7c:	str	w0, [sp, #8]
  404f80:	ldr	w8, [sp, #8]
  404f84:	add	w9, w8, #0x1
  404f88:	str	w9, [sp, #8]
  404f8c:	ldur	x10, [x29, #-8]
  404f90:	add	x10, x10, #0xa8
  404f94:	ldrsw	x11, [sp, #20]
  404f98:	str	w8, [x10, x11, lsl #2]
  404f9c:	b	404fb4 <tigetstr@plt+0x2a44>
  404fa0:	ldur	x8, [x29, #-8]
  404fa4:	add	x8, x8, #0xa8
  404fa8:	ldrsw	x9, [sp, #20]
  404fac:	mov	w10, #0xffffffff            	// #-1
  404fb0:	str	w10, [x8, x9, lsl #2]
  404fb4:	ldr	w8, [sp, #12]
  404fb8:	subs	w8, w8, #0x1
  404fbc:	str	w8, [sp, #12]
  404fc0:	ldr	w8, [sp, #20]
  404fc4:	add	w8, w8, #0x1
  404fc8:	str	w8, [sp, #20]
  404fcc:	b	404f20 <tigetstr@plt+0x29b0>
  404fd0:	ldp	x29, x30, [sp, #48]
  404fd4:	add	sp, sp, #0x40
  404fd8:	ret
  404fdc:	sub	sp, sp, #0x1c0
  404fe0:	stp	x29, x30, [sp, #416]
  404fe4:	str	x28, [sp, #432]
  404fe8:	add	x29, sp, #0x1a0
  404fec:	mov	w8, #0x1                   	// #1
  404ff0:	adrp	x9, 40d000 <tigetstr@plt+0xaa90>
  404ff4:	add	x9, x9, #0x94a
  404ff8:	adrp	x10, 41f000 <tigetstr@plt+0x1ca90>
  404ffc:	add	x10, x10, #0x4b8
  405000:	adrp	x11, 40d000 <tigetstr@plt+0xaa90>
  405004:	add	x11, x11, #0x94b
  405008:	stur	x0, [x29, #-8]
  40500c:	stur	x1, [x29, #-16]
  405010:	ldur	x12, [x29, #-16]
  405014:	ldrb	w13, [x12, #264]
  405018:	mov	w14, #0x2                   	// #2
  40501c:	lsr	w13, w13, w14
  405020:	and	w8, w13, w8
  405024:	and	w8, w8, #0xff
  405028:	str	x9, [sp, #80]
  40502c:	str	x10, [sp, #72]
  405030:	str	x11, [sp, #64]
  405034:	cbnz	w8, 405054 <tigetstr@plt+0x2ae4>
  405038:	ldur	x8, [x29, #-16]
  40503c:	ldrb	w9, [x8, #264]
  405040:	mov	w10, #0x1                   	// #1
  405044:	lsr	w9, w9, w10
  405048:	and	w9, w9, w10
  40504c:	and	w9, w9, #0xff
  405050:	cbz	w9, 4051a4 <tigetstr@plt+0x2c34>
  405054:	ldur	x8, [x29, #-8]
  405058:	str	x8, [sp, #88]
  40505c:	ldr	x8, [sp, #88]
  405060:	cbz	x8, 4050f8 <tigetstr@plt+0x2b88>
  405064:	ldur	x8, [x29, #-16]
  405068:	ldr	x9, [sp, #88]
  40506c:	ldr	w10, [x9, #192]
  405070:	subs	w10, w10, #0x1
  405074:	mov	w0, w10
  405078:	sxtw	x9, w0
  40507c:	mov	x11, #0x8                   	// #8
  405080:	mul	x9, x11, x9
  405084:	add	x8, x8, x9
  405088:	ldr	x3, [x8]
  40508c:	add	x0, sp, #0x64
  405090:	mov	x1, #0x12c                 	// #300
  405094:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  405098:	add	x2, x2, #0x7b6
  40509c:	bl	4020f0 <snprintf@plt>
  4050a0:	ldur	x8, [x29, #-16]
  4050a4:	ldr	x8, [x8, #232]
  4050a8:	subs	x1, x8, #0x1
  4050ac:	ldr	x8, [sp, #88]
  4050b0:	ldr	x8, [x8, #200]
  4050b4:	str	x1, [sp, #56]
  4050b8:	cbnz	x8, 4050c8 <tigetstr@plt+0x2b58>
  4050bc:	mov	w8, wzr
  4050c0:	str	w8, [sp, #52]
  4050c4:	b	4050d4 <tigetstr@plt+0x2b64>
  4050c8:	ldur	x8, [x29, #-16]
  4050cc:	ldr	w9, [x8, #240]
  4050d0:	str	w9, [sp, #52]
  4050d4:	ldr	w8, [sp, #52]
  4050d8:	add	x0, sp, #0x64
  4050dc:	ldr	x1, [sp, #56]
  4050e0:	mov	w2, w8
  4050e4:	bl	405708 <tigetstr@plt+0x3198>
  4050e8:	ldr	x8, [sp, #88]
  4050ec:	ldr	x8, [x8, #200]
  4050f0:	str	x8, [sp, #88]
  4050f4:	b	40505c <tigetstr@plt+0x2aec>
  4050f8:	ldur	x8, [x29, #-16]
  4050fc:	ldrb	w9, [x8, #264]
  405100:	mov	w10, #0x1                   	// #1
  405104:	lsr	w9, w9, w10
  405108:	and	w9, w9, w10
  40510c:	and	w9, w9, #0xff
  405110:	cbnz	w9, 4051a0 <tigetstr@plt+0x2c30>
  405114:	ldr	x0, [sp, #80]
  405118:	bl	40579c <tigetstr@plt+0x322c>
  40511c:	ldur	x8, [x29, #-8]
  405120:	str	x8, [sp, #88]
  405124:	ldr	x8, [sp, #88]
  405128:	cbz	x8, 4051a0 <tigetstr@plt+0x2c30>
  40512c:	ldr	x8, [sp, #88]
  405130:	ldr	w3, [x8, #196]
  405134:	add	x0, sp, #0x64
  405138:	mov	x1, #0x12c                 	// #300
  40513c:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  405140:	add	x2, x2, #0x91b
  405144:	bl	4020f0 <snprintf@plt>
  405148:	ldur	x8, [x29, #-16]
  40514c:	ldr	x8, [x8, #232]
  405150:	subs	x1, x8, #0x1
  405154:	ldr	x8, [sp, #88]
  405158:	ldr	x8, [x8, #200]
  40515c:	str	x1, [sp, #40]
  405160:	cbnz	x8, 405170 <tigetstr@plt+0x2c00>
  405164:	mov	w8, wzr
  405168:	str	w8, [sp, #36]
  40516c:	b	40517c <tigetstr@plt+0x2c0c>
  405170:	ldur	x8, [x29, #-16]
  405174:	ldr	w9, [x8, #240]
  405178:	str	w9, [sp, #36]
  40517c:	ldr	w8, [sp, #36]
  405180:	add	x0, sp, #0x64
  405184:	ldr	x1, [sp, #40]
  405188:	mov	w2, w8
  40518c:	bl	405708 <tigetstr@plt+0x3198>
  405190:	ldr	x8, [sp, #88]
  405194:	ldr	x8, [x8, #200]
  405198:	str	x8, [sp, #88]
  40519c:	b	405124 <tigetstr@plt+0x2bb4>
  4051a0:	b	405250 <tigetstr@plt+0x2ce0>
  4051a4:	ldur	x8, [x29, #-8]
  4051a8:	str	x8, [sp, #88]
  4051ac:	ldr	x8, [sp, #88]
  4051b0:	cbz	x8, 405250 <tigetstr@plt+0x2ce0>
  4051b4:	ldur	x8, [x29, #-16]
  4051b8:	ldr	x9, [sp, #88]
  4051bc:	ldr	w10, [x9, #192]
  4051c0:	subs	w10, w10, #0x1
  4051c4:	mov	w0, w10
  4051c8:	sxtw	x9, w0
  4051cc:	mov	x11, #0x8                   	// #8
  4051d0:	mul	x9, x11, x9
  4051d4:	add	x8, x8, x9
  4051d8:	ldr	x3, [x8]
  4051dc:	ldr	x8, [sp, #88]
  4051e0:	ldr	w4, [x8, #196]
  4051e4:	add	x0, sp, #0x64
  4051e8:	mov	x1, #0x12c                 	// #300
  4051ec:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  4051f0:	add	x2, x2, #0x918
  4051f4:	bl	4020f0 <snprintf@plt>
  4051f8:	ldur	x8, [x29, #-16]
  4051fc:	ldr	x8, [x8, #232]
  405200:	subs	x1, x8, #0x1
  405204:	ldr	x8, [sp, #88]
  405208:	ldr	x8, [x8, #200]
  40520c:	str	x1, [sp, #24]
  405210:	cbnz	x8, 405220 <tigetstr@plt+0x2cb0>
  405214:	mov	w8, wzr
  405218:	str	w8, [sp, #20]
  40521c:	b	40522c <tigetstr@plt+0x2cbc>
  405220:	ldur	x8, [x29, #-16]
  405224:	ldr	w9, [x8, #240]
  405228:	str	w9, [sp, #20]
  40522c:	ldr	w8, [sp, #20]
  405230:	add	x0, sp, #0x64
  405234:	ldr	x1, [sp, #24]
  405238:	mov	w2, w8
  40523c:	bl	405708 <tigetstr@plt+0x3198>
  405240:	ldr	x8, [sp, #88]
  405244:	ldr	x8, [x8, #200]
  405248:	str	x8, [sp, #88]
  40524c:	b	4051ac <tigetstr@plt+0x2c3c>
  405250:	ldr	x0, [sp, #80]
  405254:	bl	40579c <tigetstr@plt+0x322c>
  405258:	ldur	x8, [x29, #-8]
  40525c:	str	x8, [sp, #88]
  405260:	ldr	x8, [sp, #88]
  405264:	cbz	x8, 405340 <tigetstr@plt+0x2dd0>
  405268:	ldur	x8, [x29, #-16]
  40526c:	ldr	w9, [x8, #216]
  405270:	cbz	w9, 4052e8 <tigetstr@plt+0x2d78>
  405274:	ldur	x8, [x29, #-16]
  405278:	ldrb	w9, [x8, #264]
  40527c:	and	w9, w9, #0x1
  405280:	and	w9, w9, #0xff
  405284:	cbz	w9, 4052b4 <tigetstr@plt+0x2d44>
  405288:	ldur	x8, [x29, #-16]
  40528c:	ldr	x8, [x8, #224]
  405290:	subs	w3, w8, #0x1
  405294:	add	x0, sp, #0x64
  405298:	mov	x1, #0x12c                 	// #300
  40529c:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  4052a0:	add	x2, x2, #0x920
  4052a4:	ldr	x4, [sp, #64]
  4052a8:	ldr	x5, [sp, #72]
  4052ac:	bl	4020f0 <snprintf@plt>
  4052b0:	b	4052dc <tigetstr@plt+0x2d6c>
  4052b4:	ldur	x8, [x29, #-16]
  4052b8:	ldr	x8, [x8, #224]
  4052bc:	add	x0, sp, #0x64
  4052c0:	mov	x1, #0x12c                 	// #300
  4052c4:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  4052c8:	add	x2, x2, #0x920
  4052cc:	mov	w3, w8
  4052d0:	ldr	x4, [sp, #64]
  4052d4:	ldr	x5, [sp, #72]
  4052d8:	bl	4020f0 <snprintf@plt>
  4052dc:	add	x0, sp, #0x64
  4052e0:	bl	40579c <tigetstr@plt+0x322c>
  4052e4:	b	4052f0 <tigetstr@plt+0x2d80>
  4052e8:	ldr	x0, [sp, #72]
  4052ec:	bl	40579c <tigetstr@plt+0x322c>
  4052f0:	ldr	x8, [sp, #88]
  4052f4:	ldr	x8, [x8, #200]
  4052f8:	cbz	x8, 405330 <tigetstr@plt+0x2dc0>
  4052fc:	ldur	x8, [x29, #-16]
  405300:	ldr	w3, [x8, #240]
  405304:	add	x8, sp, #0x64
  405308:	mov	x0, x8
  40530c:	mov	x1, #0x12c                 	// #300
  405310:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  405314:	add	x2, x2, #0x926
  405318:	ldr	x4, [sp, #64]
  40531c:	str	x8, [sp, #8]
  405320:	bl	4020f0 <snprintf@plt>
  405324:	ldr	x8, [sp, #8]
  405328:	mov	x0, x8
  40532c:	bl	40579c <tigetstr@plt+0x322c>
  405330:	ldr	x8, [sp, #88]
  405334:	ldr	x8, [x8, #200]
  405338:	str	x8, [sp, #88]
  40533c:	b	405260 <tigetstr@plt+0x2cf0>
  405340:	ldr	x0, [sp, #80]
  405344:	bl	40579c <tigetstr@plt+0x322c>
  405348:	ldr	x28, [sp, #432]
  40534c:	ldp	x29, x30, [sp, #416]
  405350:	add	sp, sp, #0x1c0
  405354:	ret
  405358:	sub	sp, sp, #0x1a0
  40535c:	stp	x29, x30, [sp, #384]
  405360:	str	x28, [sp, #400]
  405364:	add	x29, sp, #0x180
  405368:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  40536c:	add	x8, x8, #0x94b
  405370:	stur	x0, [x29, #-8]
  405374:	stur	x1, [x29, #-16]
  405378:	str	wzr, [sp, #60]
  40537c:	str	x8, [sp, #32]
  405380:	ldr	w8, [sp, #60]
  405384:	cmp	w8, #0x6
  405388:	b.ge	4056f8 <tigetstr@plt+0x3188>  // b.tcont
  40538c:	ldur	x8, [x29, #-8]
  405390:	str	x8, [sp, #40]
  405394:	ldr	x8, [sp, #40]
  405398:	cbz	x8, 4056d4 <tigetstr@plt+0x3164>
  40539c:	str	wzr, [sp, #64]
  4053a0:	ldr	x8, [sp, #40]
  4053a4:	ldr	w9, [x8, #192]
  4053a8:	ldur	x8, [x29, #-16]
  4053ac:	ldr	w10, [x8, #248]
  4053b0:	cmp	w9, w10
  4053b4:	b.ne	40542c <tigetstr@plt+0x2ebc>  // b.any
  4053b8:	ldr	x8, [sp, #40]
  4053bc:	ldr	w9, [x8, #196]
  4053c0:	ldur	x8, [x29, #-16]
  4053c4:	ldr	w10, [x8, #252]
  4053c8:	cmp	w9, w10
  4053cc:	b.ne	40542c <tigetstr@plt+0x2ebc>  // b.any
  4053d0:	ldur	x8, [x29, #-16]
  4053d4:	ldrb	w9, [x8, #264]
  4053d8:	and	w9, w9, #0x1
  4053dc:	and	w9, w9, #0xff
  4053e0:	cbz	w9, 4053f4 <tigetstr@plt+0x2e84>
  4053e4:	ldur	x8, [x29, #-16]
  4053e8:	ldr	w9, [x8, #244]
  4053ec:	str	w9, [sp, #64]
  4053f0:	b	40542c <tigetstr@plt+0x2ebc>
  4053f4:	ldur	x8, [x29, #-16]
  4053f8:	ldr	w9, [x8, #244]
  4053fc:	mov	w1, #0x1                   	// #1
  405400:	add	w9, w9, #0x1
  405404:	ldur	x0, [x29, #-16]
  405408:	ldr	x8, [sp, #40]
  40540c:	ldr	w2, [x8, #192]
  405410:	ldr	x8, [sp, #40]
  405414:	ldr	w3, [x8, #196]
  405418:	str	w9, [sp, #28]
  40541c:	bl	40405c <tigetstr@plt+0x1aec>
  405420:	ldr	w9, [sp, #28]
  405424:	subs	w10, w9, w0
  405428:	str	w10, [sp, #64]
  40542c:	ldur	x8, [x29, #-16]
  405430:	ldr	w9, [x8, #216]
  405434:	cbz	w9, 405514 <tigetstr@plt+0x2fa4>
  405438:	ldr	x8, [sp, #40]
  40543c:	add	x8, x8, #0xa8
  405440:	ldrsw	x9, [sp, #60]
  405444:	ldr	w10, [x8, x9, lsl #2]
  405448:	mov	w11, wzr
  40544c:	cmp	w11, w10
  405450:	cset	w10, ge  // ge = tcont
  405454:	tbnz	w10, #0, 4054e4 <tigetstr@plt+0x2f74>
  405458:	ldur	x8, [x29, #-16]
  40545c:	ldr	w9, [x8, #216]
  405460:	and	w9, w9, #0xff
  405464:	ldr	x8, [sp, #40]
  405468:	add	x8, x8, #0xa8
  40546c:	ldrsw	x10, [sp, #60]
  405470:	ldr	w11, [x8, x10, lsl #2]
  405474:	cmp	w9, w11
  405478:	b.ne	4054bc <tigetstr@plt+0x2f4c>  // b.any
  40547c:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  405480:	add	x8, x8, #0x440
  405484:	ldr	x3, [x8]
  405488:	ldr	x8, [sp, #40]
  40548c:	add	x8, x8, #0xa8
  405490:	ldrsw	x9, [sp, #60]
  405494:	ldr	w4, [x8, x9, lsl #2]
  405498:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40549c:	add	x8, x8, #0x448
  4054a0:	ldr	x5, [x8]
  4054a4:	add	x0, sp, #0x44
  4054a8:	mov	x1, #0x12c                 	// #300
  4054ac:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  4054b0:	add	x2, x2, #0x92a
  4054b4:	bl	4020f0 <snprintf@plt>
  4054b8:	b	4054e0 <tigetstr@plt+0x2f70>
  4054bc:	ldr	x8, [sp, #40]
  4054c0:	add	x8, x8, #0xa8
  4054c4:	ldrsw	x9, [sp, #60]
  4054c8:	ldr	w3, [x8, x9, lsl #2]
  4054cc:	add	x0, sp, #0x44
  4054d0:	mov	x1, #0x12c                 	// #300
  4054d4:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  4054d8:	add	x2, x2, #0x932
  4054dc:	bl	4020f0 <snprintf@plt>
  4054e0:	b	4054fc <tigetstr@plt+0x2f8c>
  4054e4:	add	x0, sp, #0x44
  4054e8:	mov	x1, #0x12c                 	// #300
  4054ec:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  4054f0:	add	x2, x2, #0x936
  4054f4:	ldr	x3, [sp, #32]
  4054f8:	bl	4020f0 <snprintf@plt>
  4054fc:	add	x0, sp, #0x44
  405500:	bl	40579c <tigetstr@plt+0x322c>
  405504:	ldur	x8, [x29, #-16]
  405508:	ldr	x8, [x8, #224]
  40550c:	str	w8, [sp, #52]
  405510:	b	405524 <tigetstr@plt+0x2fb4>
  405514:	ldur	x8, [x29, #-16]
  405518:	ldr	x8, [x8, #224]
  40551c:	subs	x8, x8, #0x1
  405520:	str	w8, [sp, #52]
  405524:	ldr	w8, [sp, #60]
  405528:	mov	w9, #0x7                   	// #7
  40552c:	mul	w8, w9, w8
  405530:	str	w8, [sp, #56]
  405534:	ldr	w8, [sp, #56]
  405538:	ldr	w9, [sp, #60]
  40553c:	mov	w10, #0x7                   	// #7
  405540:	mul	w9, w10, w9
  405544:	add	w9, w9, #0x7
  405548:	cmp	w8, w9
  40554c:	b.ge	405684 <tigetstr@plt+0x3114>  // b.tcont
  405550:	ldr	x8, [sp, #40]
  405554:	ldrsw	x9, [sp, #56]
  405558:	ldr	w10, [x8, x9, lsl #2]
  40555c:	mov	w11, wzr
  405560:	cmp	w11, w10
  405564:	cset	w10, ge  // ge = tcont
  405568:	tbnz	w10, #0, 405630 <tigetstr@plt+0x30c0>
  40556c:	ldr	w8, [sp, #64]
  405570:	ldr	x9, [sp, #40]
  405574:	ldrsw	x10, [sp, #56]
  405578:	ldr	w11, [x9, x10, lsl #2]
  40557c:	cmp	w8, w11
  405580:	b.ne	405608 <tigetstr@plt+0x3098>  // b.any
  405584:	ldr	w8, [sp, #52]
  405588:	ldur	x9, [x29, #-16]
  40558c:	ldrb	w10, [x9, #264]
  405590:	mov	w11, #0x1                   	// #1
  405594:	and	w10, w10, #0x1
  405598:	mov	w12, #0x2                   	// #2
  40559c:	mov	w13, #0x3                   	// #3
  4055a0:	tst	w10, #0xff
  4055a4:	csel	w10, w13, w12, ne  // ne = any
  4055a8:	subs	w3, w8, w10
  4055ac:	adrp	x9, 41f000 <tigetstr@plt+0x1ca90>
  4055b0:	add	x9, x9, #0x440
  4055b4:	ldr	x5, [x9]
  4055b8:	ldur	x9, [x29, #-16]
  4055bc:	ldrb	w8, [x9, #264]
  4055c0:	and	w8, w8, w11
  4055c4:	tst	w8, #0xff
  4055c8:	csel	w6, w13, w12, ne  // ne = any
  4055cc:	ldr	x9, [sp, #40]
  4055d0:	ldrsw	x14, [sp, #56]
  4055d4:	ldr	w7, [x9, x14, lsl #2]
  4055d8:	adrp	x9, 41f000 <tigetstr@plt+0x1ca90>
  4055dc:	add	x9, x9, #0x448
  4055e0:	ldr	x9, [x9]
  4055e4:	add	x0, sp, #0x44
  4055e8:	mov	x1, #0x12c                 	// #300
  4055ec:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  4055f0:	add	x2, x2, #0x93a
  4055f4:	ldr	x4, [sp, #32]
  4055f8:	mov	x14, sp
  4055fc:	str	x9, [x14]
  405600:	bl	4020f0 <snprintf@plt>
  405604:	b	40562c <tigetstr@plt+0x30bc>
  405608:	ldr	w3, [sp, #52]
  40560c:	ldr	x8, [sp, #40]
  405610:	ldrsw	x9, [sp, #56]
  405614:	ldr	w4, [x8, x9, lsl #2]
  405618:	add	x0, sp, #0x44
  40561c:	mov	x1, #0x12c                 	// #300
  405620:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  405624:	add	x2, x2, #0x945
  405628:	bl	4020f0 <snprintf@plt>
  40562c:	b	40564c <tigetstr@plt+0x30dc>
  405630:	ldr	w3, [sp, #52]
  405634:	add	x0, sp, #0x44
  405638:	mov	x1, #0x12c                 	// #300
  40563c:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  405640:	add	x2, x2, #0x926
  405644:	ldr	x4, [sp, #32]
  405648:	bl	4020f0 <snprintf@plt>
  40564c:	add	x0, sp, #0x44
  405650:	bl	40579c <tigetstr@plt+0x322c>
  405654:	ldr	w8, [sp, #52]
  405658:	ldur	x9, [x29, #-16]
  40565c:	ldr	x9, [x9, #224]
  405660:	cmp	w8, w9
  405664:	b.ge	405674 <tigetstr@plt+0x3104>  // b.tcont
  405668:	ldr	w8, [sp, #52]
  40566c:	add	w8, w8, #0x1
  405670:	str	w8, [sp, #52]
  405674:	ldr	w8, [sp, #56]
  405678:	add	w8, w8, #0x1
  40567c:	str	w8, [sp, #56]
  405680:	b	405534 <tigetstr@plt+0x2fc4>
  405684:	ldr	x8, [sp, #40]
  405688:	ldr	x8, [x8, #200]
  40568c:	cbz	x8, 4056c4 <tigetstr@plt+0x3154>
  405690:	ldur	x8, [x29, #-16]
  405694:	ldr	w3, [x8, #240]
  405698:	add	x8, sp, #0x44
  40569c:	mov	x0, x8
  4056a0:	mov	x1, #0x12c                 	// #300
  4056a4:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  4056a8:	add	x2, x2, #0x926
  4056ac:	ldr	x4, [sp, #32]
  4056b0:	str	x8, [sp, #16]
  4056b4:	bl	4020f0 <snprintf@plt>
  4056b8:	ldr	x8, [sp, #16]
  4056bc:	mov	x0, x8
  4056c0:	bl	40579c <tigetstr@plt+0x322c>
  4056c4:	ldr	x8, [sp, #40]
  4056c8:	ldr	x8, [x8, #200]
  4056cc:	str	x8, [sp, #40]
  4056d0:	b	405394 <tigetstr@plt+0x2e24>
  4056d4:	ldr	x8, [sp, #40]
  4056d8:	cbnz	x8, 4056e8 <tigetstr@plt+0x3178>
  4056dc:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  4056e0:	add	x0, x0, #0x94a
  4056e4:	bl	40579c <tigetstr@plt+0x322c>
  4056e8:	ldr	w8, [sp, #60]
  4056ec:	add	w8, w8, #0x1
  4056f0:	str	w8, [sp, #60]
  4056f4:	b	405380 <tigetstr@plt+0x2e10>
  4056f8:	ldr	x28, [sp, #400]
  4056fc:	ldp	x29, x30, [sp, #384]
  405700:	add	sp, sp, #0x1a0
  405704:	ret
  405708:	sub	sp, sp, #0x170
  40570c:	stp	x29, x30, [sp, #336]
  405710:	str	x28, [sp, #352]
  405714:	add	x29, sp, #0x150
  405718:	mov	x8, #0x12c                 	// #300
  40571c:	add	x9, sp, #0x10
  405720:	stur	x0, [x29, #-8]
  405724:	stur	x1, [x29, #-16]
  405728:	stur	w2, [x29, #-20]
  40572c:	ldur	x0, [x29, #-8]
  405730:	ldur	x3, [x29, #-16]
  405734:	mov	x1, x9
  405738:	mov	x2, x8
  40573c:	str	x9, [sp, #8]
  405740:	bl	404c78 <tigetstr@plt+0x2708>
  405744:	ldr	x8, [sp, #8]
  405748:	mov	x0, x8
  40574c:	bl	40579c <tigetstr@plt+0x322c>
  405750:	ldur	w10, [x29, #-20]
  405754:	cbz	w10, 40578c <tigetstr@plt+0x321c>
  405758:	ldur	w3, [x29, #-20]
  40575c:	add	x8, sp, #0x10
  405760:	mov	x0, x8
  405764:	mov	x1, #0x12c                 	// #300
  405768:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  40576c:	add	x2, x2, #0x926
  405770:	adrp	x4, 40d000 <tigetstr@plt+0xaa90>
  405774:	add	x4, x4, #0x94b
  405778:	str	x8, [sp]
  40577c:	bl	4020f0 <snprintf@plt>
  405780:	ldr	x8, [sp]
  405784:	mov	x0, x8
  405788:	bl	40579c <tigetstr@plt+0x322c>
  40578c:	ldr	x28, [sp, #352]
  405790:	ldp	x29, x30, [sp, #336]
  405794:	add	sp, sp, #0x170
  405798:	ret
  40579c:	sub	sp, sp, #0x20
  4057a0:	stp	x29, x30, [sp, #16]
  4057a4:	add	x29, sp, #0x10
  4057a8:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  4057ac:	add	x8, x8, #0x4b4
  4057b0:	str	x0, [sp, #8]
  4057b4:	ldr	w9, [x8]
  4057b8:	cbz	w9, 4057c8 <tigetstr@plt+0x3258>
  4057bc:	ldr	x0, [sp, #8]
  4057c0:	bl	402050 <putp@plt>
  4057c4:	b	4057dc <tigetstr@plt+0x326c>
  4057c8:	ldr	x0, [sp, #8]
  4057cc:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  4057d0:	add	x8, x8, #0x4a0
  4057d4:	ldr	x1, [x8]
  4057d8:	bl	401f90 <fputs@plt>
  4057dc:	ldp	x29, x30, [sp, #16]
  4057e0:	add	sp, sp, #0x20
  4057e4:	ret
  4057e8:	sub	sp, sp, #0x80
  4057ec:	stp	x29, x30, [sp, #112]
  4057f0:	add	x29, sp, #0x70
  4057f4:	stur	x0, [x29, #-8]
  4057f8:	stur	x1, [x29, #-16]
  4057fc:	stur	x2, [x29, #-24]
  405800:	ldur	x8, [x29, #-8]
  405804:	stur	x8, [x29, #-32]
  405808:	ldur	x8, [x29, #-8]
  40580c:	stur	x8, [x29, #-40]
  405810:	stur	xzr, [x29, #-48]
  405814:	str	xzr, [sp, #56]
  405818:	str	xzr, [sp, #48]
  40581c:	ldur	x8, [x29, #-32]
  405820:	cbz	x8, 40584c <tigetstr@plt+0x32dc>
  405824:	ldur	x8, [x29, #-32]
  405828:	ldrsb	w9, [x8]
  40582c:	cbz	w9, 40584c <tigetstr@plt+0x32dc>
  405830:	ldur	x8, [x29, #-16]
  405834:	cbz	x8, 40584c <tigetstr@plt+0x32dc>
  405838:	ldur	x8, [x29, #-32]
  40583c:	ldur	x9, [x29, #-16]
  405840:	subs	x9, x9, #0x1
  405844:	add	x8, x8, x9
  405848:	stur	x8, [x29, #-40]
  40584c:	ldur	x8, [x29, #-32]
  405850:	mov	w9, #0x0                   	// #0
  405854:	str	w9, [sp, #28]
  405858:	cbz	x8, 405884 <tigetstr@plt+0x3314>
  40585c:	ldur	x8, [x29, #-32]
  405860:	ldrsb	w9, [x8]
  405864:	mov	w10, #0x0                   	// #0
  405868:	str	w10, [sp, #28]
  40586c:	cbz	w9, 405884 <tigetstr@plt+0x3314>
  405870:	ldur	x8, [x29, #-32]
  405874:	ldur	x9, [x29, #-40]
  405878:	cmp	x8, x9
  40587c:	cset	w10, ls  // ls = plast
  405880:	str	w10, [sp, #28]
  405884:	ldr	w8, [sp, #28]
  405888:	tbnz	w8, #0, 405890 <tigetstr@plt+0x3320>
  40588c:	b	405a2c <tigetstr@plt+0x34bc>
  405890:	ldur	x8, [x29, #-32]
  405894:	ldur	x9, [x29, #-40]
  405898:	cmp	x8, x9
  40589c:	b.cs	4058c0 <tigetstr@plt+0x3350>  // b.hs, b.nlast
  4058a0:	ldur	x8, [x29, #-32]
  4058a4:	ldrsb	w9, [x8]
  4058a8:	cmp	w9, #0x5c
  4058ac:	b.ne	4058c0 <tigetstr@plt+0x3350>  // b.any
  4058b0:	ldur	x8, [x29, #-32]
  4058b4:	ldrsb	w9, [x8, #1]
  4058b8:	cmp	w9, #0x78
  4058bc:	b.eq	4058dc <tigetstr@plt+0x336c>  // b.none
  4058c0:	bl	402370 <__ctype_b_loc@plt>
  4058c4:	ldr	x8, [x0]
  4058c8:	ldur	x9, [x29, #-32]
  4058cc:	ldrb	w10, [x9]
  4058d0:	ldrh	w10, [x8, w10, sxtw #1]
  4058d4:	and	w10, w10, #0x2
  4058d8:	cbz	w10, 405904 <tigetstr@plt+0x3394>
  4058dc:	ldur	x8, [x29, #-48]
  4058e0:	add	x8, x8, #0x4
  4058e4:	stur	x8, [x29, #-48]
  4058e8:	ldr	x8, [sp, #56]
  4058ec:	add	x8, x8, #0x4
  4058f0:	str	x8, [sp, #56]
  4058f4:	ldur	x8, [x29, #-32]
  4058f8:	add	x8, x8, #0x1
  4058fc:	stur	x8, [x29, #-32]
  405900:	b	405a28 <tigetstr@plt+0x34b8>
  405904:	ldur	x1, [x29, #-32]
  405908:	str	x1, [sp, #16]
  40590c:	bl	4023a0 <__ctype_get_mb_cur_max@plt>
  405910:	add	x8, sp, #0x2c
  405914:	str	x0, [sp, #8]
  405918:	mov	x0, x8
  40591c:	ldr	x1, [sp, #16]
  405920:	ldr	x2, [sp, #8]
  405924:	add	x3, sp, #0x30
  405928:	bl	401f40 <mbrtowc@plt>
  40592c:	str	x0, [sp, #32]
  405930:	ldr	x8, [sp, #32]
  405934:	cbnz	x8, 40593c <tigetstr@plt+0x33cc>
  405938:	b	405a2c <tigetstr@plt+0x34bc>
  40593c:	ldr	x8, [sp, #32]
  405940:	mov	x9, #0xffffffffffffffff    	// #-1
  405944:	cmp	x8, x9
  405948:	b.eq	40595c <tigetstr@plt+0x33ec>  // b.none
  40594c:	ldr	x8, [sp, #32]
  405950:	mov	x9, #0xfffffffffffffffe    	// #-2
  405954:	cmp	x8, x9
  405958:	b.ne	4059b8 <tigetstr@plt+0x3448>  // b.any
  40595c:	mov	x8, #0x1                   	// #1
  405960:	str	x8, [sp, #32]
  405964:	bl	402370 <__ctype_b_loc@plt>
  405968:	ldr	x8, [x0]
  40596c:	ldur	x9, [x29, #-32]
  405970:	ldrb	w10, [x9]
  405974:	ldrh	w10, [x8, w10, sxtw #1]
  405978:	and	w10, w10, #0x4000
  40597c:	cbz	w10, 40599c <tigetstr@plt+0x342c>
  405980:	ldur	x8, [x29, #-48]
  405984:	add	x8, x8, #0x1
  405988:	stur	x8, [x29, #-48]
  40598c:	ldr	x8, [sp, #56]
  405990:	add	x8, x8, #0x1
  405994:	str	x8, [sp, #56]
  405998:	b	4059b4 <tigetstr@plt+0x3444>
  40599c:	ldur	x8, [x29, #-48]
  4059a0:	add	x8, x8, #0x4
  4059a4:	stur	x8, [x29, #-48]
  4059a8:	ldr	x8, [sp, #56]
  4059ac:	add	x8, x8, #0x4
  4059b0:	str	x8, [sp, #56]
  4059b4:	b	405a18 <tigetstr@plt+0x34a8>
  4059b8:	ldr	w0, [sp, #44]
  4059bc:	bl	402480 <iswprint@plt>
  4059c0:	cbnz	w0, 4059f4 <tigetstr@plt+0x3484>
  4059c4:	ldr	x8, [sp, #32]
  4059c8:	mov	x9, #0x4                   	// #4
  4059cc:	mul	x8, x8, x9
  4059d0:	ldur	x10, [x29, #-48]
  4059d4:	add	x8, x10, x8
  4059d8:	stur	x8, [x29, #-48]
  4059dc:	ldr	x8, [sp, #32]
  4059e0:	mul	x8, x8, x9
  4059e4:	ldr	x9, [sp, #56]
  4059e8:	add	x8, x9, x8
  4059ec:	str	x8, [sp, #56]
  4059f0:	b	405a18 <tigetstr@plt+0x34a8>
  4059f4:	ldr	w0, [sp, #44]
  4059f8:	bl	4021b0 <wcwidth@plt>
  4059fc:	ldur	x8, [x29, #-48]
  405a00:	add	x8, x8, w0, sxtw
  405a04:	stur	x8, [x29, #-48]
  405a08:	ldr	x8, [sp, #32]
  405a0c:	ldr	x9, [sp, #56]
  405a10:	add	x8, x9, x8
  405a14:	str	x8, [sp, #56]
  405a18:	ldr	x8, [sp, #32]
  405a1c:	ldur	x9, [x29, #-32]
  405a20:	add	x8, x9, x8
  405a24:	stur	x8, [x29, #-32]
  405a28:	b	40584c <tigetstr@plt+0x32dc>
  405a2c:	ldur	x8, [x29, #-24]
  405a30:	cbz	x8, 405a40 <tigetstr@plt+0x34d0>
  405a34:	ldr	x8, [sp, #56]
  405a38:	ldur	x9, [x29, #-24]
  405a3c:	str	x8, [x9]
  405a40:	ldur	x0, [x29, #-48]
  405a44:	ldp	x29, x30, [sp, #112]
  405a48:	add	sp, sp, #0x80
  405a4c:	ret
  405a50:	sub	sp, sp, #0x30
  405a54:	stp	x29, x30, [sp, #32]
  405a58:	add	x29, sp, #0x20
  405a5c:	str	x0, [sp, #16]
  405a60:	ldr	x8, [sp, #16]
  405a64:	cbz	x8, 405a74 <tigetstr@plt+0x3504>
  405a68:	ldr	x8, [sp, #16]
  405a6c:	ldrb	w9, [x8]
  405a70:	cbnz	w9, 405a7c <tigetstr@plt+0x350c>
  405a74:	stur	xzr, [x29, #-8]
  405a78:	b	405ab0 <tigetstr@plt+0x3540>
  405a7c:	ldr	x0, [sp, #16]
  405a80:	ldr	x8, [sp, #16]
  405a84:	str	x0, [sp, #8]
  405a88:	mov	x0, x8
  405a8c:	bl	401f80 <strlen@plt>
  405a90:	ldr	x8, [sp, #8]
  405a94:	str	x0, [sp]
  405a98:	mov	x0, x8
  405a9c:	ldr	x1, [sp]
  405aa0:	mov	x9, xzr
  405aa4:	mov	x2, x9
  405aa8:	bl	4057e8 <tigetstr@plt+0x3278>
  405aac:	stur	x0, [x29, #-8]
  405ab0:	ldur	x0, [x29, #-8]
  405ab4:	ldp	x29, x30, [sp, #32]
  405ab8:	add	sp, sp, #0x30
  405abc:	ret
  405ac0:	sub	sp, sp, #0xa0
  405ac4:	stp	x29, x30, [sp, #144]
  405ac8:	add	x29, sp, #0x90
  405acc:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  405ad0:	add	x8, x8, #0xddb
  405ad4:	stur	x0, [x29, #-16]
  405ad8:	stur	x1, [x29, #-24]
  405adc:	stur	x2, [x29, #-32]
  405ae0:	stur	x3, [x29, #-40]
  405ae4:	ldur	x9, [x29, #-16]
  405ae8:	stur	x9, [x29, #-48]
  405aec:	ldur	x9, [x29, #-16]
  405af0:	str	x8, [sp, #40]
  405af4:	cbz	x9, 405b08 <tigetstr@plt+0x3598>
  405af8:	ldur	x0, [x29, #-16]
  405afc:	bl	401f80 <strlen@plt>
  405b00:	str	x0, [sp, #32]
  405b04:	b	405b10 <tigetstr@plt+0x35a0>
  405b08:	mov	x8, xzr
  405b0c:	str	x8, [sp, #32]
  405b10:	ldr	x8, [sp, #32]
  405b14:	stur	x8, [x29, #-64]
  405b18:	str	xzr, [sp, #72]
  405b1c:	ldur	x8, [x29, #-64]
  405b20:	cbz	x8, 405b2c <tigetstr@plt+0x35bc>
  405b24:	ldur	x8, [x29, #-32]
  405b28:	cbnz	x8, 405b38 <tigetstr@plt+0x35c8>
  405b2c:	mov	x8, xzr
  405b30:	stur	x8, [x29, #-8]
  405b34:	b	405dd8 <tigetstr@plt+0x3868>
  405b38:	ldur	x8, [x29, #-32]
  405b3c:	stur	x8, [x29, #-56]
  405b40:	ldur	x8, [x29, #-24]
  405b44:	str	xzr, [x8]
  405b48:	ldur	x8, [x29, #-48]
  405b4c:	mov	w9, #0x0                   	// #0
  405b50:	str	w9, [sp, #28]
  405b54:	cbz	x8, 405b6c <tigetstr@plt+0x35fc>
  405b58:	ldur	x8, [x29, #-48]
  405b5c:	ldrsb	w9, [x8]
  405b60:	cmp	w9, #0x0
  405b64:	cset	w9, ne  // ne = any
  405b68:	str	w9, [sp, #28]
  405b6c:	ldr	w8, [sp, #28]
  405b70:	tbnz	w8, #0, 405b78 <tigetstr@plt+0x3608>
  405b74:	b	405dc4 <tigetstr@plt+0x3854>
  405b78:	ldur	x8, [x29, #-40]
  405b7c:	cbz	x8, 405bb8 <tigetstr@plt+0x3648>
  405b80:	ldur	x0, [x29, #-40]
  405b84:	ldur	x8, [x29, #-48]
  405b88:	ldrsb	w1, [x8]
  405b8c:	bl	402400 <strchr@plt>
  405b90:	cbz	x0, 405bb8 <tigetstr@plt+0x3648>
  405b94:	ldur	x8, [x29, #-48]
  405b98:	add	x9, x8, #0x1
  405b9c:	stur	x9, [x29, #-48]
  405ba0:	ldrb	w10, [x8]
  405ba4:	ldur	x8, [x29, #-56]
  405ba8:	add	x9, x8, #0x1
  405bac:	stur	x9, [x29, #-56]
  405bb0:	strb	w10, [x8]
  405bb4:	b	405b48 <tigetstr@plt+0x35d8>
  405bb8:	ldur	x8, [x29, #-48]
  405bbc:	ldrsb	w9, [x8]
  405bc0:	cmp	w9, #0x5c
  405bc4:	b.ne	405bd8 <tigetstr@plt+0x3668>  // b.any
  405bc8:	ldur	x8, [x29, #-48]
  405bcc:	ldrsb	w9, [x8, #1]
  405bd0:	cmp	w9, #0x78
  405bd4:	b.eq	405bf4 <tigetstr@plt+0x3684>  // b.none
  405bd8:	bl	402370 <__ctype_b_loc@plt>
  405bdc:	ldr	x8, [x0]
  405be0:	ldur	x9, [x29, #-48]
  405be4:	ldrb	w10, [x9]
  405be8:	ldrh	w10, [x8, w10, sxtw #1]
  405bec:	and	w10, w10, #0x2
  405bf0:	cbz	w10, 405c34 <tigetstr@plt+0x36c4>
  405bf4:	ldur	x0, [x29, #-56]
  405bf8:	ldur	x8, [x29, #-48]
  405bfc:	ldrb	w2, [x8]
  405c00:	ldr	x1, [sp, #40]
  405c04:	bl	402060 <sprintf@plt>
  405c08:	ldur	x8, [x29, #-56]
  405c0c:	add	x8, x8, #0x4
  405c10:	stur	x8, [x29, #-56]
  405c14:	ldur	x8, [x29, #-24]
  405c18:	ldr	x9, [x8]
  405c1c:	add	x9, x9, #0x4
  405c20:	str	x9, [x8]
  405c24:	ldur	x8, [x29, #-48]
  405c28:	add	x8, x8, #0x1
  405c2c:	stur	x8, [x29, #-48]
  405c30:	b	405dc0 <tigetstr@plt+0x3850>
  405c34:	ldur	x1, [x29, #-48]
  405c38:	str	x1, [sp, #16]
  405c3c:	bl	4023a0 <__ctype_get_mb_cur_max@plt>
  405c40:	add	x8, sp, #0x44
  405c44:	str	x0, [sp, #8]
  405c48:	mov	x0, x8
  405c4c:	ldr	x1, [sp, #16]
  405c50:	ldr	x2, [sp, #8]
  405c54:	add	x3, sp, #0x48
  405c58:	bl	401f40 <mbrtowc@plt>
  405c5c:	str	x0, [sp, #56]
  405c60:	ldr	x8, [sp, #56]
  405c64:	cbnz	x8, 405c6c <tigetstr@plt+0x36fc>
  405c68:	b	405dc4 <tigetstr@plt+0x3854>
  405c6c:	ldr	x8, [sp, #56]
  405c70:	mov	x9, #0xffffffffffffffff    	// #-1
  405c74:	cmp	x8, x9
  405c78:	b.eq	405c8c <tigetstr@plt+0x371c>  // b.none
  405c7c:	ldr	x8, [sp, #56]
  405c80:	mov	x9, #0xfffffffffffffffe    	// #-2
  405c84:	cmp	x8, x9
  405c88:	b.ne	405d10 <tigetstr@plt+0x37a0>  // b.any
  405c8c:	mov	x8, #0x1                   	// #1
  405c90:	str	x8, [sp, #56]
  405c94:	bl	402370 <__ctype_b_loc@plt>
  405c98:	ldr	x8, [x0]
  405c9c:	ldur	x9, [x29, #-48]
  405ca0:	ldrb	w10, [x9]
  405ca4:	ldrh	w10, [x8, w10, sxtw #1]
  405ca8:	and	w10, w10, #0x4000
  405cac:	cbnz	w10, 405ce4 <tigetstr@plt+0x3774>
  405cb0:	ldur	x0, [x29, #-56]
  405cb4:	ldur	x8, [x29, #-48]
  405cb8:	ldrb	w2, [x8]
  405cbc:	ldr	x1, [sp, #40]
  405cc0:	bl	402060 <sprintf@plt>
  405cc4:	ldur	x8, [x29, #-56]
  405cc8:	add	x8, x8, #0x4
  405ccc:	stur	x8, [x29, #-56]
  405cd0:	ldur	x8, [x29, #-24]
  405cd4:	ldr	x9, [x8]
  405cd8:	add	x9, x9, #0x4
  405cdc:	str	x9, [x8]
  405ce0:	b	405d0c <tigetstr@plt+0x379c>
  405ce4:	ldur	x8, [x29, #-24]
  405ce8:	ldr	x9, [x8]
  405cec:	add	x9, x9, #0x1
  405cf0:	str	x9, [x8]
  405cf4:	ldur	x8, [x29, #-48]
  405cf8:	ldrb	w10, [x8]
  405cfc:	ldur	x8, [x29, #-56]
  405d00:	add	x9, x8, #0x1
  405d04:	stur	x9, [x29, #-56]
  405d08:	strb	w10, [x8]
  405d0c:	b	405db0 <tigetstr@plt+0x3840>
  405d10:	ldr	w0, [sp, #68]
  405d14:	bl	402480 <iswprint@plt>
  405d18:	cbnz	w0, 405d78 <tigetstr@plt+0x3808>
  405d1c:	str	xzr, [sp, #48]
  405d20:	ldr	x8, [sp, #48]
  405d24:	ldr	x9, [sp, #56]
  405d28:	cmp	x8, x9
  405d2c:	b.cs	405d74 <tigetstr@plt+0x3804>  // b.hs, b.nlast
  405d30:	ldur	x0, [x29, #-56]
  405d34:	ldur	x8, [x29, #-48]
  405d38:	ldr	x9, [sp, #48]
  405d3c:	ldrb	w2, [x8, x9]
  405d40:	ldr	x1, [sp, #40]
  405d44:	bl	402060 <sprintf@plt>
  405d48:	ldur	x8, [x29, #-56]
  405d4c:	add	x8, x8, #0x4
  405d50:	stur	x8, [x29, #-56]
  405d54:	ldur	x8, [x29, #-24]
  405d58:	ldr	x9, [x8]
  405d5c:	add	x9, x9, #0x4
  405d60:	str	x9, [x8]
  405d64:	ldr	x8, [sp, #48]
  405d68:	add	x8, x8, #0x1
  405d6c:	str	x8, [sp, #48]
  405d70:	b	405d20 <tigetstr@plt+0x37b0>
  405d74:	b	405db0 <tigetstr@plt+0x3840>
  405d78:	ldur	x0, [x29, #-56]
  405d7c:	ldur	x1, [x29, #-48]
  405d80:	ldr	x2, [sp, #56]
  405d84:	bl	401f50 <memcpy@plt>
  405d88:	ldr	x8, [sp, #56]
  405d8c:	ldur	x9, [x29, #-56]
  405d90:	add	x8, x9, x8
  405d94:	stur	x8, [x29, #-56]
  405d98:	ldr	w0, [sp, #68]
  405d9c:	bl	4021b0 <wcwidth@plt>
  405da0:	ldur	x8, [x29, #-24]
  405da4:	ldr	x9, [x8]
  405da8:	add	x9, x9, w0, sxtw
  405dac:	str	x9, [x8]
  405db0:	ldr	x8, [sp, #56]
  405db4:	ldur	x9, [x29, #-48]
  405db8:	add	x8, x9, x8
  405dbc:	stur	x8, [x29, #-48]
  405dc0:	b	405b48 <tigetstr@plt+0x35d8>
  405dc4:	ldur	x8, [x29, #-56]
  405dc8:	mov	w9, #0x0                   	// #0
  405dcc:	strb	w9, [x8]
  405dd0:	ldur	x8, [x29, #-32]
  405dd4:	stur	x8, [x29, #-8]
  405dd8:	ldur	x0, [x29, #-8]
  405ddc:	ldp	x29, x30, [sp, #144]
  405de0:	add	sp, sp, #0xa0
  405de4:	ret
  405de8:	sub	sp, sp, #0x80
  405dec:	stp	x29, x30, [sp, #112]
  405df0:	add	x29, sp, #0x70
  405df4:	stur	x0, [x29, #-16]
  405df8:	stur	x1, [x29, #-24]
  405dfc:	stur	x2, [x29, #-32]
  405e00:	ldur	x8, [x29, #-16]
  405e04:	stur	x8, [x29, #-40]
  405e08:	ldur	x8, [x29, #-16]
  405e0c:	cbz	x8, 405e20 <tigetstr@plt+0x38b0>
  405e10:	ldur	x0, [x29, #-16]
  405e14:	bl	401f80 <strlen@plt>
  405e18:	str	x0, [sp, #24]
  405e1c:	b	405e28 <tigetstr@plt+0x38b8>
  405e20:	mov	x8, xzr
  405e24:	str	x8, [sp, #24]
  405e28:	ldr	x8, [sp, #24]
  405e2c:	str	x8, [sp, #56]
  405e30:	str	xzr, [sp, #48]
  405e34:	ldr	x8, [sp, #56]
  405e38:	cbz	x8, 405e44 <tigetstr@plt+0x38d4>
  405e3c:	ldur	x8, [x29, #-32]
  405e40:	cbnz	x8, 405e50 <tigetstr@plt+0x38e0>
  405e44:	mov	x8, xzr
  405e48:	stur	x8, [x29, #-8]
  405e4c:	b	406028 <tigetstr@plt+0x3ab8>
  405e50:	ldur	x8, [x29, #-32]
  405e54:	stur	x8, [x29, #-48]
  405e58:	ldur	x8, [x29, #-24]
  405e5c:	str	xzr, [x8]
  405e60:	ldur	x8, [x29, #-40]
  405e64:	mov	w9, #0x0                   	// #0
  405e68:	str	w9, [sp, #20]
  405e6c:	cbz	x8, 405e84 <tigetstr@plt+0x3914>
  405e70:	ldur	x8, [x29, #-40]
  405e74:	ldrsb	w9, [x8]
  405e78:	cmp	w9, #0x0
  405e7c:	cset	w9, ne  // ne = any
  405e80:	str	w9, [sp, #20]
  405e84:	ldr	w8, [sp, #20]
  405e88:	tbnz	w8, #0, 405e90 <tigetstr@plt+0x3920>
  405e8c:	b	406014 <tigetstr@plt+0x3aa4>
  405e90:	ldur	x1, [x29, #-40]
  405e94:	str	x1, [sp, #8]
  405e98:	bl	4023a0 <__ctype_get_mb_cur_max@plt>
  405e9c:	add	x8, sp, #0x2c
  405ea0:	str	x0, [sp]
  405ea4:	mov	x0, x8
  405ea8:	ldr	x1, [sp, #8]
  405eac:	ldr	x2, [sp]
  405eb0:	add	x3, sp, #0x30
  405eb4:	bl	401f40 <mbrtowc@plt>
  405eb8:	str	x0, [sp, #32]
  405ebc:	ldr	x8, [sp, #32]
  405ec0:	cbnz	x8, 405ec8 <tigetstr@plt+0x3958>
  405ec4:	b	406014 <tigetstr@plt+0x3aa4>
  405ec8:	ldr	x8, [sp, #32]
  405ecc:	mov	x9, #0xffffffffffffffff    	// #-1
  405ed0:	cmp	x8, x9
  405ed4:	b.eq	405ee8 <tigetstr@plt+0x3978>  // b.none
  405ed8:	ldr	x8, [sp, #32]
  405edc:	mov	x9, #0xfffffffffffffffe    	// #-2
  405ee0:	cmp	x8, x9
  405ee4:	b.ne	405f70 <tigetstr@plt+0x3a00>  // b.any
  405ee8:	mov	x8, #0x1                   	// #1
  405eec:	str	x8, [sp, #32]
  405ef0:	bl	402370 <__ctype_b_loc@plt>
  405ef4:	ldr	x8, [x0]
  405ef8:	ldur	x9, [x29, #-40]
  405efc:	ldrb	w10, [x9]
  405f00:	ldrh	w10, [x8, w10, sxtw #1]
  405f04:	and	w10, w10, #0x4000
  405f08:	cbnz	w10, 405f44 <tigetstr@plt+0x39d4>
  405f0c:	ldur	x0, [x29, #-48]
  405f10:	ldur	x8, [x29, #-40]
  405f14:	ldrb	w2, [x8]
  405f18:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  405f1c:	add	x1, x1, #0xddb
  405f20:	bl	402060 <sprintf@plt>
  405f24:	ldur	x8, [x29, #-48]
  405f28:	add	x8, x8, #0x4
  405f2c:	stur	x8, [x29, #-48]
  405f30:	ldur	x8, [x29, #-24]
  405f34:	ldr	x9, [x8]
  405f38:	add	x9, x9, #0x4
  405f3c:	str	x9, [x8]
  405f40:	b	405f6c <tigetstr@plt+0x39fc>
  405f44:	ldur	x8, [x29, #-24]
  405f48:	ldr	x9, [x8]
  405f4c:	add	x9, x9, #0x1
  405f50:	str	x9, [x8]
  405f54:	ldur	x8, [x29, #-40]
  405f58:	ldrb	w10, [x8]
  405f5c:	ldur	x8, [x29, #-48]
  405f60:	add	x9, x8, #0x1
  405f64:	stur	x9, [x29, #-48]
  405f68:	strb	w10, [x8]
  405f6c:	b	406000 <tigetstr@plt+0x3a90>
  405f70:	ldur	x8, [x29, #-40]
  405f74:	ldrsb	w9, [x8]
  405f78:	cmp	w9, #0x5c
  405f7c:	b.ne	405fc8 <tigetstr@plt+0x3a58>  // b.any
  405f80:	ldur	x8, [x29, #-40]
  405f84:	ldrsb	w9, [x8, #1]
  405f88:	cmp	w9, #0x78
  405f8c:	b.ne	405fc8 <tigetstr@plt+0x3a58>  // b.any
  405f90:	ldur	x0, [x29, #-48]
  405f94:	ldur	x8, [x29, #-40]
  405f98:	ldrb	w2, [x8]
  405f9c:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  405fa0:	add	x1, x1, #0xddb
  405fa4:	bl	402060 <sprintf@plt>
  405fa8:	ldur	x8, [x29, #-48]
  405fac:	add	x8, x8, #0x4
  405fb0:	stur	x8, [x29, #-48]
  405fb4:	ldur	x8, [x29, #-24]
  405fb8:	ldr	x9, [x8]
  405fbc:	add	x9, x9, #0x4
  405fc0:	str	x9, [x8]
  405fc4:	b	406000 <tigetstr@plt+0x3a90>
  405fc8:	ldur	x0, [x29, #-48]
  405fcc:	ldur	x1, [x29, #-40]
  405fd0:	ldr	x2, [sp, #32]
  405fd4:	bl	401f50 <memcpy@plt>
  405fd8:	ldr	x8, [sp, #32]
  405fdc:	ldur	x9, [x29, #-48]
  405fe0:	add	x8, x9, x8
  405fe4:	stur	x8, [x29, #-48]
  405fe8:	ldr	w0, [sp, #44]
  405fec:	bl	4021b0 <wcwidth@plt>
  405ff0:	ldur	x8, [x29, #-24]
  405ff4:	ldr	x9, [x8]
  405ff8:	add	x9, x9, w0, sxtw
  405ffc:	str	x9, [x8]
  406000:	ldr	x8, [sp, #32]
  406004:	ldur	x9, [x29, #-40]
  406008:	add	x8, x9, x8
  40600c:	stur	x8, [x29, #-40]
  406010:	b	405e60 <tigetstr@plt+0x38f0>
  406014:	ldur	x8, [x29, #-48]
  406018:	mov	w9, #0x0                   	// #0
  40601c:	strb	w9, [x8]
  406020:	ldur	x8, [x29, #-32]
  406024:	stur	x8, [x29, #-8]
  406028:	ldur	x0, [x29, #-8]
  40602c:	ldp	x29, x30, [sp, #112]
  406030:	add	sp, sp, #0x80
  406034:	ret
  406038:	sub	sp, sp, #0x10
  40603c:	mov	x8, #0x4                   	// #4
  406040:	str	x0, [sp, #8]
  406044:	ldr	x9, [sp, #8]
  406048:	mul	x8, x9, x8
  40604c:	add	x0, x8, #0x1
  406050:	add	sp, sp, #0x10
  406054:	ret
  406058:	sub	sp, sp, #0x50
  40605c:	stp	x29, x30, [sp, #64]
  406060:	add	x29, sp, #0x40
  406064:	stur	x0, [x29, #-16]
  406068:	stur	x1, [x29, #-24]
  40606c:	ldur	x8, [x29, #-16]
  406070:	cbz	x8, 406084 <tigetstr@plt+0x3b14>
  406074:	ldur	x0, [x29, #-16]
  406078:	bl	401f80 <strlen@plt>
  40607c:	str	x0, [sp, #8]
  406080:	b	40608c <tigetstr@plt+0x3b1c>
  406084:	mov	x8, xzr
  406088:	str	x8, [sp, #8]
  40608c:	ldr	x8, [sp, #8]
  406090:	str	x8, [sp, #32]
  406094:	mov	x8, xzr
  406098:	str	x8, [sp, #16]
  40609c:	ldr	x8, [sp, #32]
  4060a0:	cbnz	x8, 4060b0 <tigetstr@plt+0x3b40>
  4060a4:	mov	x8, xzr
  4060a8:	stur	x8, [x29, #-8]
  4060ac:	b	4060fc <tigetstr@plt+0x3b8c>
  4060b0:	ldr	x0, [sp, #32]
  4060b4:	bl	406038 <tigetstr@plt+0x3ac8>
  4060b8:	bl	4021a0 <malloc@plt>
  4060bc:	str	x0, [sp, #24]
  4060c0:	ldr	x8, [sp, #24]
  4060c4:	cbz	x8, 4060e4 <tigetstr@plt+0x3b74>
  4060c8:	ldur	x0, [x29, #-16]
  4060cc:	ldur	x1, [x29, #-24]
  4060d0:	ldr	x2, [sp, #24]
  4060d4:	mov	x8, xzr
  4060d8:	mov	x3, x8
  4060dc:	bl	405ac0 <tigetstr@plt+0x3550>
  4060e0:	str	x0, [sp, #16]
  4060e4:	ldr	x8, [sp, #16]
  4060e8:	cbnz	x8, 4060f4 <tigetstr@plt+0x3b84>
  4060ec:	ldr	x0, [sp, #24]
  4060f0:	bl	402390 <free@plt>
  4060f4:	ldr	x8, [sp, #16]
  4060f8:	stur	x8, [x29, #-8]
  4060fc:	ldur	x0, [x29, #-8]
  406100:	ldp	x29, x30, [sp, #64]
  406104:	add	sp, sp, #0x50
  406108:	ret
  40610c:	sub	sp, sp, #0x50
  406110:	stp	x29, x30, [sp, #64]
  406114:	add	x29, sp, #0x40
  406118:	stur	x0, [x29, #-16]
  40611c:	stur	x1, [x29, #-24]
  406120:	ldur	x8, [x29, #-16]
  406124:	cbz	x8, 406138 <tigetstr@plt+0x3bc8>
  406128:	ldur	x0, [x29, #-16]
  40612c:	bl	401f80 <strlen@plt>
  406130:	str	x0, [sp, #8]
  406134:	b	406140 <tigetstr@plt+0x3bd0>
  406138:	mov	x8, xzr
  40613c:	str	x8, [sp, #8]
  406140:	ldr	x8, [sp, #8]
  406144:	str	x8, [sp, #32]
  406148:	mov	x8, xzr
  40614c:	str	x8, [sp, #16]
  406150:	ldr	x8, [sp, #32]
  406154:	cbnz	x8, 406164 <tigetstr@plt+0x3bf4>
  406158:	mov	x8, xzr
  40615c:	stur	x8, [x29, #-8]
  406160:	b	4061a8 <tigetstr@plt+0x3c38>
  406164:	ldr	x0, [sp, #32]
  406168:	bl	406038 <tigetstr@plt+0x3ac8>
  40616c:	bl	4021a0 <malloc@plt>
  406170:	str	x0, [sp, #24]
  406174:	ldr	x8, [sp, #24]
  406178:	cbz	x8, 406190 <tigetstr@plt+0x3c20>
  40617c:	ldur	x0, [x29, #-16]
  406180:	ldur	x1, [x29, #-24]
  406184:	ldr	x2, [sp, #24]
  406188:	bl	405de8 <tigetstr@plt+0x3878>
  40618c:	str	x0, [sp, #16]
  406190:	ldr	x8, [sp, #16]
  406194:	cbnz	x8, 4061a0 <tigetstr@plt+0x3c30>
  406198:	ldr	x0, [sp, #24]
  40619c:	bl	402390 <free@plt>
  4061a0:	ldr	x8, [sp, #16]
  4061a4:	stur	x8, [x29, #-8]
  4061a8:	ldur	x0, [x29, #-8]
  4061ac:	ldp	x29, x30, [sp, #64]
  4061b0:	add	sp, sp, #0x50
  4061b4:	ret
  4061b8:	sub	sp, sp, #0x50
  4061bc:	stp	x29, x30, [sp, #64]
  4061c0:	add	x29, sp, #0x40
  4061c4:	mov	x8, xzr
  4061c8:	mov	x9, #0xffffffffffffffff    	// #-1
  4061cc:	stur	x0, [x29, #-8]
  4061d0:	stur	x1, [x29, #-16]
  4061d4:	ldur	x0, [x29, #-8]
  4061d8:	str	x8, [sp, #16]
  4061dc:	str	x9, [sp, #8]
  4061e0:	bl	401f80 <strlen@plt>
  4061e4:	stur	x0, [x29, #-24]
  4061e8:	ldur	x1, [x29, #-8]
  4061ec:	ldr	x0, [sp, #16]
  4061f0:	ldr	x2, [sp, #16]
  4061f4:	bl	401fa0 <mbstowcs@plt>
  4061f8:	str	x0, [sp, #32]
  4061fc:	ldr	x8, [sp, #16]
  406200:	str	x8, [sp, #24]
  406204:	ldr	x9, [sp, #32]
  406208:	ldr	x10, [sp, #8]
  40620c:	cmp	x9, x10
  406210:	b.ne	406218 <tigetstr@plt+0x3ca8>  // b.any
  406214:	b	406284 <tigetstr@plt+0x3d14>
  406218:	ldr	x8, [sp, #32]
  40621c:	mov	x0, #0x1                   	// #1
  406220:	add	x8, x8, #0x1
  406224:	mov	x9, #0x4                   	// #4
  406228:	mul	x1, x8, x9
  40622c:	bl	402240 <calloc@plt>
  406230:	str	x0, [sp, #24]
  406234:	ldr	x8, [sp, #24]
  406238:	cbnz	x8, 406240 <tigetstr@plt+0x3cd0>
  40623c:	b	406284 <tigetstr@plt+0x3d14>
  406240:	ldr	x0, [sp, #24]
  406244:	ldur	x1, [x29, #-8]
  406248:	ldr	x2, [sp, #32]
  40624c:	bl	401fa0 <mbstowcs@plt>
  406250:	cbnz	x0, 406258 <tigetstr@plt+0x3ce8>
  406254:	b	406284 <tigetstr@plt+0x3d14>
  406258:	ldr	x0, [sp, #24]
  40625c:	ldur	x8, [x29, #-16]
  406260:	ldr	x1, [x8]
  406264:	bl	4062c0 <tigetstr@plt+0x3d50>
  406268:	ldur	x8, [x29, #-16]
  40626c:	str	x0, [x8]
  406270:	ldur	x0, [x29, #-8]
  406274:	ldr	x1, [sp, #24]
  406278:	ldur	x2, [x29, #-24]
  40627c:	bl	402440 <wcstombs@plt>
  406280:	stur	x0, [x29, #-24]
  406284:	ldr	x0, [sp, #24]
  406288:	bl	402390 <free@plt>
  40628c:	ldur	x8, [x29, #-24]
  406290:	cmp	x8, #0x0
  406294:	cset	w9, lt  // lt = tstop
  406298:	tbnz	w9, #0, 4062b0 <tigetstr@plt+0x3d40>
  40629c:	ldur	x8, [x29, #-8]
  4062a0:	ldur	x9, [x29, #-24]
  4062a4:	add	x8, x8, x9
  4062a8:	mov	w10, #0x0                   	// #0
  4062ac:	strb	w10, [x8]
  4062b0:	ldur	x0, [x29, #-24]
  4062b4:	ldp	x29, x30, [sp, #64]
  4062b8:	add	sp, sp, #0x50
  4062bc:	ret
  4062c0:	sub	sp, sp, #0x30
  4062c4:	stp	x29, x30, [sp, #32]
  4062c8:	add	x29, sp, #0x20
  4062cc:	stur	x0, [x29, #-8]
  4062d0:	str	x1, [sp, #16]
  4062d4:	str	xzr, [sp, #8]
  4062d8:	str	wzr, [sp, #4]
  4062dc:	ldur	x8, [x29, #-8]
  4062e0:	ldr	w9, [x8]
  4062e4:	cbz	w9, 406358 <tigetstr@plt+0x3de8>
  4062e8:	ldur	x8, [x29, #-8]
  4062ec:	ldr	w0, [x8]
  4062f0:	bl	4021b0 <wcwidth@plt>
  4062f4:	str	w0, [sp, #4]
  4062f8:	ldr	w9, [sp, #4]
  4062fc:	mov	w10, #0xffffffff            	// #-1
  406300:	cmp	w9, w10
  406304:	b.ne	40631c <tigetstr@plt+0x3dac>  // b.any
  406308:	ldur	x8, [x29, #-8]
  40630c:	mov	w9, #0xfffd                	// #65533
  406310:	str	w9, [x8]
  406314:	mov	w9, #0x1                   	// #1
  406318:	str	w9, [sp, #4]
  40631c:	ldr	x8, [sp, #8]
  406320:	ldrsw	x9, [sp, #4]
  406324:	add	x8, x8, x9
  406328:	ldr	x9, [sp, #16]
  40632c:	cmp	x8, x9
  406330:	b.ls	406338 <tigetstr@plt+0x3dc8>  // b.plast
  406334:	b	406358 <tigetstr@plt+0x3de8>
  406338:	ldrsw	x8, [sp, #4]
  40633c:	ldr	x9, [sp, #8]
  406340:	add	x8, x9, x8
  406344:	str	x8, [sp, #8]
  406348:	ldur	x8, [x29, #-8]
  40634c:	add	x8, x8, #0x4
  406350:	stur	x8, [x29, #-8]
  406354:	b	4062dc <tigetstr@plt+0x3d6c>
  406358:	ldur	x8, [x29, #-8]
  40635c:	str	wzr, [x8]
  406360:	ldr	x0, [sp, #8]
  406364:	ldp	x29, x30, [sp, #32]
  406368:	add	sp, sp, #0x30
  40636c:	ret
  406370:	sub	sp, sp, #0x40
  406374:	stp	x29, x30, [sp, #48]
  406378:	add	x29, sp, #0x30
  40637c:	mov	w6, #0x20                  	// #32
  406380:	stur	x0, [x29, #-8]
  406384:	stur	x1, [x29, #-16]
  406388:	str	x2, [sp, #24]
  40638c:	str	x3, [sp, #16]
  406390:	str	w4, [sp, #12]
  406394:	str	w5, [sp, #8]
  406398:	ldur	x0, [x29, #-8]
  40639c:	ldur	x1, [x29, #-16]
  4063a0:	ldr	x2, [sp, #24]
  4063a4:	ldr	x3, [sp, #16]
  4063a8:	ldr	w4, [sp, #12]
  4063ac:	ldr	w5, [sp, #8]
  4063b0:	bl	4063c0 <tigetstr@plt+0x3e50>
  4063b4:	ldp	x29, x30, [sp, #48]
  4063b8:	add	sp, sp, #0x40
  4063bc:	ret
  4063c0:	sub	sp, sp, #0x100
  4063c4:	stp	x29, x30, [sp, #240]
  4063c8:	add	x29, sp, #0xf0
  4063cc:	mov	x8, #0xffffffffffffffff    	// #-1
  4063d0:	mov	x9, xzr
  4063d4:	mov	w10, #0x0                   	// #0
  4063d8:	stur	x0, [x29, #-8]
  4063dc:	stur	x1, [x29, #-16]
  4063e0:	stur	x2, [x29, #-24]
  4063e4:	stur	x3, [x29, #-32]
  4063e8:	stur	w4, [x29, #-36]
  4063ec:	stur	w5, [x29, #-40]
  4063f0:	stur	w6, [x29, #-44]
  4063f4:	stur	x8, [x29, #-56]
  4063f8:	ldur	x0, [x29, #-8]
  4063fc:	str	x9, [sp, #48]
  406400:	str	w10, [sp, #44]
  406404:	bl	401f80 <strlen@plt>
  406408:	add	x8, x0, #0x1
  40640c:	stur	x8, [x29, #-64]
  406410:	ldr	x8, [sp, #48]
  406414:	stur	x8, [x29, #-72]
  406418:	stur	x8, [x29, #-80]
  40641c:	ldur	x9, [x29, #-8]
  406420:	stur	x9, [x29, #-88]
  406424:	ldur	x9, [x29, #-64]
  406428:	subs	x9, x9, #0x1
  40642c:	stur	x9, [x29, #-96]
  406430:	ldur	x9, [x29, #-96]
  406434:	stur	x9, [x29, #-104]
  406438:	stur	xzr, [x29, #-112]
  40643c:	ldr	w10, [sp, #44]
  406440:	strb	w10, [sp, #119]
  406444:	strb	w10, [sp, #118]
  406448:	bl	4023a0 <__ctype_get_mb_cur_max@plt>
  40644c:	cmp	x0, #0x1
  406450:	b.ls	406524 <tigetstr@plt+0x3fb4>  // b.plast
  406454:	ldur	x1, [x29, #-8]
  406458:	mov	x8, xzr
  40645c:	mov	x0, x8
  406460:	mov	x2, x8
  406464:	bl	401fa0 <mbstowcs@plt>
  406468:	str	x0, [sp, #104]
  40646c:	ldr	x8, [sp, #104]
  406470:	mov	x9, #0xffffffffffffffff    	// #-1
  406474:	cmp	x8, x9
  406478:	b.ne	406490 <tigetstr@plt+0x3f20>  // b.any
  40647c:	ldur	w8, [x29, #-40]
  406480:	and	w8, w8, #0x1
  406484:	cbz	w8, 40648c <tigetstr@plt+0x3f1c>
  406488:	b	4065cc <tigetstr@plt+0x405c>
  40648c:	b	4067a0 <tigetstr@plt+0x4230>
  406490:	ldr	x8, [sp, #104]
  406494:	add	x8, x8, #0x1
  406498:	str	x8, [sp, #104]
  40649c:	ldr	x8, [sp, #104]
  4064a0:	mov	x9, #0x4                   	// #4
  4064a4:	mul	x0, x8, x9
  4064a8:	bl	4021a0 <malloc@plt>
  4064ac:	stur	x0, [x29, #-80]
  4064b0:	ldur	x8, [x29, #-80]
  4064b4:	cbnz	x8, 4064cc <tigetstr@plt+0x3f5c>
  4064b8:	ldur	w8, [x29, #-40]
  4064bc:	and	w8, w8, #0x1
  4064c0:	cbz	w8, 4064c8 <tigetstr@plt+0x3f58>
  4064c4:	b	4065cc <tigetstr@plt+0x405c>
  4064c8:	b	4067a0 <tigetstr@plt+0x4230>
  4064cc:	ldur	x0, [x29, #-80]
  4064d0:	ldur	x1, [x29, #-8]
  4064d4:	ldr	x2, [sp, #104]
  4064d8:	bl	401fa0 <mbstowcs@plt>
  4064dc:	cbz	x0, 406524 <tigetstr@plt+0x3fb4>
  4064e0:	ldur	x8, [x29, #-80]
  4064e4:	ldr	x9, [sp, #104]
  4064e8:	subs	x9, x9, #0x1
  4064ec:	mov	w10, wzr
  4064f0:	str	w10, [x8, x9, lsl #2]
  4064f4:	mov	w10, #0x1                   	// #1
  4064f8:	strb	w10, [sp, #118]
  4064fc:	ldur	x0, [x29, #-80]
  406500:	bl	4067c0 <tigetstr@plt+0x4250>
  406504:	and	w10, w0, #0x1
  406508:	strb	w10, [sp, #119]
  40650c:	ldur	x0, [x29, #-80]
  406510:	ldr	x1, [sp, #104]
  406514:	bl	406834 <tigetstr@plt+0x42c4>
  406518:	mov	w1, w0
  40651c:	sxtw	x8, w1
  406520:	stur	x8, [x29, #-96]
  406524:	ldrb	w8, [sp, #118]
  406528:	tbnz	w8, #0, 406530 <tigetstr@plt+0x3fc0>
  40652c:	b	4065cc <tigetstr@plt+0x405c>
  406530:	ldrb	w8, [sp, #119]
  406534:	tbnz	w8, #0, 40654c <tigetstr@plt+0x3fdc>
  406538:	ldur	x8, [x29, #-96]
  40653c:	ldur	x9, [x29, #-32]
  406540:	ldr	x9, [x9]
  406544:	cmp	x8, x9
  406548:	b.ls	4065cc <tigetstr@plt+0x405c>  // b.plast
  40654c:	ldrb	w8, [sp, #119]
  406550:	tbnz	w8, #0, 406558 <tigetstr@plt+0x3fe8>
  406554:	b	406574 <tigetstr@plt+0x4004>
  406558:	ldur	x1, [x29, #-80]
  40655c:	mov	x8, xzr
  406560:	mov	x0, x8
  406564:	mov	x2, x8
  406568:	bl	402440 <wcstombs@plt>
  40656c:	add	x8, x0, #0x1
  406570:	stur	x8, [x29, #-64]
  406574:	ldur	x0, [x29, #-64]
  406578:	bl	4021a0 <malloc@plt>
  40657c:	stur	x0, [x29, #-72]
  406580:	ldur	x8, [x29, #-72]
  406584:	cbnz	x8, 40659c <tigetstr@plt+0x402c>
  406588:	ldur	w8, [x29, #-40]
  40658c:	and	w8, w8, #0x1
  406590:	cbz	w8, 406598 <tigetstr@plt+0x4028>
  406594:	b	4065cc <tigetstr@plt+0x405c>
  406598:	b	4067a0 <tigetstr@plt+0x4230>
  40659c:	ldur	x8, [x29, #-72]
  4065a0:	stur	x8, [x29, #-88]
  4065a4:	ldur	x0, [x29, #-80]
  4065a8:	ldur	x8, [x29, #-32]
  4065ac:	ldr	x1, [x8]
  4065b0:	bl	4062c0 <tigetstr@plt+0x3d50>
  4065b4:	stur	x0, [x29, #-96]
  4065b8:	ldur	x0, [x29, #-72]
  4065bc:	ldur	x1, [x29, #-80]
  4065c0:	ldur	x2, [x29, #-64]
  4065c4:	bl	402440 <wcstombs@plt>
  4065c8:	stur	x0, [x29, #-104]
  4065cc:	ldur	x8, [x29, #-96]
  4065d0:	ldur	x9, [x29, #-32]
  4065d4:	ldr	x9, [x9]
  4065d8:	cmp	x8, x9
  4065dc:	b.ls	4065f4 <tigetstr@plt+0x4084>  // b.plast
  4065e0:	ldur	x8, [x29, #-32]
  4065e4:	ldr	x8, [x8]
  4065e8:	stur	x8, [x29, #-96]
  4065ec:	ldur	x8, [x29, #-96]
  4065f0:	stur	x8, [x29, #-104]
  4065f4:	ldur	x8, [x29, #-32]
  4065f8:	ldr	x8, [x8]
  4065fc:	ldur	x9, [x29, #-96]
  406600:	cmp	x8, x9
  406604:	b.ls	40661c <tigetstr@plt+0x40ac>  // b.plast
  406608:	ldur	x8, [x29, #-32]
  40660c:	ldr	x8, [x8]
  406610:	ldur	x9, [x29, #-96]
  406614:	subs	x8, x8, x9
  406618:	stur	x8, [x29, #-112]
  40661c:	ldur	x8, [x29, #-96]
  406620:	ldur	x9, [x29, #-32]
  406624:	str	x8, [x9]
  406628:	ldur	x8, [x29, #-104]
  40662c:	ldur	x9, [x29, #-112]
  406630:	mov	x10, #0x1                   	// #1
  406634:	mul	x9, x9, x10
  406638:	add	x8, x8, x9
  40663c:	stur	x8, [x29, #-56]
  406640:	ldur	x8, [x29, #-24]
  406644:	cbz	x8, 4067a0 <tigetstr@plt+0x4230>
  406648:	ldur	x8, [x29, #-16]
  40664c:	ldur	x9, [x29, #-24]
  406650:	add	x8, x8, x9
  406654:	mov	x9, #0xffffffffffffffff    	// #-1
  406658:	add	x8, x8, x9
  40665c:	str	x8, [sp, #96]
  406660:	ldur	w10, [x29, #-36]
  406664:	str	w10, [sp, #40]
  406668:	cbz	w10, 4066cc <tigetstr@plt+0x415c>
  40666c:	b	406670 <tigetstr@plt+0x4100>
  406670:	ldr	w8, [sp, #40]
  406674:	cmp	w8, #0x1
  406678:	b.eq	4066dc <tigetstr@plt+0x416c>  // b.none
  40667c:	b	406680 <tigetstr@plt+0x4110>
  406680:	ldr	w8, [sp, #40]
  406684:	cmp	w8, #0x2
  406688:	cset	w9, eq  // eq = none
  40668c:	eor	w9, w9, #0x1
  406690:	tbnz	w9, #0, 4066ec <tigetstr@plt+0x417c>
  406694:	b	406698 <tigetstr@plt+0x4128>
  406698:	ldur	x8, [x29, #-112]
  40669c:	mov	x9, #0x2                   	// #2
  4066a0:	udiv	x8, x8, x9
  4066a4:	ldur	x10, [x29, #-112]
  4066a8:	udiv	x11, x10, x9
  4066ac:	mul	x11, x11, x9
  4066b0:	subs	x10, x10, x11
  4066b4:	add	x8, x8, x10
  4066b8:	str	x8, [sp, #88]
  4066bc:	ldur	x8, [x29, #-112]
  4066c0:	udiv	x8, x8, x9
  4066c4:	str	x8, [sp, #80]
  4066c8:	b	4066f0 <tigetstr@plt+0x4180>
  4066cc:	str	xzr, [sp, #88]
  4066d0:	ldur	x8, [x29, #-112]
  4066d4:	str	x8, [sp, #80]
  4066d8:	b	4066f0 <tigetstr@plt+0x4180>
  4066dc:	ldur	x8, [x29, #-112]
  4066e0:	str	x8, [sp, #88]
  4066e4:	str	xzr, [sp, #80]
  4066e8:	b	4066f0 <tigetstr@plt+0x4180>
  4066ec:	bl	402300 <abort@plt>
  4066f0:	ldur	x0, [x29, #-16]
  4066f4:	ldr	x1, [sp, #96]
  4066f8:	ldr	x2, [sp, #88]
  4066fc:	ldur	w3, [x29, #-44]
  406700:	bl	406910 <tigetstr@plt+0x43a0>
  406704:	stur	x0, [x29, #-16]
  406708:	ldr	x8, [sp, #96]
  40670c:	ldur	x9, [x29, #-16]
  406710:	subs	x8, x8, x9
  406714:	str	x8, [sp, #120]
  406718:	ldur	x8, [x29, #-16]
  40671c:	ldur	x1, [x29, #-88]
  406720:	ldur	x9, [x29, #-104]
  406724:	str	x9, [sp, #72]
  406728:	ldr	x9, [sp, #120]
  40672c:	str	x9, [sp, #64]
  406730:	ldr	x9, [sp, #72]
  406734:	ldr	x10, [sp, #64]
  406738:	cmp	x9, x10
  40673c:	str	x8, [sp, #32]
  406740:	str	x1, [sp, #24]
  406744:	b.cs	406754 <tigetstr@plt+0x41e4>  // b.hs, b.nlast
  406748:	ldr	x8, [sp, #72]
  40674c:	str	x8, [sp, #16]
  406750:	b	40675c <tigetstr@plt+0x41ec>
  406754:	ldr	x8, [sp, #64]
  406758:	str	x8, [sp, #16]
  40675c:	ldr	x8, [sp, #16]
  406760:	str	x8, [sp, #56]
  406764:	ldr	x8, [sp, #56]
  406768:	ldr	x0, [sp, #32]
  40676c:	ldr	x1, [sp, #24]
  406770:	mov	x2, x8
  406774:	str	x8, [sp, #8]
  406778:	bl	401f50 <memcpy@plt>
  40677c:	ldr	x8, [sp, #32]
  406780:	ldr	x9, [sp, #8]
  406784:	add	x10, x8, x9
  406788:	stur	x10, [x29, #-16]
  40678c:	ldur	x0, [x29, #-16]
  406790:	ldr	x1, [sp, #96]
  406794:	ldr	x2, [sp, #80]
  406798:	ldur	w3, [x29, #-44]
  40679c:	bl	406910 <tigetstr@plt+0x43a0>
  4067a0:	ldur	x0, [x29, #-80]
  4067a4:	bl	402390 <free@plt>
  4067a8:	ldur	x0, [x29, #-72]
  4067ac:	bl	402390 <free@plt>
  4067b0:	ldur	x0, [x29, #-56]
  4067b4:	ldp	x29, x30, [sp, #240]
  4067b8:	add	sp, sp, #0x100
  4067bc:	ret
  4067c0:	sub	sp, sp, #0x30
  4067c4:	stp	x29, x30, [sp, #32]
  4067c8:	add	x29, sp, #0x20
  4067cc:	mov	w8, #0x0                   	// #0
  4067d0:	stur	x0, [x29, #-8]
  4067d4:	sturb	w8, [x29, #-9]
  4067d8:	ldur	x9, [x29, #-8]
  4067dc:	str	x9, [sp, #8]
  4067e0:	ldr	x8, [sp, #8]
  4067e4:	ldr	w9, [x8]
  4067e8:	cbz	w9, 406820 <tigetstr@plt+0x42b0>
  4067ec:	ldr	x8, [sp, #8]
  4067f0:	ldr	w0, [x8]
  4067f4:	bl	402480 <iswprint@plt>
  4067f8:	cbnz	w0, 406810 <tigetstr@plt+0x42a0>
  4067fc:	ldr	x8, [sp, #8]
  406800:	mov	w9, #0xfffd                	// #65533
  406804:	str	w9, [x8]
  406808:	mov	w9, #0x1                   	// #1
  40680c:	sturb	w9, [x29, #-9]
  406810:	ldr	x8, [sp, #8]
  406814:	add	x8, x8, #0x4
  406818:	str	x8, [sp, #8]
  40681c:	b	4067e0 <tigetstr@plt+0x4270>
  406820:	ldurb	w8, [x29, #-9]
  406824:	and	w0, w8, #0x1
  406828:	ldp	x29, x30, [sp, #32]
  40682c:	add	sp, sp, #0x30
  406830:	ret
  406834:	sub	sp, sp, #0x40
  406838:	stp	x29, x30, [sp, #48]
  40683c:	add	x29, sp, #0x30
  406840:	stur	x0, [x29, #-16]
  406844:	str	x1, [sp, #24]
  406848:	str	wzr, [sp, #20]
  40684c:	ldr	x8, [sp, #24]
  406850:	subs	x9, x8, #0x1
  406854:	str	x9, [sp, #24]
  406858:	cmp	x8, #0x0
  40685c:	cset	w10, ls  // ls = plast
  406860:	mov	w11, #0x0                   	// #0
  406864:	str	w11, [sp, #12]
  406868:	tbnz	w10, #0, 406880 <tigetstr@plt+0x4310>
  40686c:	ldur	x8, [x29, #-16]
  406870:	ldr	w9, [x8]
  406874:	cmp	w9, #0x0
  406878:	cset	w9, ne  // ne = any
  40687c:	str	w9, [sp, #12]
  406880:	ldr	w8, [sp, #12]
  406884:	tbnz	w8, #0, 40688c <tigetstr@plt+0x431c>
  406888:	b	4068f8 <tigetstr@plt+0x4388>
  40688c:	ldur	x8, [x29, #-16]
  406890:	add	x9, x8, #0x4
  406894:	stur	x9, [x29, #-16]
  406898:	ldr	w0, [x8]
  40689c:	bl	4021b0 <wcwidth@plt>
  4068a0:	str	w0, [sp, #16]
  4068a4:	ldr	w10, [sp, #16]
  4068a8:	mov	w11, #0xffffffff            	// #-1
  4068ac:	cmp	w10, w11
  4068b0:	b.ne	4068c0 <tigetstr@plt+0x4350>  // b.any
  4068b4:	mov	w8, #0xffffffff            	// #-1
  4068b8:	stur	w8, [x29, #-4]
  4068bc:	b	406900 <tigetstr@plt+0x4390>
  4068c0:	ldr	w8, [sp, #20]
  4068c4:	ldr	w9, [sp, #16]
  4068c8:	mov	w10, #0x7fffffff            	// #2147483647
  4068cc:	subs	w9, w10, w9
  4068d0:	cmp	w8, w9
  4068d4:	b.le	4068e4 <tigetstr@plt+0x4374>
  4068d8:	mov	w8, #0xffffffff            	// #-1
  4068dc:	stur	w8, [x29, #-4]
  4068e0:	b	406900 <tigetstr@plt+0x4390>
  4068e4:	ldr	w8, [sp, #16]
  4068e8:	ldr	w9, [sp, #20]
  4068ec:	add	w8, w9, w8
  4068f0:	str	w8, [sp, #20]
  4068f4:	b	40684c <tigetstr@plt+0x42dc>
  4068f8:	ldr	w8, [sp, #20]
  4068fc:	stur	w8, [x29, #-4]
  406900:	ldur	w0, [x29, #-4]
  406904:	ldp	x29, x30, [sp, #48]
  406908:	add	sp, sp, #0x40
  40690c:	ret
  406910:	sub	sp, sp, #0x20
  406914:	str	x0, [sp, #24]
  406918:	str	x1, [sp, #16]
  40691c:	str	x2, [sp, #8]
  406920:	str	w3, [sp, #4]
  406924:	ldr	x8, [sp, #8]
  406928:	mov	w9, #0x0                   	// #0
  40692c:	str	w9, [sp]
  406930:	cbz	x8, 406948 <tigetstr@plt+0x43d8>
  406934:	ldr	x8, [sp, #24]
  406938:	ldr	x9, [sp, #16]
  40693c:	cmp	x8, x9
  406940:	cset	w10, cc  // cc = lo, ul, last
  406944:	str	w10, [sp]
  406948:	ldr	w8, [sp]
  40694c:	tbnz	w8, #0, 406954 <tigetstr@plt+0x43e4>
  406950:	b	406978 <tigetstr@plt+0x4408>
  406954:	ldr	w8, [sp, #4]
  406958:	ldr	x9, [sp, #24]
  40695c:	add	x10, x9, #0x1
  406960:	str	x10, [sp, #24]
  406964:	strb	w8, [x9]
  406968:	ldr	x8, [sp, #8]
  40696c:	subs	x8, x8, #0x1
  406970:	str	x8, [sp, #8]
  406974:	b	406924 <tigetstr@plt+0x43b4>
  406978:	ldr	x8, [sp, #24]
  40697c:	mov	w9, #0x0                   	// #0
  406980:	strb	w9, [x8]
  406984:	ldr	x0, [sp, #24]
  406988:	add	sp, sp, #0x20
  40698c:	ret
  406990:	sub	sp, sp, #0x10
  406994:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  406998:	add	x8, x8, #0x450
  40699c:	str	w0, [sp, #12]
  4069a0:	ldr	w9, [sp, #12]
  4069a4:	str	w9, [x8]
  4069a8:	add	sp, sp, #0x10
  4069ac:	ret
  4069b0:	sub	sp, sp, #0xd0
  4069b4:	stp	x29, x30, [sp, #192]
  4069b8:	add	x29, sp, #0xc0
  4069bc:	mov	w8, #0x400                 	// #1024
  4069c0:	stur	x0, [x29, #-8]
  4069c4:	stur	x1, [x29, #-16]
  4069c8:	stur	x2, [x29, #-24]
  4069cc:	stur	xzr, [x29, #-56]
  4069d0:	stur	w8, [x29, #-60]
  4069d4:	stur	wzr, [x29, #-64]
  4069d8:	stur	wzr, [x29, #-68]
  4069dc:	stur	wzr, [x29, #-72]
  4069e0:	ldur	x9, [x29, #-16]
  4069e4:	str	xzr, [x9]
  4069e8:	ldur	x9, [x29, #-8]
  4069ec:	cbz	x9, 4069fc <tigetstr@plt+0x448c>
  4069f0:	ldur	x8, [x29, #-8]
  4069f4:	ldrb	w9, [x8]
  4069f8:	cbnz	w9, 406a08 <tigetstr@plt+0x4498>
  4069fc:	mov	w8, #0xffffffea            	// #-22
  406a00:	stur	w8, [x29, #-64]
  406a04:	b	406f30 <tigetstr@plt+0x49c0>
  406a08:	ldur	x8, [x29, #-8]
  406a0c:	stur	x8, [x29, #-32]
  406a10:	bl	402370 <__ctype_b_loc@plt>
  406a14:	ldr	x8, [x0]
  406a18:	ldur	x9, [x29, #-32]
  406a1c:	ldrb	w10, [x9]
  406a20:	ldrh	w10, [x8, w10, sxtw #1]
  406a24:	and	w10, w10, #0x2000
  406a28:	cbz	w10, 406a3c <tigetstr@plt+0x44cc>
  406a2c:	ldur	x8, [x29, #-32]
  406a30:	add	x8, x8, #0x1
  406a34:	stur	x8, [x29, #-32]
  406a38:	b	406a10 <tigetstr@plt+0x44a0>
  406a3c:	ldur	x8, [x29, #-32]
  406a40:	ldrsb	w9, [x8]
  406a44:	cmp	w9, #0x2d
  406a48:	b.ne	406a58 <tigetstr@plt+0x44e8>  // b.any
  406a4c:	mov	w8, #0xffffffea            	// #-22
  406a50:	stur	w8, [x29, #-64]
  406a54:	b	406f30 <tigetstr@plt+0x49c0>
  406a58:	bl	4024d0 <__errno_location@plt>
  406a5c:	mov	w8, wzr
  406a60:	str	wzr, [x0]
  406a64:	sub	x1, x29, #0x28
  406a68:	mov	x9, xzr
  406a6c:	stur	x9, [x29, #-40]
  406a70:	ldur	x0, [x29, #-8]
  406a74:	mov	w2, w8
  406a78:	bl	4022f0 <strtoumax@plt>
  406a7c:	stur	x0, [x29, #-48]
  406a80:	ldur	x9, [x29, #-40]
  406a84:	ldur	x10, [x29, #-8]
  406a88:	cmp	x9, x10
  406a8c:	b.eq	406ab4 <tigetstr@plt+0x4544>  // b.none
  406a90:	bl	4024d0 <__errno_location@plt>
  406a94:	ldr	w8, [x0]
  406a98:	cbz	w8, 406aec <tigetstr@plt+0x457c>
  406a9c:	ldur	x8, [x29, #-48]
  406aa0:	mov	x9, #0xffffffffffffffff    	// #-1
  406aa4:	cmp	x8, x9
  406aa8:	b.eq	406ab4 <tigetstr@plt+0x4544>  // b.none
  406aac:	ldur	x8, [x29, #-48]
  406ab0:	cbnz	x8, 406aec <tigetstr@plt+0x457c>
  406ab4:	bl	4024d0 <__errno_location@plt>
  406ab8:	ldr	w8, [x0]
  406abc:	cbz	w8, 406ad8 <tigetstr@plt+0x4568>
  406ac0:	bl	4024d0 <__errno_location@plt>
  406ac4:	ldr	w8, [x0]
  406ac8:	mov	w9, wzr
  406acc:	subs	w8, w9, w8
  406ad0:	str	w8, [sp, #28]
  406ad4:	b	406ae0 <tigetstr@plt+0x4570>
  406ad8:	mov	w8, #0xffffffea            	// #-22
  406adc:	str	w8, [sp, #28]
  406ae0:	ldr	w8, [sp, #28]
  406ae4:	stur	w8, [x29, #-64]
  406ae8:	b	406f30 <tigetstr@plt+0x49c0>
  406aec:	ldur	x8, [x29, #-40]
  406af0:	cbz	x8, 406b00 <tigetstr@plt+0x4590>
  406af4:	ldur	x8, [x29, #-40]
  406af8:	ldrb	w9, [x8]
  406afc:	cbnz	w9, 406b04 <tigetstr@plt+0x4594>
  406b00:	b	406f24 <tigetstr@plt+0x49b4>
  406b04:	ldur	x8, [x29, #-40]
  406b08:	stur	x8, [x29, #-32]
  406b0c:	ldur	x8, [x29, #-32]
  406b10:	ldrsb	w9, [x8, #1]
  406b14:	cmp	w9, #0x69
  406b18:	b.ne	406b54 <tigetstr@plt+0x45e4>  // b.any
  406b1c:	ldur	x8, [x29, #-32]
  406b20:	ldrsb	w9, [x8, #2]
  406b24:	cmp	w9, #0x42
  406b28:	b.eq	406b3c <tigetstr@plt+0x45cc>  // b.none
  406b2c:	ldur	x8, [x29, #-32]
  406b30:	ldrsb	w9, [x8, #2]
  406b34:	cmp	w9, #0x62
  406b38:	b.ne	406b54 <tigetstr@plt+0x45e4>  // b.any
  406b3c:	ldur	x8, [x29, #-32]
  406b40:	ldrb	w9, [x8, #3]
  406b44:	cbnz	w9, 406b54 <tigetstr@plt+0x45e4>
  406b48:	mov	w8, #0x400                 	// #1024
  406b4c:	stur	w8, [x29, #-60]
  406b50:	b	406d68 <tigetstr@plt+0x47f8>
  406b54:	ldur	x8, [x29, #-32]
  406b58:	ldrsb	w9, [x8, #1]
  406b5c:	cmp	w9, #0x42
  406b60:	b.eq	406b74 <tigetstr@plt+0x4604>  // b.none
  406b64:	ldur	x8, [x29, #-32]
  406b68:	ldrsb	w9, [x8, #1]
  406b6c:	cmp	w9, #0x62
  406b70:	b.ne	406b8c <tigetstr@plt+0x461c>  // b.any
  406b74:	ldur	x8, [x29, #-32]
  406b78:	ldrb	w9, [x8, #2]
  406b7c:	cbnz	w9, 406b8c <tigetstr@plt+0x461c>
  406b80:	mov	w8, #0x3e8                 	// #1000
  406b84:	stur	w8, [x29, #-60]
  406b88:	b	406d68 <tigetstr@plt+0x47f8>
  406b8c:	ldur	x8, [x29, #-32]
  406b90:	ldrb	w9, [x8, #1]
  406b94:	cbz	w9, 406d68 <tigetstr@plt+0x47f8>
  406b98:	bl	402110 <localeconv@plt>
  406b9c:	stur	x0, [x29, #-88]
  406ba0:	ldur	x8, [x29, #-88]
  406ba4:	cbz	x8, 406bb8 <tigetstr@plt+0x4648>
  406ba8:	ldur	x8, [x29, #-88]
  406bac:	ldr	x8, [x8]
  406bb0:	str	x8, [sp, #16]
  406bb4:	b	406bc0 <tigetstr@plt+0x4650>
  406bb8:	mov	x8, xzr
  406bbc:	str	x8, [sp, #16]
  406bc0:	ldr	x8, [sp, #16]
  406bc4:	str	x8, [sp, #96]
  406bc8:	ldr	x8, [sp, #96]
  406bcc:	cbz	x8, 406be0 <tigetstr@plt+0x4670>
  406bd0:	ldr	x0, [sp, #96]
  406bd4:	bl	401f80 <strlen@plt>
  406bd8:	str	x0, [sp, #8]
  406bdc:	b	406be8 <tigetstr@plt+0x4678>
  406be0:	mov	x8, xzr
  406be4:	str	x8, [sp, #8]
  406be8:	ldr	x8, [sp, #8]
  406bec:	str	x8, [sp, #88]
  406bf0:	ldur	x8, [x29, #-56]
  406bf4:	cbnz	x8, 406d5c <tigetstr@plt+0x47ec>
  406bf8:	ldur	x8, [x29, #-32]
  406bfc:	ldrsb	w9, [x8]
  406c00:	cbz	w9, 406d5c <tigetstr@plt+0x47ec>
  406c04:	ldr	x8, [sp, #96]
  406c08:	cbz	x8, 406d5c <tigetstr@plt+0x47ec>
  406c0c:	ldr	x0, [sp, #96]
  406c10:	ldur	x1, [x29, #-32]
  406c14:	ldr	x2, [sp, #88]
  406c18:	bl	4021c0 <strncmp@plt>
  406c1c:	cbnz	w0, 406d5c <tigetstr@plt+0x47ec>
  406c20:	ldur	x8, [x29, #-32]
  406c24:	ldr	x9, [sp, #88]
  406c28:	add	x8, x8, x9
  406c2c:	str	x8, [sp, #80]
  406c30:	ldr	x8, [sp, #80]
  406c34:	stur	x8, [x29, #-32]
  406c38:	ldur	x8, [x29, #-32]
  406c3c:	ldrsb	w9, [x8]
  406c40:	cmp	w9, #0x30
  406c44:	b.ne	406c64 <tigetstr@plt+0x46f4>  // b.any
  406c48:	ldur	w8, [x29, #-72]
  406c4c:	add	w8, w8, #0x1
  406c50:	stur	w8, [x29, #-72]
  406c54:	ldur	x8, [x29, #-32]
  406c58:	add	x8, x8, #0x1
  406c5c:	stur	x8, [x29, #-32]
  406c60:	b	406c38 <tigetstr@plt+0x46c8>
  406c64:	ldur	x8, [x29, #-32]
  406c68:	str	x8, [sp, #80]
  406c6c:	bl	402370 <__ctype_b_loc@plt>
  406c70:	ldr	x8, [x0]
  406c74:	ldr	x9, [sp, #80]
  406c78:	ldrsb	x9, [x9]
  406c7c:	ldrh	w10, [x8, x9, lsl #1]
  406c80:	and	w10, w10, #0x800
  406c84:	cbz	w10, 406d20 <tigetstr@plt+0x47b0>
  406c88:	bl	4024d0 <__errno_location@plt>
  406c8c:	mov	w8, wzr
  406c90:	str	wzr, [x0]
  406c94:	sub	x1, x29, #0x28
  406c98:	mov	x9, xzr
  406c9c:	stur	x9, [x29, #-40]
  406ca0:	ldr	x0, [sp, #80]
  406ca4:	mov	w2, w8
  406ca8:	bl	4022f0 <strtoumax@plt>
  406cac:	stur	x0, [x29, #-56]
  406cb0:	ldur	x9, [x29, #-40]
  406cb4:	ldr	x10, [sp, #80]
  406cb8:	cmp	x9, x10
  406cbc:	b.eq	406ce4 <tigetstr@plt+0x4774>  // b.none
  406cc0:	bl	4024d0 <__errno_location@plt>
  406cc4:	ldr	w8, [x0]
  406cc8:	cbz	w8, 406d1c <tigetstr@plt+0x47ac>
  406ccc:	ldur	x8, [x29, #-56]
  406cd0:	mov	x9, #0xffffffffffffffff    	// #-1
  406cd4:	cmp	x8, x9
  406cd8:	b.eq	406ce4 <tigetstr@plt+0x4774>  // b.none
  406cdc:	ldur	x8, [x29, #-56]
  406ce0:	cbnz	x8, 406d1c <tigetstr@plt+0x47ac>
  406ce4:	bl	4024d0 <__errno_location@plt>
  406ce8:	ldr	w8, [x0]
  406cec:	cbz	w8, 406d08 <tigetstr@plt+0x4798>
  406cf0:	bl	4024d0 <__errno_location@plt>
  406cf4:	ldr	w8, [x0]
  406cf8:	mov	w9, wzr
  406cfc:	subs	w8, w9, w8
  406d00:	str	w8, [sp, #4]
  406d04:	b	406d10 <tigetstr@plt+0x47a0>
  406d08:	mov	w8, #0xffffffea            	// #-22
  406d0c:	str	w8, [sp, #4]
  406d10:	ldr	w8, [sp, #4]
  406d14:	stur	w8, [x29, #-64]
  406d18:	b	406f30 <tigetstr@plt+0x49c0>
  406d1c:	b	406d28 <tigetstr@plt+0x47b8>
  406d20:	ldur	x8, [x29, #-32]
  406d24:	stur	x8, [x29, #-40]
  406d28:	ldur	x8, [x29, #-56]
  406d2c:	cbz	x8, 406d50 <tigetstr@plt+0x47e0>
  406d30:	ldur	x8, [x29, #-40]
  406d34:	cbz	x8, 406d44 <tigetstr@plt+0x47d4>
  406d38:	ldur	x8, [x29, #-40]
  406d3c:	ldrb	w9, [x8]
  406d40:	cbnz	w9, 406d50 <tigetstr@plt+0x47e0>
  406d44:	mov	w8, #0xffffffea            	// #-22
  406d48:	stur	w8, [x29, #-64]
  406d4c:	b	406f30 <tigetstr@plt+0x49c0>
  406d50:	ldur	x8, [x29, #-40]
  406d54:	stur	x8, [x29, #-32]
  406d58:	b	406b0c <tigetstr@plt+0x459c>
  406d5c:	mov	w8, #0xffffffea            	// #-22
  406d60:	stur	w8, [x29, #-64]
  406d64:	b	406f30 <tigetstr@plt+0x49c0>
  406d68:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  406d6c:	add	x8, x8, #0x458
  406d70:	ldr	x0, [x8]
  406d74:	ldur	x8, [x29, #-32]
  406d78:	ldrsb	w1, [x8]
  406d7c:	bl	402400 <strchr@plt>
  406d80:	stur	x0, [x29, #-80]
  406d84:	ldur	x8, [x29, #-80]
  406d88:	cbz	x8, 406dac <tigetstr@plt+0x483c>
  406d8c:	ldur	x8, [x29, #-80]
  406d90:	adrp	x9, 41f000 <tigetstr@plt+0x1ca90>
  406d94:	add	x9, x9, #0x458
  406d98:	ldr	x9, [x9]
  406d9c:	subs	x8, x8, x9
  406da0:	add	x8, x8, #0x1
  406da4:	stur	w8, [x29, #-68]
  406da8:	b	406dfc <tigetstr@plt+0x488c>
  406dac:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  406db0:	add	x8, x8, #0x460
  406db4:	ldr	x0, [x8]
  406db8:	ldur	x8, [x29, #-32]
  406dbc:	ldrsb	w1, [x8]
  406dc0:	bl	402400 <strchr@plt>
  406dc4:	stur	x0, [x29, #-80]
  406dc8:	ldur	x8, [x29, #-80]
  406dcc:	cbz	x8, 406df0 <tigetstr@plt+0x4880>
  406dd0:	ldur	x8, [x29, #-80]
  406dd4:	adrp	x9, 41f000 <tigetstr@plt+0x1ca90>
  406dd8:	add	x9, x9, #0x460
  406ddc:	ldr	x9, [x9]
  406de0:	subs	x8, x8, x9
  406de4:	add	x8, x8, #0x1
  406de8:	stur	w8, [x29, #-68]
  406dec:	b	406dfc <tigetstr@plt+0x488c>
  406df0:	mov	w8, #0xffffffea            	// #-22
  406df4:	stur	w8, [x29, #-64]
  406df8:	b	406f30 <tigetstr@plt+0x49c0>
  406dfc:	ldur	w1, [x29, #-60]
  406e00:	ldur	w2, [x29, #-68]
  406e04:	sub	x0, x29, #0x30
  406e08:	bl	406f6c <tigetstr@plt+0x49fc>
  406e0c:	stur	w0, [x29, #-64]
  406e10:	ldur	x8, [x29, #-24]
  406e14:	cbz	x8, 406e24 <tigetstr@plt+0x48b4>
  406e18:	ldur	w8, [x29, #-68]
  406e1c:	ldur	x9, [x29, #-24]
  406e20:	str	w8, [x9]
  406e24:	ldur	x8, [x29, #-56]
  406e28:	cbz	x8, 406f24 <tigetstr@plt+0x49b4>
  406e2c:	ldur	w8, [x29, #-68]
  406e30:	cbz	w8, 406f24 <tigetstr@plt+0x49b4>
  406e34:	mov	x8, #0xa                   	// #10
  406e38:	str	x8, [sp, #64]
  406e3c:	mov	x8, #0x1                   	// #1
  406e40:	str	x8, [sp, #56]
  406e44:	add	x0, sp, #0x30
  406e48:	str	x8, [sp, #48]
  406e4c:	ldur	w1, [x29, #-60]
  406e50:	ldur	w2, [x29, #-68]
  406e54:	bl	406f6c <tigetstr@plt+0x49fc>
  406e58:	ldr	x8, [sp, #64]
  406e5c:	ldur	x9, [x29, #-56]
  406e60:	cmp	x8, x9
  406e64:	b.cs	406e7c <tigetstr@plt+0x490c>  // b.hs, b.nlast
  406e68:	ldr	x8, [sp, #64]
  406e6c:	mov	x9, #0xa                   	// #10
  406e70:	mul	x8, x8, x9
  406e74:	str	x8, [sp, #64]
  406e78:	b	406e58 <tigetstr@plt+0x48e8>
  406e7c:	str	wzr, [sp, #76]
  406e80:	ldr	w8, [sp, #76]
  406e84:	ldur	w9, [x29, #-72]
  406e88:	cmp	w8, w9
  406e8c:	b.ge	406eb0 <tigetstr@plt+0x4940>  // b.tcont
  406e90:	ldr	x8, [sp, #64]
  406e94:	mov	x9, #0xa                   	// #10
  406e98:	mul	x8, x8, x9
  406e9c:	str	x8, [sp, #64]
  406ea0:	ldr	w8, [sp, #76]
  406ea4:	add	w8, w8, #0x1
  406ea8:	str	w8, [sp, #76]
  406eac:	b	406e80 <tigetstr@plt+0x4910>
  406eb0:	ldur	x8, [x29, #-56]
  406eb4:	mov	x9, #0xa                   	// #10
  406eb8:	udiv	x10, x8, x9
  406ebc:	mul	x10, x10, x9
  406ec0:	subs	x8, x8, x10
  406ec4:	str	w8, [sp, #44]
  406ec8:	ldr	x10, [sp, #64]
  406ecc:	ldr	x11, [sp, #56]
  406ed0:	udiv	x10, x10, x11
  406ed4:	str	x10, [sp, #32]
  406ed8:	ldur	x10, [x29, #-56]
  406edc:	udiv	x10, x10, x9
  406ee0:	stur	x10, [x29, #-56]
  406ee4:	ldr	x10, [sp, #56]
  406ee8:	mul	x9, x10, x9
  406eec:	str	x9, [sp, #56]
  406ef0:	ldr	w8, [sp, #44]
  406ef4:	cbz	w8, 406f1c <tigetstr@plt+0x49ac>
  406ef8:	ldr	x8, [sp, #48]
  406efc:	ldr	x9, [sp, #32]
  406f00:	ldr	w10, [sp, #44]
  406f04:	mov	w11, w10
  406f08:	udiv	x9, x9, x11
  406f0c:	udiv	x8, x8, x9
  406f10:	ldur	x9, [x29, #-48]
  406f14:	add	x8, x9, x8
  406f18:	stur	x8, [x29, #-48]
  406f1c:	ldur	x8, [x29, #-56]
  406f20:	cbnz	x8, 406eb0 <tigetstr@plt+0x4940>
  406f24:	ldur	x8, [x29, #-48]
  406f28:	ldur	x9, [x29, #-16]
  406f2c:	str	x8, [x9]
  406f30:	ldur	w8, [x29, #-64]
  406f34:	cmp	w8, #0x0
  406f38:	cset	w8, ge  // ge = tcont
  406f3c:	tbnz	w8, #0, 406f5c <tigetstr@plt+0x49ec>
  406f40:	ldur	w8, [x29, #-64]
  406f44:	mov	w9, wzr
  406f48:	subs	w8, w9, w8
  406f4c:	str	w8, [sp]
  406f50:	bl	4024d0 <__errno_location@plt>
  406f54:	ldr	w8, [sp]
  406f58:	str	w8, [x0]
  406f5c:	ldur	w0, [x29, #-64]
  406f60:	ldp	x29, x30, [sp, #192]
  406f64:	add	sp, sp, #0xd0
  406f68:	ret
  406f6c:	sub	sp, sp, #0x20
  406f70:	str	x0, [sp, #16]
  406f74:	str	w1, [sp, #12]
  406f78:	str	w2, [sp, #8]
  406f7c:	ldr	w8, [sp, #8]
  406f80:	subs	w9, w8, #0x1
  406f84:	str	w9, [sp, #8]
  406f88:	cbz	w8, 406fcc <tigetstr@plt+0x4a5c>
  406f8c:	ldrsw	x8, [sp, #12]
  406f90:	mov	x9, #0xffffffffffffffff    	// #-1
  406f94:	udiv	x8, x9, x8
  406f98:	ldr	x9, [sp, #16]
  406f9c:	ldr	x9, [x9]
  406fa0:	cmp	x8, x9
  406fa4:	b.cs	406fb4 <tigetstr@plt+0x4a44>  // b.hs, b.nlast
  406fa8:	mov	w8, #0xffffffde            	// #-34
  406fac:	str	w8, [sp, #28]
  406fb0:	b	406fd0 <tigetstr@plt+0x4a60>
  406fb4:	ldrsw	x8, [sp, #12]
  406fb8:	ldr	x9, [sp, #16]
  406fbc:	ldr	x10, [x9]
  406fc0:	mul	x8, x10, x8
  406fc4:	str	x8, [x9]
  406fc8:	b	406f7c <tigetstr@plt+0x4a0c>
  406fcc:	str	wzr, [sp, #28]
  406fd0:	ldr	w0, [sp, #28]
  406fd4:	add	sp, sp, #0x20
  406fd8:	ret
  406fdc:	sub	sp, sp, #0x20
  406fe0:	stp	x29, x30, [sp, #16]
  406fe4:	add	x29, sp, #0x10
  406fe8:	mov	x8, xzr
  406fec:	str	x0, [sp, #8]
  406ff0:	str	x1, [sp]
  406ff4:	ldr	x0, [sp, #8]
  406ff8:	ldr	x1, [sp]
  406ffc:	mov	x2, x8
  407000:	bl	4069b0 <tigetstr@plt+0x4440>
  407004:	ldp	x29, x30, [sp, #16]
  407008:	add	sp, sp, #0x20
  40700c:	ret
  407010:	sub	sp, sp, #0x30
  407014:	stp	x29, x30, [sp, #32]
  407018:	add	x29, sp, #0x20
  40701c:	stur	x0, [x29, #-8]
  407020:	str	x1, [sp, #16]
  407024:	ldur	x8, [x29, #-8]
  407028:	str	x8, [sp, #8]
  40702c:	ldr	x8, [sp, #8]
  407030:	mov	w9, #0x0                   	// #0
  407034:	str	w9, [sp, #4]
  407038:	cbz	x8, 407070 <tigetstr@plt+0x4b00>
  40703c:	ldr	x8, [sp, #8]
  407040:	ldrsb	w9, [x8]
  407044:	mov	w10, #0x0                   	// #0
  407048:	str	w10, [sp, #4]
  40704c:	cbz	w9, 407070 <tigetstr@plt+0x4b00>
  407050:	bl	402370 <__ctype_b_loc@plt>
  407054:	ldr	x8, [x0]
  407058:	ldr	x9, [sp, #8]
  40705c:	ldrb	w10, [x9]
  407060:	ldrh	w10, [x8, w10, sxtw #1]
  407064:	tst	w10, #0x800
  407068:	cset	w10, ne  // ne = any
  40706c:	str	w10, [sp, #4]
  407070:	ldr	w8, [sp, #4]
  407074:	tbnz	w8, #0, 40707c <tigetstr@plt+0x4b0c>
  407078:	b	40708c <tigetstr@plt+0x4b1c>
  40707c:	ldr	x8, [sp, #8]
  407080:	add	x8, x8, #0x1
  407084:	str	x8, [sp, #8]
  407088:	b	40702c <tigetstr@plt+0x4abc>
  40708c:	ldr	x8, [sp, #16]
  407090:	cbz	x8, 4070a0 <tigetstr@plt+0x4b30>
  407094:	ldr	x8, [sp, #8]
  407098:	ldr	x9, [sp, #16]
  40709c:	str	x8, [x9]
  4070a0:	ldr	x8, [sp, #8]
  4070a4:	mov	w9, #0x0                   	// #0
  4070a8:	str	w9, [sp]
  4070ac:	cbz	x8, 4070e0 <tigetstr@plt+0x4b70>
  4070b0:	ldr	x8, [sp, #8]
  4070b4:	ldur	x9, [x29, #-8]
  4070b8:	mov	w10, #0x0                   	// #0
  4070bc:	cmp	x8, x9
  4070c0:	str	w10, [sp]
  4070c4:	b.ls	4070e0 <tigetstr@plt+0x4b70>  // b.plast
  4070c8:	ldr	x8, [sp, #8]
  4070cc:	ldrb	w9, [x8]
  4070d0:	cmp	w9, #0x0
  4070d4:	cset	w9, ne  // ne = any
  4070d8:	eor	w9, w9, #0x1
  4070dc:	str	w9, [sp]
  4070e0:	ldr	w8, [sp]
  4070e4:	and	w0, w8, #0x1
  4070e8:	ldp	x29, x30, [sp, #32]
  4070ec:	add	sp, sp, #0x30
  4070f0:	ret
  4070f4:	sub	sp, sp, #0x30
  4070f8:	stp	x29, x30, [sp, #32]
  4070fc:	add	x29, sp, #0x20
  407100:	stur	x0, [x29, #-8]
  407104:	str	x1, [sp, #16]
  407108:	ldur	x8, [x29, #-8]
  40710c:	str	x8, [sp, #8]
  407110:	ldr	x8, [sp, #8]
  407114:	mov	w9, #0x0                   	// #0
  407118:	str	w9, [sp, #4]
  40711c:	cbz	x8, 407154 <tigetstr@plt+0x4be4>
  407120:	ldr	x8, [sp, #8]
  407124:	ldrsb	w9, [x8]
  407128:	mov	w10, #0x0                   	// #0
  40712c:	str	w10, [sp, #4]
  407130:	cbz	w9, 407154 <tigetstr@plt+0x4be4>
  407134:	bl	402370 <__ctype_b_loc@plt>
  407138:	ldr	x8, [x0]
  40713c:	ldr	x9, [sp, #8]
  407140:	ldrb	w10, [x9]
  407144:	ldrh	w10, [x8, w10, sxtw #1]
  407148:	tst	w10, #0x1000
  40714c:	cset	w10, ne  // ne = any
  407150:	str	w10, [sp, #4]
  407154:	ldr	w8, [sp, #4]
  407158:	tbnz	w8, #0, 407160 <tigetstr@plt+0x4bf0>
  40715c:	b	407170 <tigetstr@plt+0x4c00>
  407160:	ldr	x8, [sp, #8]
  407164:	add	x8, x8, #0x1
  407168:	str	x8, [sp, #8]
  40716c:	b	407110 <tigetstr@plt+0x4ba0>
  407170:	ldr	x8, [sp, #16]
  407174:	cbz	x8, 407184 <tigetstr@plt+0x4c14>
  407178:	ldr	x8, [sp, #8]
  40717c:	ldr	x9, [sp, #16]
  407180:	str	x8, [x9]
  407184:	ldr	x8, [sp, #8]
  407188:	mov	w9, #0x0                   	// #0
  40718c:	str	w9, [sp]
  407190:	cbz	x8, 4071c4 <tigetstr@plt+0x4c54>
  407194:	ldr	x8, [sp, #8]
  407198:	ldur	x9, [x29, #-8]
  40719c:	mov	w10, #0x0                   	// #0
  4071a0:	cmp	x8, x9
  4071a4:	str	w10, [sp]
  4071a8:	b.ls	4071c4 <tigetstr@plt+0x4c54>  // b.plast
  4071ac:	ldr	x8, [sp, #8]
  4071b0:	ldrb	w9, [x8]
  4071b4:	cmp	w9, #0x0
  4071b8:	cset	w9, ne  // ne = any
  4071bc:	eor	w9, w9, #0x1
  4071c0:	str	w9, [sp]
  4071c4:	ldr	w8, [sp]
  4071c8:	and	w0, w8, #0x1
  4071cc:	ldp	x29, x30, [sp, #32]
  4071d0:	add	sp, sp, #0x30
  4071d4:	ret
  4071d8:	sub	sp, sp, #0x150
  4071dc:	stp	x29, x30, [sp, #304]
  4071e0:	str	x28, [sp, #320]
  4071e4:	add	x29, sp, #0x130
  4071e8:	str	q7, [sp, #160]
  4071ec:	str	q6, [sp, #144]
  4071f0:	str	q5, [sp, #128]
  4071f4:	str	q4, [sp, #112]
  4071f8:	str	q3, [sp, #96]
  4071fc:	str	q2, [sp, #80]
  407200:	str	q1, [sp, #64]
  407204:	str	q0, [sp, #48]
  407208:	stur	x7, [x29, #-80]
  40720c:	stur	x6, [x29, #-88]
  407210:	stur	x5, [x29, #-96]
  407214:	stur	x4, [x29, #-104]
  407218:	stur	x3, [x29, #-112]
  40721c:	stur	x2, [x29, #-120]
  407220:	stur	x0, [x29, #-16]
  407224:	stur	x1, [x29, #-24]
  407228:	mov	w8, #0xffffff80            	// #-128
  40722c:	stur	w8, [x29, #-44]
  407230:	mov	w8, #0xffffffd0            	// #-48
  407234:	stur	w8, [x29, #-48]
  407238:	add	x9, sp, #0x30
  40723c:	add	x9, x9, #0x80
  407240:	stur	x9, [x29, #-56]
  407244:	sub	x9, x29, #0x78
  407248:	add	x9, x9, #0x30
  40724c:	stur	x9, [x29, #-64]
  407250:	add	x9, x29, #0x20
  407254:	stur	x9, [x29, #-72]
  407258:	b	40725c <tigetstr@plt+0x4cec>
  40725c:	sub	x8, x29, #0x48
  407260:	add	x8, x8, #0x18
  407264:	ldur	w9, [x29, #-48]
  407268:	mov	w10, w9
  40726c:	str	x8, [sp, #40]
  407270:	str	w10, [sp, #36]
  407274:	tbz	w9, #31, 4072ac <tigetstr@plt+0x4d3c>
  407278:	b	40727c <tigetstr@plt+0x4d0c>
  40727c:	ldr	w8, [sp, #36]
  407280:	add	w9, w8, #0x8
  407284:	ldr	x10, [sp, #40]
  407288:	str	w9, [x10]
  40728c:	subs	w9, w9, #0x0
  407290:	b.gt	4072ac <tigetstr@plt+0x4d3c>
  407294:	b	407298 <tigetstr@plt+0x4d28>
  407298:	ldur	x8, [x29, #-64]
  40729c:	ldr	w9, [sp, #36]
  4072a0:	add	x8, x8, w9, sxtw
  4072a4:	str	x8, [sp, #24]
  4072a8:	b	4072c0 <tigetstr@plt+0x4d50>
  4072ac:	ldur	x8, [x29, #-72]
  4072b0:	add	x9, x8, #0x8
  4072b4:	stur	x9, [x29, #-72]
  4072b8:	str	x8, [sp, #24]
  4072bc:	b	4072c0 <tigetstr@plt+0x4d50>
  4072c0:	ldr	x8, [sp, #24]
  4072c4:	ldr	x8, [x8]
  4072c8:	stur	x8, [x29, #-32]
  4072cc:	ldur	x8, [x29, #-32]
  4072d0:	cbnz	x8, 4072dc <tigetstr@plt+0x4d6c>
  4072d4:	b	4072d8 <tigetstr@plt+0x4d68>
  4072d8:	b	4073b0 <tigetstr@plt+0x4e40>
  4072dc:	sub	x8, x29, #0x48
  4072e0:	add	x8, x8, #0x18
  4072e4:	ldur	w9, [x29, #-48]
  4072e8:	mov	w10, w9
  4072ec:	str	x8, [sp, #16]
  4072f0:	str	w10, [sp, #12]
  4072f4:	tbz	w9, #31, 40732c <tigetstr@plt+0x4dbc>
  4072f8:	b	4072fc <tigetstr@plt+0x4d8c>
  4072fc:	ldr	w8, [sp, #12]
  407300:	add	w9, w8, #0x8
  407304:	ldr	x10, [sp, #16]
  407308:	str	w9, [x10]
  40730c:	subs	w9, w9, #0x0
  407310:	b.gt	40732c <tigetstr@plt+0x4dbc>
  407314:	b	407318 <tigetstr@plt+0x4da8>
  407318:	ldur	x8, [x29, #-64]
  40731c:	ldr	w9, [sp, #12]
  407320:	add	x8, x8, w9, sxtw
  407324:	str	x8, [sp]
  407328:	b	407340 <tigetstr@plt+0x4dd0>
  40732c:	ldur	x8, [x29, #-72]
  407330:	add	x9, x8, #0x8
  407334:	stur	x9, [x29, #-72]
  407338:	str	x8, [sp]
  40733c:	b	407340 <tigetstr@plt+0x4dd0>
  407340:	ldr	x8, [sp]
  407344:	ldr	x8, [x8]
  407348:	stur	x8, [x29, #-40]
  40734c:	ldur	x8, [x29, #-40]
  407350:	cbnz	x8, 40735c <tigetstr@plt+0x4dec>
  407354:	b	407358 <tigetstr@plt+0x4de8>
  407358:	b	4073b0 <tigetstr@plt+0x4e40>
  40735c:	ldur	x0, [x29, #-16]
  407360:	ldur	x1, [x29, #-32]
  407364:	bl	402350 <strcmp@plt>
  407368:	cbnz	w0, 40737c <tigetstr@plt+0x4e0c>
  40736c:	b	407370 <tigetstr@plt+0x4e00>
  407370:	mov	w8, #0x1                   	// #1
  407374:	stur	w8, [x29, #-4]
  407378:	b	4073cc <tigetstr@plt+0x4e5c>
  40737c:	ldur	x0, [x29, #-16]
  407380:	ldur	x1, [x29, #-40]
  407384:	bl	402350 <strcmp@plt>
  407388:	cbnz	w0, 40739c <tigetstr@plt+0x4e2c>
  40738c:	b	407390 <tigetstr@plt+0x4e20>
  407390:	mov	w8, wzr
  407394:	stur	w8, [x29, #-4]
  407398:	b	4073cc <tigetstr@plt+0x4e5c>
  40739c:	b	4073a0 <tigetstr@plt+0x4e30>
  4073a0:	b	4073a4 <tigetstr@plt+0x4e34>
  4073a4:	mov	w8, #0x1                   	// #1
  4073a8:	cbnz	w8, 40725c <tigetstr@plt+0x4cec>
  4073ac:	b	4073b0 <tigetstr@plt+0x4e40>
  4073b0:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  4073b4:	ldr	w0, [x8, #1104]
  4073b8:	ldur	x2, [x29, #-24]
  4073bc:	ldur	x3, [x29, #-16]
  4073c0:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  4073c4:	add	x1, x1, #0xdf4
  4073c8:	bl	402470 <errx@plt>
  4073cc:	ldur	w0, [x29, #-4]
  4073d0:	ldr	x28, [sp, #320]
  4073d4:	ldp	x29, x30, [sp, #304]
  4073d8:	add	sp, sp, #0x150
  4073dc:	ret
  4073e0:	sub	sp, sp, #0x20
  4073e4:	str	x0, [sp, #16]
  4073e8:	str	x1, [sp, #8]
  4073ec:	str	w2, [sp, #4]
  4073f0:	ldr	x8, [sp, #8]
  4073f4:	subs	x9, x8, #0x1
  4073f8:	str	x9, [sp, #8]
  4073fc:	mov	w10, #0x0                   	// #0
  407400:	str	w10, [sp]
  407404:	cbz	x8, 40741c <tigetstr@plt+0x4eac>
  407408:	ldr	x8, [sp, #16]
  40740c:	ldrsb	w9, [x8]
  407410:	cmp	w9, #0x0
  407414:	cset	w9, ne  // ne = any
  407418:	str	w9, [sp]
  40741c:	ldr	w8, [sp]
  407420:	tbnz	w8, #0, 407428 <tigetstr@plt+0x4eb8>
  407424:	b	407460 <tigetstr@plt+0x4ef0>
  407428:	ldr	x8, [sp, #16]
  40742c:	ldrsb	w9, [x8]
  407430:	ldr	w10, [sp, #4]
  407434:	lsl	w10, w10, #24
  407438:	asr	w10, w10, #24
  40743c:	cmp	w9, w10
  407440:	b.ne	407450 <tigetstr@plt+0x4ee0>  // b.any
  407444:	ldr	x8, [sp, #16]
  407448:	str	x8, [sp, #24]
  40744c:	b	407468 <tigetstr@plt+0x4ef8>
  407450:	ldr	x8, [sp, #16]
  407454:	add	x8, x8, #0x1
  407458:	str	x8, [sp, #16]
  40745c:	b	4073f0 <tigetstr@plt+0x4e80>
  407460:	mov	x8, xzr
  407464:	str	x8, [sp, #24]
  407468:	ldr	x0, [sp, #24]
  40746c:	add	sp, sp, #0x20
  407470:	ret
  407474:	sub	sp, sp, #0x30
  407478:	stp	x29, x30, [sp, #32]
  40747c:	add	x29, sp, #0x20
  407480:	mov	w8, #0xffff8000            	// #-32768
  407484:	stur	x0, [x29, #-8]
  407488:	str	x1, [sp, #16]
  40748c:	ldur	x0, [x29, #-8]
  407490:	ldr	x1, [sp, #16]
  407494:	str	w8, [sp, #8]
  407498:	bl	407500 <tigetstr@plt+0x4f90>
  40749c:	str	w0, [sp, #12]
  4074a0:	ldr	w8, [sp, #12]
  4074a4:	ldr	w9, [sp, #8]
  4074a8:	cmp	w8, w9
  4074ac:	b.lt	4074c0 <tigetstr@plt+0x4f50>  // b.tstop
  4074b0:	ldr	w8, [sp, #12]
  4074b4:	mov	w9, #0x7fff                	// #32767
  4074b8:	cmp	w8, w9
  4074bc:	b.le	4074ec <tigetstr@plt+0x4f7c>
  4074c0:	bl	4024d0 <__errno_location@plt>
  4074c4:	mov	w8, #0x22                  	// #34
  4074c8:	str	w8, [x0]
  4074cc:	adrp	x9, 41f000 <tigetstr@plt+0x1ca90>
  4074d0:	add	x9, x9, #0x450
  4074d4:	ldr	w0, [x9]
  4074d8:	ldr	x2, [sp, #16]
  4074dc:	ldur	x3, [x29, #-8]
  4074e0:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  4074e4:	add	x1, x1, #0xdf4
  4074e8:	bl	402530 <err@plt>
  4074ec:	ldr	w8, [sp, #12]
  4074f0:	mov	w0, w8
  4074f4:	ldp	x29, x30, [sp, #32]
  4074f8:	add	sp, sp, #0x30
  4074fc:	ret
  407500:	sub	sp, sp, #0x30
  407504:	stp	x29, x30, [sp, #32]
  407508:	add	x29, sp, #0x20
  40750c:	mov	x8, #0xffffffff80000000    	// #-2147483648
  407510:	stur	x0, [x29, #-8]
  407514:	str	x1, [sp, #16]
  407518:	ldur	x0, [x29, #-8]
  40751c:	ldr	x1, [sp, #16]
  407520:	str	x8, [sp]
  407524:	bl	407670 <tigetstr@plt+0x5100>
  407528:	str	x0, [sp, #8]
  40752c:	ldr	x8, [sp, #8]
  407530:	ldr	x9, [sp]
  407534:	cmp	x8, x9
  407538:	b.lt	40754c <tigetstr@plt+0x4fdc>  // b.tstop
  40753c:	ldr	x8, [sp, #8]
  407540:	mov	x9, #0x7fffffff            	// #2147483647
  407544:	cmp	x8, x9
  407548:	b.le	407578 <tigetstr@plt+0x5008>
  40754c:	bl	4024d0 <__errno_location@plt>
  407550:	mov	w8, #0x22                  	// #34
  407554:	str	w8, [x0]
  407558:	adrp	x9, 41f000 <tigetstr@plt+0x1ca90>
  40755c:	add	x9, x9, #0x450
  407560:	ldr	w0, [x9]
  407564:	ldr	x2, [sp, #16]
  407568:	ldur	x3, [x29, #-8]
  40756c:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  407570:	add	x1, x1, #0xdf4
  407574:	bl	402530 <err@plt>
  407578:	ldr	x8, [sp, #8]
  40757c:	mov	w0, w8
  407580:	ldp	x29, x30, [sp, #32]
  407584:	add	sp, sp, #0x30
  407588:	ret
  40758c:	sub	sp, sp, #0x20
  407590:	stp	x29, x30, [sp, #16]
  407594:	add	x29, sp, #0x10
  407598:	mov	w2, #0xa                   	// #10
  40759c:	str	x0, [sp, #8]
  4075a0:	str	x1, [sp]
  4075a4:	ldr	x0, [sp, #8]
  4075a8:	ldr	x1, [sp]
  4075ac:	bl	4075bc <tigetstr@plt+0x504c>
  4075b0:	ldp	x29, x30, [sp, #16]
  4075b4:	add	sp, sp, #0x20
  4075b8:	ret
  4075bc:	sub	sp, sp, #0x30
  4075c0:	stp	x29, x30, [sp, #32]
  4075c4:	add	x29, sp, #0x20
  4075c8:	mov	w8, #0xffff                	// #65535
  4075cc:	stur	x0, [x29, #-8]
  4075d0:	str	x1, [sp, #16]
  4075d4:	str	w2, [sp, #12]
  4075d8:	ldur	x0, [x29, #-8]
  4075dc:	ldr	x1, [sp, #16]
  4075e0:	ldr	w2, [sp, #12]
  4075e4:	str	w8, [sp, #4]
  4075e8:	bl	407784 <tigetstr@plt+0x5214>
  4075ec:	str	w0, [sp, #8]
  4075f0:	ldr	w8, [sp, #8]
  4075f4:	ldr	w9, [sp, #4]
  4075f8:	cmp	w8, w9
  4075fc:	b.ls	40762c <tigetstr@plt+0x50bc>  // b.plast
  407600:	bl	4024d0 <__errno_location@plt>
  407604:	mov	w8, #0x22                  	// #34
  407608:	str	w8, [x0]
  40760c:	adrp	x9, 41f000 <tigetstr@plt+0x1ca90>
  407610:	add	x9, x9, #0x450
  407614:	ldr	w0, [x9]
  407618:	ldr	x2, [sp, #16]
  40761c:	ldur	x3, [x29, #-8]
  407620:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  407624:	add	x1, x1, #0xdf4
  407628:	bl	402530 <err@plt>
  40762c:	ldr	w8, [sp, #8]
  407630:	mov	w0, w8
  407634:	ldp	x29, x30, [sp, #32]
  407638:	add	sp, sp, #0x30
  40763c:	ret
  407640:	sub	sp, sp, #0x20
  407644:	stp	x29, x30, [sp, #16]
  407648:	add	x29, sp, #0x10
  40764c:	mov	w2, #0x10                  	// #16
  407650:	str	x0, [sp, #8]
  407654:	str	x1, [sp]
  407658:	ldr	x0, [sp, #8]
  40765c:	ldr	x1, [sp]
  407660:	bl	4075bc <tigetstr@plt+0x504c>
  407664:	ldp	x29, x30, [sp, #16]
  407668:	add	sp, sp, #0x20
  40766c:	ret
  407670:	sub	sp, sp, #0x30
  407674:	stp	x29, x30, [sp, #32]
  407678:	add	x29, sp, #0x20
  40767c:	mov	x8, xzr
  407680:	stur	x0, [x29, #-8]
  407684:	str	x1, [sp, #16]
  407688:	str	x8, [sp]
  40768c:	bl	4024d0 <__errno_location@plt>
  407690:	str	wzr, [x0]
  407694:	ldur	x8, [x29, #-8]
  407698:	cbz	x8, 4076a8 <tigetstr@plt+0x5138>
  40769c:	ldur	x8, [x29, #-8]
  4076a0:	ldrsb	w9, [x8]
  4076a4:	cbnz	w9, 4076ac <tigetstr@plt+0x513c>
  4076a8:	b	407704 <tigetstr@plt+0x5194>
  4076ac:	ldur	x0, [x29, #-8]
  4076b0:	mov	x1, sp
  4076b4:	mov	w2, #0xa                   	// #10
  4076b8:	bl	401fe0 <strtoimax@plt>
  4076bc:	str	x0, [sp, #8]
  4076c0:	bl	4024d0 <__errno_location@plt>
  4076c4:	ldr	w8, [x0]
  4076c8:	cbnz	w8, 4076f0 <tigetstr@plt+0x5180>
  4076cc:	ldur	x8, [x29, #-8]
  4076d0:	ldr	x9, [sp]
  4076d4:	cmp	x8, x9
  4076d8:	b.eq	4076f0 <tigetstr@plt+0x5180>  // b.none
  4076dc:	ldr	x8, [sp]
  4076e0:	cbz	x8, 4076f4 <tigetstr@plt+0x5184>
  4076e4:	ldr	x8, [sp]
  4076e8:	ldrsb	w9, [x8]
  4076ec:	cbz	w9, 4076f4 <tigetstr@plt+0x5184>
  4076f0:	b	407704 <tigetstr@plt+0x5194>
  4076f4:	ldr	x0, [sp, #8]
  4076f8:	ldp	x29, x30, [sp, #32]
  4076fc:	add	sp, sp, #0x30
  407700:	ret
  407704:	bl	4024d0 <__errno_location@plt>
  407708:	ldr	w8, [x0]
  40770c:	cmp	w8, #0x22
  407710:	b.ne	407734 <tigetstr@plt+0x51c4>  // b.any
  407714:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  407718:	add	x8, x8, #0x450
  40771c:	ldr	w0, [x8]
  407720:	ldr	x2, [sp, #16]
  407724:	ldur	x3, [x29, #-8]
  407728:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  40772c:	add	x1, x1, #0xdf4
  407730:	bl	402530 <err@plt>
  407734:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  407738:	add	x8, x8, #0x450
  40773c:	ldr	w0, [x8]
  407740:	ldr	x2, [sp, #16]
  407744:	ldur	x3, [x29, #-8]
  407748:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  40774c:	add	x1, x1, #0xdf4
  407750:	bl	402470 <errx@plt>
  407754:	sub	sp, sp, #0x20
  407758:	stp	x29, x30, [sp, #16]
  40775c:	add	x29, sp, #0x10
  407760:	mov	w2, #0xa                   	// #10
  407764:	str	x0, [sp, #8]
  407768:	str	x1, [sp]
  40776c:	ldr	x0, [sp, #8]
  407770:	ldr	x1, [sp]
  407774:	bl	407784 <tigetstr@plt+0x5214>
  407778:	ldp	x29, x30, [sp, #16]
  40777c:	add	sp, sp, #0x20
  407780:	ret
  407784:	sub	sp, sp, #0x40
  407788:	stp	x29, x30, [sp, #48]
  40778c:	add	x29, sp, #0x30
  407790:	mov	x8, #0xffffffff            	// #4294967295
  407794:	stur	x0, [x29, #-8]
  407798:	stur	x1, [x29, #-16]
  40779c:	stur	w2, [x29, #-20]
  4077a0:	ldur	x0, [x29, #-8]
  4077a4:	ldur	x1, [x29, #-16]
  4077a8:	ldur	w2, [x29, #-20]
  4077ac:	str	x8, [sp, #8]
  4077b0:	bl	407868 <tigetstr@plt+0x52f8>
  4077b4:	str	x0, [sp, #16]
  4077b8:	ldr	x8, [sp, #16]
  4077bc:	ldr	x9, [sp, #8]
  4077c0:	cmp	x8, x9
  4077c4:	b.ls	4077f4 <tigetstr@plt+0x5284>  // b.plast
  4077c8:	bl	4024d0 <__errno_location@plt>
  4077cc:	mov	w8, #0x22                  	// #34
  4077d0:	str	w8, [x0]
  4077d4:	adrp	x9, 41f000 <tigetstr@plt+0x1ca90>
  4077d8:	add	x9, x9, #0x450
  4077dc:	ldr	w0, [x9]
  4077e0:	ldur	x2, [x29, #-16]
  4077e4:	ldur	x3, [x29, #-8]
  4077e8:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  4077ec:	add	x1, x1, #0xdf4
  4077f0:	bl	402530 <err@plt>
  4077f4:	ldr	x8, [sp, #16]
  4077f8:	mov	w0, w8
  4077fc:	ldp	x29, x30, [sp, #48]
  407800:	add	sp, sp, #0x40
  407804:	ret
  407808:	sub	sp, sp, #0x20
  40780c:	stp	x29, x30, [sp, #16]
  407810:	add	x29, sp, #0x10
  407814:	mov	w2, #0x10                  	// #16
  407818:	str	x0, [sp, #8]
  40781c:	str	x1, [sp]
  407820:	ldr	x0, [sp, #8]
  407824:	ldr	x1, [sp]
  407828:	bl	407784 <tigetstr@plt+0x5214>
  40782c:	ldp	x29, x30, [sp, #16]
  407830:	add	sp, sp, #0x20
  407834:	ret
  407838:	sub	sp, sp, #0x20
  40783c:	stp	x29, x30, [sp, #16]
  407840:	add	x29, sp, #0x10
  407844:	mov	w2, #0xa                   	// #10
  407848:	str	x0, [sp, #8]
  40784c:	str	x1, [sp]
  407850:	ldr	x0, [sp, #8]
  407854:	ldr	x1, [sp]
  407858:	bl	407868 <tigetstr@plt+0x52f8>
  40785c:	ldp	x29, x30, [sp, #16]
  407860:	add	sp, sp, #0x20
  407864:	ret
  407868:	sub	sp, sp, #0x40
  40786c:	stp	x29, x30, [sp, #48]
  407870:	add	x29, sp, #0x30
  407874:	mov	x8, xzr
  407878:	stur	x0, [x29, #-8]
  40787c:	stur	x1, [x29, #-16]
  407880:	stur	w2, [x29, #-20]
  407884:	str	x8, [sp, #8]
  407888:	bl	4024d0 <__errno_location@plt>
  40788c:	str	wzr, [x0]
  407890:	ldur	x8, [x29, #-8]
  407894:	cbz	x8, 4078a4 <tigetstr@plt+0x5334>
  407898:	ldur	x8, [x29, #-8]
  40789c:	ldrsb	w9, [x8]
  4078a0:	cbnz	w9, 4078a8 <tigetstr@plt+0x5338>
  4078a4:	b	407900 <tigetstr@plt+0x5390>
  4078a8:	ldur	x0, [x29, #-8]
  4078ac:	ldur	w2, [x29, #-20]
  4078b0:	add	x1, sp, #0x8
  4078b4:	bl	4022f0 <strtoumax@plt>
  4078b8:	str	x0, [sp, #16]
  4078bc:	bl	4024d0 <__errno_location@plt>
  4078c0:	ldr	w8, [x0]
  4078c4:	cbnz	w8, 4078ec <tigetstr@plt+0x537c>
  4078c8:	ldur	x8, [x29, #-8]
  4078cc:	ldr	x9, [sp, #8]
  4078d0:	cmp	x8, x9
  4078d4:	b.eq	4078ec <tigetstr@plt+0x537c>  // b.none
  4078d8:	ldr	x8, [sp, #8]
  4078dc:	cbz	x8, 4078f0 <tigetstr@plt+0x5380>
  4078e0:	ldr	x8, [sp, #8]
  4078e4:	ldrsb	w9, [x8]
  4078e8:	cbz	w9, 4078f0 <tigetstr@plt+0x5380>
  4078ec:	b	407900 <tigetstr@plt+0x5390>
  4078f0:	ldr	x0, [sp, #16]
  4078f4:	ldp	x29, x30, [sp, #48]
  4078f8:	add	sp, sp, #0x40
  4078fc:	ret
  407900:	bl	4024d0 <__errno_location@plt>
  407904:	ldr	w8, [x0]
  407908:	cmp	w8, #0x22
  40790c:	b.ne	407930 <tigetstr@plt+0x53c0>  // b.any
  407910:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  407914:	add	x8, x8, #0x450
  407918:	ldr	w0, [x8]
  40791c:	ldur	x2, [x29, #-16]
  407920:	ldur	x3, [x29, #-8]
  407924:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  407928:	add	x1, x1, #0xdf4
  40792c:	bl	402530 <err@plt>
  407930:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  407934:	add	x8, x8, #0x450
  407938:	ldr	w0, [x8]
  40793c:	ldur	x2, [x29, #-16]
  407940:	ldur	x3, [x29, #-8]
  407944:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  407948:	add	x1, x1, #0xdf4
  40794c:	bl	402470 <errx@plt>
  407950:	sub	sp, sp, #0x20
  407954:	stp	x29, x30, [sp, #16]
  407958:	add	x29, sp, #0x10
  40795c:	mov	w2, #0x10                  	// #16
  407960:	str	x0, [sp, #8]
  407964:	str	x1, [sp]
  407968:	ldr	x0, [sp, #8]
  40796c:	ldr	x1, [sp]
  407970:	bl	407868 <tigetstr@plt+0x52f8>
  407974:	ldp	x29, x30, [sp, #16]
  407978:	add	sp, sp, #0x20
  40797c:	ret
  407980:	sub	sp, sp, #0x30
  407984:	stp	x29, x30, [sp, #32]
  407988:	add	x29, sp, #0x20
  40798c:	mov	x8, xzr
  407990:	stur	x0, [x29, #-8]
  407994:	str	x1, [sp, #16]
  407998:	str	x8, [sp]
  40799c:	bl	4024d0 <__errno_location@plt>
  4079a0:	str	wzr, [x0]
  4079a4:	ldur	x8, [x29, #-8]
  4079a8:	cbz	x8, 4079b8 <tigetstr@plt+0x5448>
  4079ac:	ldur	x8, [x29, #-8]
  4079b0:	ldrsb	w9, [x8]
  4079b4:	cbnz	w9, 4079bc <tigetstr@plt+0x544c>
  4079b8:	b	407a10 <tigetstr@plt+0x54a0>
  4079bc:	ldur	x0, [x29, #-8]
  4079c0:	mov	x1, sp
  4079c4:	bl	402010 <strtod@plt>
  4079c8:	str	d0, [sp, #8]
  4079cc:	bl	4024d0 <__errno_location@plt>
  4079d0:	ldr	w8, [x0]
  4079d4:	cbnz	w8, 4079fc <tigetstr@plt+0x548c>
  4079d8:	ldur	x8, [x29, #-8]
  4079dc:	ldr	x9, [sp]
  4079e0:	cmp	x8, x9
  4079e4:	b.eq	4079fc <tigetstr@plt+0x548c>  // b.none
  4079e8:	ldr	x8, [sp]
  4079ec:	cbz	x8, 407a00 <tigetstr@plt+0x5490>
  4079f0:	ldr	x8, [sp]
  4079f4:	ldrsb	w9, [x8]
  4079f8:	cbz	w9, 407a00 <tigetstr@plt+0x5490>
  4079fc:	b	407a10 <tigetstr@plt+0x54a0>
  407a00:	ldr	d0, [sp, #8]
  407a04:	ldp	x29, x30, [sp, #32]
  407a08:	add	sp, sp, #0x30
  407a0c:	ret
  407a10:	bl	4024d0 <__errno_location@plt>
  407a14:	ldr	w8, [x0]
  407a18:	cmp	w8, #0x22
  407a1c:	b.ne	407a40 <tigetstr@plt+0x54d0>  // b.any
  407a20:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  407a24:	add	x8, x8, #0x450
  407a28:	ldr	w0, [x8]
  407a2c:	ldr	x2, [sp, #16]
  407a30:	ldur	x3, [x29, #-8]
  407a34:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  407a38:	add	x1, x1, #0xdf4
  407a3c:	bl	402530 <err@plt>
  407a40:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  407a44:	add	x8, x8, #0x450
  407a48:	ldr	w0, [x8]
  407a4c:	ldr	x2, [sp, #16]
  407a50:	ldur	x3, [x29, #-8]
  407a54:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  407a58:	add	x1, x1, #0xdf4
  407a5c:	bl	402470 <errx@plt>
  407a60:	sub	sp, sp, #0x30
  407a64:	stp	x29, x30, [sp, #32]
  407a68:	add	x29, sp, #0x20
  407a6c:	mov	x8, xzr
  407a70:	stur	x0, [x29, #-8]
  407a74:	str	x1, [sp, #16]
  407a78:	str	x8, [sp]
  407a7c:	bl	4024d0 <__errno_location@plt>
  407a80:	str	wzr, [x0]
  407a84:	ldur	x8, [x29, #-8]
  407a88:	cbz	x8, 407a98 <tigetstr@plt+0x5528>
  407a8c:	ldur	x8, [x29, #-8]
  407a90:	ldrsb	w9, [x8]
  407a94:	cbnz	w9, 407a9c <tigetstr@plt+0x552c>
  407a98:	b	407af4 <tigetstr@plt+0x5584>
  407a9c:	ldur	x0, [x29, #-8]
  407aa0:	mov	x1, sp
  407aa4:	mov	w2, #0xa                   	// #10
  407aa8:	bl	402380 <strtol@plt>
  407aac:	str	x0, [sp, #8]
  407ab0:	bl	4024d0 <__errno_location@plt>
  407ab4:	ldr	w8, [x0]
  407ab8:	cbnz	w8, 407ae0 <tigetstr@plt+0x5570>
  407abc:	ldur	x8, [x29, #-8]
  407ac0:	ldr	x9, [sp]
  407ac4:	cmp	x8, x9
  407ac8:	b.eq	407ae0 <tigetstr@plt+0x5570>  // b.none
  407acc:	ldr	x8, [sp]
  407ad0:	cbz	x8, 407ae4 <tigetstr@plt+0x5574>
  407ad4:	ldr	x8, [sp]
  407ad8:	ldrsb	w9, [x8]
  407adc:	cbz	w9, 407ae4 <tigetstr@plt+0x5574>
  407ae0:	b	407af4 <tigetstr@plt+0x5584>
  407ae4:	ldr	x0, [sp, #8]
  407ae8:	ldp	x29, x30, [sp, #32]
  407aec:	add	sp, sp, #0x30
  407af0:	ret
  407af4:	bl	4024d0 <__errno_location@plt>
  407af8:	ldr	w8, [x0]
  407afc:	cmp	w8, #0x22
  407b00:	b.ne	407b24 <tigetstr@plt+0x55b4>  // b.any
  407b04:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  407b08:	add	x8, x8, #0x450
  407b0c:	ldr	w0, [x8]
  407b10:	ldr	x2, [sp, #16]
  407b14:	ldur	x3, [x29, #-8]
  407b18:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  407b1c:	add	x1, x1, #0xdf4
  407b20:	bl	402530 <err@plt>
  407b24:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  407b28:	add	x8, x8, #0x450
  407b2c:	ldr	w0, [x8]
  407b30:	ldr	x2, [sp, #16]
  407b34:	ldur	x3, [x29, #-8]
  407b38:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  407b3c:	add	x1, x1, #0xdf4
  407b40:	bl	402470 <errx@plt>
  407b44:	sub	sp, sp, #0x30
  407b48:	stp	x29, x30, [sp, #32]
  407b4c:	add	x29, sp, #0x20
  407b50:	mov	x8, xzr
  407b54:	stur	x0, [x29, #-8]
  407b58:	str	x1, [sp, #16]
  407b5c:	str	x8, [sp]
  407b60:	bl	4024d0 <__errno_location@plt>
  407b64:	str	wzr, [x0]
  407b68:	ldur	x8, [x29, #-8]
  407b6c:	cbz	x8, 407b7c <tigetstr@plt+0x560c>
  407b70:	ldur	x8, [x29, #-8]
  407b74:	ldrsb	w9, [x8]
  407b78:	cbnz	w9, 407b80 <tigetstr@plt+0x5610>
  407b7c:	b	407bd8 <tigetstr@plt+0x5668>
  407b80:	ldur	x0, [x29, #-8]
  407b84:	mov	x1, sp
  407b88:	mov	w2, #0xa                   	// #10
  407b8c:	bl	401f70 <strtoul@plt>
  407b90:	str	x0, [sp, #8]
  407b94:	bl	4024d0 <__errno_location@plt>
  407b98:	ldr	w8, [x0]
  407b9c:	cbnz	w8, 407bc4 <tigetstr@plt+0x5654>
  407ba0:	ldur	x8, [x29, #-8]
  407ba4:	ldr	x9, [sp]
  407ba8:	cmp	x8, x9
  407bac:	b.eq	407bc4 <tigetstr@plt+0x5654>  // b.none
  407bb0:	ldr	x8, [sp]
  407bb4:	cbz	x8, 407bc8 <tigetstr@plt+0x5658>
  407bb8:	ldr	x8, [sp]
  407bbc:	ldrsb	w9, [x8]
  407bc0:	cbz	w9, 407bc8 <tigetstr@plt+0x5658>
  407bc4:	b	407bd8 <tigetstr@plt+0x5668>
  407bc8:	ldr	x0, [sp, #8]
  407bcc:	ldp	x29, x30, [sp, #32]
  407bd0:	add	sp, sp, #0x30
  407bd4:	ret
  407bd8:	bl	4024d0 <__errno_location@plt>
  407bdc:	ldr	w8, [x0]
  407be0:	cmp	w8, #0x22
  407be4:	b.ne	407c08 <tigetstr@plt+0x5698>  // b.any
  407be8:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  407bec:	add	x8, x8, #0x450
  407bf0:	ldr	w0, [x8]
  407bf4:	ldr	x2, [sp, #16]
  407bf8:	ldur	x3, [x29, #-8]
  407bfc:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  407c00:	add	x1, x1, #0xdf4
  407c04:	bl	402530 <err@plt>
  407c08:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  407c0c:	add	x8, x8, #0x450
  407c10:	ldr	w0, [x8]
  407c14:	ldr	x2, [sp, #16]
  407c18:	ldur	x3, [x29, #-8]
  407c1c:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  407c20:	add	x1, x1, #0xdf4
  407c24:	bl	402470 <errx@plt>
  407c28:	sub	sp, sp, #0x30
  407c2c:	stp	x29, x30, [sp, #32]
  407c30:	add	x29, sp, #0x20
  407c34:	add	x8, sp, #0x8
  407c38:	stur	x0, [x29, #-8]
  407c3c:	str	x1, [sp, #16]
  407c40:	ldur	x0, [x29, #-8]
  407c44:	mov	x1, x8
  407c48:	bl	406fdc <tigetstr@plt+0x4a6c>
  407c4c:	cbnz	w0, 407c60 <tigetstr@plt+0x56f0>
  407c50:	ldr	x0, [sp, #8]
  407c54:	ldp	x29, x30, [sp, #32]
  407c58:	add	sp, sp, #0x30
  407c5c:	ret
  407c60:	bl	4024d0 <__errno_location@plt>
  407c64:	ldr	w8, [x0]
  407c68:	cbz	w8, 407c8c <tigetstr@plt+0x571c>
  407c6c:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  407c70:	add	x8, x8, #0x450
  407c74:	ldr	w0, [x8]
  407c78:	ldr	x2, [sp, #16]
  407c7c:	ldur	x3, [x29, #-8]
  407c80:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  407c84:	add	x1, x1, #0xdf4
  407c88:	bl	402530 <err@plt>
  407c8c:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  407c90:	add	x8, x8, #0x450
  407c94:	ldr	w0, [x8]
  407c98:	ldr	x2, [sp, #16]
  407c9c:	ldur	x3, [x29, #-8]
  407ca0:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  407ca4:	add	x1, x1, #0xdf4
  407ca8:	bl	402470 <errx@plt>
  407cac:	sub	sp, sp, #0x40
  407cb0:	stp	x29, x30, [sp, #48]
  407cb4:	add	x29, sp, #0x30
  407cb8:	mov	x8, #0x848000000000        	// #145685290680320
  407cbc:	movk	x8, #0x412e, lsl #48
  407cc0:	fmov	d0, x8
  407cc4:	stur	x0, [x29, #-8]
  407cc8:	stur	x1, [x29, #-16]
  407ccc:	str	x2, [sp, #24]
  407cd0:	ldur	x0, [x29, #-8]
  407cd4:	ldr	x1, [sp, #24]
  407cd8:	str	d0, [sp, #8]
  407cdc:	bl	407980 <tigetstr@plt+0x5410>
  407ce0:	str	d0, [sp, #16]
  407ce4:	ldr	d0, [sp, #16]
  407ce8:	fcvtzs	x8, d0
  407cec:	ldur	x9, [x29, #-16]
  407cf0:	str	x8, [x9]
  407cf4:	ldr	d0, [sp, #16]
  407cf8:	ldur	x8, [x29, #-16]
  407cfc:	ldr	x8, [x8]
  407d00:	scvtf	d1, x8
  407d04:	fsub	d0, d0, d1
  407d08:	ldr	d1, [sp, #8]
  407d0c:	fmul	d0, d0, d1
  407d10:	fcvtzs	x8, d0
  407d14:	ldur	x9, [x29, #-16]
  407d18:	str	x8, [x9, #8]
  407d1c:	ldp	x29, x30, [sp, #48]
  407d20:	add	sp, sp, #0x40
  407d24:	ret
  407d28:	sub	sp, sp, #0x20
  407d2c:	mov	w8, #0x0                   	// #0
  407d30:	str	w0, [sp, #28]
  407d34:	str	x1, [sp, #16]
  407d38:	strh	w8, [sp, #14]
  407d3c:	ldr	w8, [sp, #28]
  407d40:	and	w8, w8, #0xf000
  407d44:	cmp	w8, #0x4, lsl #12
  407d48:	b.ne	407d74 <tigetstr@plt+0x5804>  // b.any
  407d4c:	ldr	x8, [sp, #16]
  407d50:	ldrh	w9, [sp, #14]
  407d54:	mov	w10, w9
  407d58:	mov	w9, w10
  407d5c:	add	w9, w9, #0x1
  407d60:	strh	w9, [sp, #14]
  407d64:	add	x8, x8, x10
  407d68:	mov	w9, #0x64                  	// #100
  407d6c:	strb	w9, [x8]
  407d70:	b	407ec0 <tigetstr@plt+0x5950>
  407d74:	ldr	w8, [sp, #28]
  407d78:	and	w8, w8, #0xf000
  407d7c:	cmp	w8, #0xa, lsl #12
  407d80:	b.ne	407dac <tigetstr@plt+0x583c>  // b.any
  407d84:	ldr	x8, [sp, #16]
  407d88:	ldrh	w9, [sp, #14]
  407d8c:	mov	w10, w9
  407d90:	mov	w9, w10
  407d94:	add	w9, w9, #0x1
  407d98:	strh	w9, [sp, #14]
  407d9c:	add	x8, x8, x10
  407da0:	mov	w9, #0x6c                  	// #108
  407da4:	strb	w9, [x8]
  407da8:	b	407ec0 <tigetstr@plt+0x5950>
  407dac:	ldr	w8, [sp, #28]
  407db0:	and	w8, w8, #0xf000
  407db4:	cmp	w8, #0x2, lsl #12
  407db8:	b.ne	407de4 <tigetstr@plt+0x5874>  // b.any
  407dbc:	ldr	x8, [sp, #16]
  407dc0:	ldrh	w9, [sp, #14]
  407dc4:	mov	w10, w9
  407dc8:	mov	w9, w10
  407dcc:	add	w9, w9, #0x1
  407dd0:	strh	w9, [sp, #14]
  407dd4:	add	x8, x8, x10
  407dd8:	mov	w9, #0x63                  	// #99
  407ddc:	strb	w9, [x8]
  407de0:	b	407ec0 <tigetstr@plt+0x5950>
  407de4:	ldr	w8, [sp, #28]
  407de8:	and	w8, w8, #0xf000
  407dec:	cmp	w8, #0x6, lsl #12
  407df0:	b.ne	407e1c <tigetstr@plt+0x58ac>  // b.any
  407df4:	ldr	x8, [sp, #16]
  407df8:	ldrh	w9, [sp, #14]
  407dfc:	mov	w10, w9
  407e00:	mov	w9, w10
  407e04:	add	w9, w9, #0x1
  407e08:	strh	w9, [sp, #14]
  407e0c:	add	x8, x8, x10
  407e10:	mov	w9, #0x62                  	// #98
  407e14:	strb	w9, [x8]
  407e18:	b	407ec0 <tigetstr@plt+0x5950>
  407e1c:	ldr	w8, [sp, #28]
  407e20:	and	w8, w8, #0xf000
  407e24:	cmp	w8, #0xc, lsl #12
  407e28:	b.ne	407e54 <tigetstr@plt+0x58e4>  // b.any
  407e2c:	ldr	x8, [sp, #16]
  407e30:	ldrh	w9, [sp, #14]
  407e34:	mov	w10, w9
  407e38:	mov	w9, w10
  407e3c:	add	w9, w9, #0x1
  407e40:	strh	w9, [sp, #14]
  407e44:	add	x8, x8, x10
  407e48:	mov	w9, #0x73                  	// #115
  407e4c:	strb	w9, [x8]
  407e50:	b	407ec0 <tigetstr@plt+0x5950>
  407e54:	ldr	w8, [sp, #28]
  407e58:	and	w8, w8, #0xf000
  407e5c:	cmp	w8, #0x1, lsl #12
  407e60:	b.ne	407e8c <tigetstr@plt+0x591c>  // b.any
  407e64:	ldr	x8, [sp, #16]
  407e68:	ldrh	w9, [sp, #14]
  407e6c:	mov	w10, w9
  407e70:	mov	w9, w10
  407e74:	add	w9, w9, #0x1
  407e78:	strh	w9, [sp, #14]
  407e7c:	add	x8, x8, x10
  407e80:	mov	w9, #0x70                  	// #112
  407e84:	strb	w9, [x8]
  407e88:	b	407ec0 <tigetstr@plt+0x5950>
  407e8c:	ldr	w8, [sp, #28]
  407e90:	and	w8, w8, #0xf000
  407e94:	cmp	w8, #0x8, lsl #12
  407e98:	b.ne	407ec0 <tigetstr@plt+0x5950>  // b.any
  407e9c:	ldr	x8, [sp, #16]
  407ea0:	ldrh	w9, [sp, #14]
  407ea4:	mov	w10, w9
  407ea8:	mov	w9, w10
  407eac:	add	w9, w9, #0x1
  407eb0:	strh	w9, [sp, #14]
  407eb4:	add	x8, x8, x10
  407eb8:	mov	w9, #0x2d                  	// #45
  407ebc:	strb	w9, [x8]
  407ec0:	ldr	w8, [sp, #28]
  407ec4:	mov	w9, #0x2d                  	// #45
  407ec8:	mov	w10, #0x72                  	// #114
  407ecc:	tst	w8, #0x100
  407ed0:	csel	w8, w10, w9, ne  // ne = any
  407ed4:	ldr	x11, [sp, #16]
  407ed8:	ldrh	w10, [sp, #14]
  407edc:	mov	w12, w10
  407ee0:	mov	w10, w12
  407ee4:	add	w10, w10, #0x1
  407ee8:	strh	w10, [sp, #14]
  407eec:	add	x11, x11, x12
  407ef0:	strb	w8, [x11]
  407ef4:	ldr	w8, [sp, #28]
  407ef8:	mov	w10, #0x77                  	// #119
  407efc:	tst	w8, #0x80
  407f00:	csel	w8, w10, w9, ne  // ne = any
  407f04:	ldr	x11, [sp, #16]
  407f08:	ldrh	w9, [sp, #14]
  407f0c:	mov	w12, w9
  407f10:	mov	w9, w12
  407f14:	add	w9, w9, #0x1
  407f18:	strh	w9, [sp, #14]
  407f1c:	add	x11, x11, x12
  407f20:	strb	w8, [x11]
  407f24:	ldr	w8, [sp, #28]
  407f28:	and	w8, w8, #0x800
  407f2c:	cbz	w8, 407f4c <tigetstr@plt+0x59dc>
  407f30:	ldr	w8, [sp, #28]
  407f34:	mov	w9, #0x53                  	// #83
  407f38:	mov	w10, #0x73                  	// #115
  407f3c:	tst	w8, #0x40
  407f40:	csel	w8, w10, w9, ne  // ne = any
  407f44:	str	w8, [sp, #8]
  407f48:	b	407f64 <tigetstr@plt+0x59f4>
  407f4c:	ldr	w8, [sp, #28]
  407f50:	mov	w9, #0x78                  	// #120
  407f54:	mov	w10, #0x2d                  	// #45
  407f58:	tst	w8, #0x40
  407f5c:	csel	w8, w9, w10, ne  // ne = any
  407f60:	str	w8, [sp, #8]
  407f64:	ldr	w8, [sp, #8]
  407f68:	ldr	x9, [sp, #16]
  407f6c:	ldrh	w10, [sp, #14]
  407f70:	mov	w11, w10
  407f74:	mov	w10, w11
  407f78:	add	w10, w10, #0x1
  407f7c:	strh	w10, [sp, #14]
  407f80:	add	x9, x9, x11
  407f84:	strb	w8, [x9]
  407f88:	ldr	w8, [sp, #28]
  407f8c:	mov	w10, #0x2d                  	// #45
  407f90:	mov	w12, #0x72                  	// #114
  407f94:	tst	w8, #0x20
  407f98:	csel	w8, w12, w10, ne  // ne = any
  407f9c:	ldr	x9, [sp, #16]
  407fa0:	ldrh	w12, [sp, #14]
  407fa4:	mov	w11, w12
  407fa8:	mov	w12, w11
  407fac:	add	w12, w12, #0x1
  407fb0:	strh	w12, [sp, #14]
  407fb4:	add	x9, x9, x11
  407fb8:	strb	w8, [x9]
  407fbc:	ldr	w8, [sp, #28]
  407fc0:	mov	w12, #0x77                  	// #119
  407fc4:	tst	w8, #0x10
  407fc8:	csel	w8, w12, w10, ne  // ne = any
  407fcc:	ldr	x9, [sp, #16]
  407fd0:	ldrh	w10, [sp, #14]
  407fd4:	mov	w11, w10
  407fd8:	mov	w10, w11
  407fdc:	add	w10, w10, #0x1
  407fe0:	strh	w10, [sp, #14]
  407fe4:	add	x9, x9, x11
  407fe8:	strb	w8, [x9]
  407fec:	ldr	w8, [sp, #28]
  407ff0:	and	w8, w8, #0x400
  407ff4:	cbz	w8, 408014 <tigetstr@plt+0x5aa4>
  407ff8:	ldr	w8, [sp, #28]
  407ffc:	mov	w9, #0x53                  	// #83
  408000:	mov	w10, #0x73                  	// #115
  408004:	tst	w8, #0x8
  408008:	csel	w8, w10, w9, ne  // ne = any
  40800c:	str	w8, [sp, #4]
  408010:	b	40802c <tigetstr@plt+0x5abc>
  408014:	ldr	w8, [sp, #28]
  408018:	mov	w9, #0x78                  	// #120
  40801c:	mov	w10, #0x2d                  	// #45
  408020:	tst	w8, #0x8
  408024:	csel	w8, w9, w10, ne  // ne = any
  408028:	str	w8, [sp, #4]
  40802c:	ldr	w8, [sp, #4]
  408030:	ldr	x9, [sp, #16]
  408034:	ldrh	w10, [sp, #14]
  408038:	mov	w11, w10
  40803c:	mov	w10, w11
  408040:	add	w10, w10, #0x1
  408044:	strh	w10, [sp, #14]
  408048:	add	x9, x9, x11
  40804c:	strb	w8, [x9]
  408050:	ldr	w8, [sp, #28]
  408054:	mov	w10, #0x2d                  	// #45
  408058:	mov	w12, #0x72                  	// #114
  40805c:	tst	w8, #0x4
  408060:	csel	w8, w12, w10, ne  // ne = any
  408064:	ldr	x9, [sp, #16]
  408068:	ldrh	w12, [sp, #14]
  40806c:	mov	w11, w12
  408070:	mov	w12, w11
  408074:	add	w12, w12, #0x1
  408078:	strh	w12, [sp, #14]
  40807c:	add	x9, x9, x11
  408080:	strb	w8, [x9]
  408084:	ldr	w8, [sp, #28]
  408088:	mov	w12, #0x77                  	// #119
  40808c:	tst	w8, #0x2
  408090:	csel	w8, w12, w10, ne  // ne = any
  408094:	ldr	x9, [sp, #16]
  408098:	ldrh	w10, [sp, #14]
  40809c:	mov	w11, w10
  4080a0:	mov	w10, w11
  4080a4:	add	w10, w10, #0x1
  4080a8:	strh	w10, [sp, #14]
  4080ac:	add	x9, x9, x11
  4080b0:	strb	w8, [x9]
  4080b4:	ldr	w8, [sp, #28]
  4080b8:	and	w8, w8, #0x200
  4080bc:	cbz	w8, 4080dc <tigetstr@plt+0x5b6c>
  4080c0:	ldr	w8, [sp, #28]
  4080c4:	mov	w9, #0x54                  	// #84
  4080c8:	mov	w10, #0x74                  	// #116
  4080cc:	tst	w8, #0x1
  4080d0:	csel	w8, w10, w9, ne  // ne = any
  4080d4:	str	w8, [sp]
  4080d8:	b	4080f4 <tigetstr@plt+0x5b84>
  4080dc:	ldr	w8, [sp, #28]
  4080e0:	mov	w9, #0x78                  	// #120
  4080e4:	mov	w10, #0x2d                  	// #45
  4080e8:	tst	w8, #0x1
  4080ec:	csel	w8, w9, w10, ne  // ne = any
  4080f0:	str	w8, [sp]
  4080f4:	ldr	w8, [sp]
  4080f8:	ldr	x9, [sp, #16]
  4080fc:	ldrh	w10, [sp, #14]
  408100:	mov	w11, w10
  408104:	mov	w10, w11
  408108:	add	w10, w10, #0x1
  40810c:	strh	w10, [sp, #14]
  408110:	add	x9, x9, x11
  408114:	strb	w8, [x9]
  408118:	ldr	x9, [sp, #16]
  40811c:	ldrh	w8, [sp, #14]
  408120:	mov	w11, w8
  408124:	add	x9, x9, x11
  408128:	mov	w8, #0x0                   	// #0
  40812c:	strb	w8, [x9]
  408130:	ldr	x0, [sp, #16]
  408134:	add	sp, sp, #0x20
  408138:	ret
  40813c:	sub	sp, sp, #0xb0
  408140:	stp	x29, x30, [sp, #160]
  408144:	add	x29, sp, #0xa0
  408148:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  40814c:	add	x8, x8, #0xdfd
  408150:	sub	x9, x29, #0x4d
  408154:	stur	w0, [x29, #-4]
  408158:	stur	x1, [x29, #-16]
  40815c:	stur	x8, [x29, #-72]
  408160:	str	x9, [sp, #72]
  408164:	ldur	w10, [x29, #-4]
  408168:	and	w10, w10, #0x2
  40816c:	cbz	w10, 408184 <tigetstr@plt+0x5c14>
  408170:	ldr	x8, [sp, #72]
  408174:	add	x9, x8, #0x1
  408178:	str	x9, [sp, #72]
  40817c:	mov	w10, #0x20                  	// #32
  408180:	strb	w10, [x8]
  408184:	ldur	x0, [x29, #-16]
  408188:	bl	408410 <tigetstr@plt+0x5ea0>
  40818c:	stur	w0, [x29, #-56]
  408190:	ldur	x8, [x29, #-72]
  408194:	ldur	w9, [x29, #-56]
  408198:	str	x8, [sp, #40]
  40819c:	cbz	w9, 4081b4 <tigetstr@plt+0x5c44>
  4081a0:	ldur	w8, [x29, #-56]
  4081a4:	mov	w9, #0xa                   	// #10
  4081a8:	sdiv	w8, w8, w9
  4081ac:	str	w8, [sp, #36]
  4081b0:	b	4081bc <tigetstr@plt+0x5c4c>
  4081b4:	mov	w8, wzr
  4081b8:	str	w8, [sp, #36]
  4081bc:	ldr	w8, [sp, #36]
  4081c0:	mov	w0, w8
  4081c4:	sxtw	x9, w0
  4081c8:	ldr	x10, [sp, #40]
  4081cc:	add	x9, x10, x9
  4081d0:	ldrb	w8, [x9]
  4081d4:	strb	w8, [sp, #71]
  4081d8:	ldur	w8, [x29, #-56]
  4081dc:	cbz	w8, 408200 <tigetstr@plt+0x5c90>
  4081e0:	ldur	x8, [x29, #-16]
  4081e4:	ldur	w9, [x29, #-56]
  4081e8:	mov	w10, w9
  4081ec:	mov	x11, #0x1                   	// #1
  4081f0:	lsl	x10, x11, x10
  4081f4:	udiv	x8, x8, x10
  4081f8:	str	x8, [sp, #24]
  4081fc:	b	408208 <tigetstr@plt+0x5c98>
  408200:	ldur	x8, [x29, #-16]
  408204:	str	x8, [sp, #24]
  408208:	ldr	x8, [sp, #24]
  40820c:	stur	w8, [x29, #-52]
  408210:	ldur	w8, [x29, #-56]
  408214:	cbz	w8, 408240 <tigetstr@plt+0x5cd0>
  408218:	ldur	x8, [x29, #-16]
  40821c:	ldur	w9, [x29, #-56]
  408220:	mov	w10, w9
  408224:	mov	x11, #0x1                   	// #1
  408228:	lsl	x10, x11, x10
  40822c:	udiv	x11, x8, x10
  408230:	mul	x10, x11, x10
  408234:	subs	x8, x8, x10
  408238:	str	x8, [sp, #16]
  40823c:	b	408248 <tigetstr@plt+0x5cd8>
  408240:	mov	x8, xzr
  408244:	str	x8, [sp, #16]
  408248:	ldr	x8, [sp, #16]
  40824c:	stur	x8, [x29, #-64]
  408250:	ldrb	w9, [sp, #71]
  408254:	ldr	x8, [sp, #72]
  408258:	add	x10, x8, #0x1
  40825c:	str	x10, [sp, #72]
  408260:	strb	w9, [x8]
  408264:	ldur	w9, [x29, #-4]
  408268:	and	w9, w9, #0x1
  40826c:	cbz	w9, 4082a4 <tigetstr@plt+0x5d34>
  408270:	ldrsb	w8, [sp, #71]
  408274:	cmp	w8, #0x42
  408278:	b.eq	4082a4 <tigetstr@plt+0x5d34>  // b.none
  40827c:	ldr	x8, [sp, #72]
  408280:	add	x9, x8, #0x1
  408284:	str	x9, [sp, #72]
  408288:	mov	w10, #0x69                  	// #105
  40828c:	strb	w10, [x8]
  408290:	ldr	x8, [sp, #72]
  408294:	add	x9, x8, #0x1
  408298:	str	x9, [sp, #72]
  40829c:	mov	w10, #0x42                  	// #66
  4082a0:	strb	w10, [x8]
  4082a4:	ldr	x8, [sp, #72]
  4082a8:	mov	w9, #0x0                   	// #0
  4082ac:	strb	w9, [x8]
  4082b0:	ldur	x8, [x29, #-64]
  4082b4:	cbz	x8, 408360 <tigetstr@plt+0x5df0>
  4082b8:	ldur	w8, [x29, #-4]
  4082bc:	and	w8, w8, #0x4
  4082c0:	cbz	w8, 408318 <tigetstr@plt+0x5da8>
  4082c4:	ldur	x8, [x29, #-64]
  4082c8:	ldur	w9, [x29, #-56]
  4082cc:	subs	w9, w9, #0xa
  4082d0:	mov	x10, #0x1                   	// #1
  4082d4:	mov	w11, w9
  4082d8:	lsl	x10, x10, x11
  4082dc:	udiv	x8, x8, x10
  4082e0:	add	x8, x8, #0x5
  4082e4:	mov	x10, #0xa                   	// #10
  4082e8:	udiv	x8, x8, x10
  4082ec:	stur	x8, [x29, #-64]
  4082f0:	ldur	x8, [x29, #-64]
  4082f4:	udiv	x11, x8, x10
  4082f8:	mul	x10, x11, x10
  4082fc:	subs	x8, x8, x10
  408300:	cbnz	x8, 408314 <tigetstr@plt+0x5da4>
  408304:	ldur	x8, [x29, #-64]
  408308:	mov	x9, #0xa                   	// #10
  40830c:	udiv	x8, x8, x9
  408310:	stur	x8, [x29, #-64]
  408314:	b	408360 <tigetstr@plt+0x5df0>
  408318:	ldur	x8, [x29, #-64]
  40831c:	ldur	w9, [x29, #-56]
  408320:	subs	w9, w9, #0xa
  408324:	mov	x10, #0x1                   	// #1
  408328:	mov	w11, w9
  40832c:	lsl	x10, x10, x11
  408330:	udiv	x8, x8, x10
  408334:	add	x8, x8, #0x32
  408338:	mov	x10, #0x64                  	// #100
  40833c:	udiv	x8, x8, x10
  408340:	stur	x8, [x29, #-64]
  408344:	ldur	x8, [x29, #-64]
  408348:	cmp	x8, #0xa
  40834c:	b.ne	408360 <tigetstr@plt+0x5df0>  // b.any
  408350:	ldur	w8, [x29, #-52]
  408354:	add	w8, w8, #0x1
  408358:	stur	w8, [x29, #-52]
  40835c:	stur	xzr, [x29, #-64]
  408360:	ldur	x8, [x29, #-64]
  408364:	cbz	x8, 4083e0 <tigetstr@plt+0x5e70>
  408368:	bl	402110 <localeconv@plt>
  40836c:	str	x0, [sp, #56]
  408370:	ldr	x8, [sp, #56]
  408374:	cbz	x8, 408388 <tigetstr@plt+0x5e18>
  408378:	ldr	x8, [sp, #56]
  40837c:	ldr	x8, [x8]
  408380:	str	x8, [sp, #8]
  408384:	b	408390 <tigetstr@plt+0x5e20>
  408388:	mov	x8, xzr
  40838c:	str	x8, [sp, #8]
  408390:	ldr	x8, [sp, #8]
  408394:	str	x8, [sp, #48]
  408398:	ldr	x8, [sp, #48]
  40839c:	cbz	x8, 4083ac <tigetstr@plt+0x5e3c>
  4083a0:	ldr	x8, [sp, #48]
  4083a4:	ldrb	w9, [x8]
  4083a8:	cbnz	w9, 4083b8 <tigetstr@plt+0x5e48>
  4083ac:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  4083b0:	add	x8, x8, #0xff3
  4083b4:	str	x8, [sp, #48]
  4083b8:	ldur	w3, [x29, #-52]
  4083bc:	ldr	x4, [sp, #48]
  4083c0:	ldur	x5, [x29, #-64]
  4083c4:	sub	x0, x29, #0x30
  4083c8:	mov	x1, #0x20                  	// #32
  4083cc:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  4083d0:	add	x2, x2, #0xe05
  4083d4:	sub	x6, x29, #0x4d
  4083d8:	bl	4020f0 <snprintf@plt>
  4083dc:	b	4083fc <tigetstr@plt+0x5e8c>
  4083e0:	ldur	w3, [x29, #-52]
  4083e4:	sub	x0, x29, #0x30
  4083e8:	mov	x1, #0x20                  	// #32
  4083ec:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  4083f0:	add	x2, x2, #0xe0f
  4083f4:	sub	x4, x29, #0x4d
  4083f8:	bl	4020f0 <snprintf@plt>
  4083fc:	sub	x0, x29, #0x30
  408400:	bl	402290 <strdup@plt>
  408404:	ldp	x29, x30, [sp, #160]
  408408:	add	sp, sp, #0xb0
  40840c:	ret
  408410:	sub	sp, sp, #0x10
  408414:	mov	w8, #0xa                   	// #10
  408418:	str	x0, [sp, #8]
  40841c:	str	w8, [sp, #4]
  408420:	ldr	w8, [sp, #4]
  408424:	cmp	w8, #0x3c
  408428:	b.gt	40845c <tigetstr@plt+0x5eec>
  40842c:	ldr	x8, [sp, #8]
  408430:	ldr	w9, [sp, #4]
  408434:	mov	w10, w9
  408438:	mov	x11, #0x1                   	// #1
  40843c:	lsl	x10, x11, x10
  408440:	cmp	x8, x10
  408444:	b.cs	40844c <tigetstr@plt+0x5edc>  // b.hs, b.nlast
  408448:	b	40845c <tigetstr@plt+0x5eec>
  40844c:	ldr	w8, [sp, #4]
  408450:	add	w8, w8, #0xa
  408454:	str	w8, [sp, #4]
  408458:	b	408420 <tigetstr@plt+0x5eb0>
  40845c:	ldr	w8, [sp, #4]
  408460:	subs	w0, w8, #0xa
  408464:	add	sp, sp, #0x10
  408468:	ret
  40846c:	sub	sp, sp, #0x60
  408470:	stp	x29, x30, [sp, #80]
  408474:	add	x29, sp, #0x50
  408478:	mov	x8, xzr
  40847c:	stur	x0, [x29, #-16]
  408480:	stur	x1, [x29, #-24]
  408484:	stur	x2, [x29, #-32]
  408488:	str	x3, [sp, #40]
  40848c:	str	x8, [sp, #32]
  408490:	str	xzr, [sp, #16]
  408494:	ldur	x8, [x29, #-16]
  408498:	cbz	x8, 4084c0 <tigetstr@plt+0x5f50>
  40849c:	ldur	x8, [x29, #-16]
  4084a0:	ldrb	w9, [x8]
  4084a4:	cbz	w9, 4084c0 <tigetstr@plt+0x5f50>
  4084a8:	ldur	x8, [x29, #-24]
  4084ac:	cbz	x8, 4084c0 <tigetstr@plt+0x5f50>
  4084b0:	ldur	x8, [x29, #-32]
  4084b4:	cbz	x8, 4084c0 <tigetstr@plt+0x5f50>
  4084b8:	ldr	x8, [sp, #40]
  4084bc:	cbnz	x8, 4084cc <tigetstr@plt+0x5f5c>
  4084c0:	mov	w8, #0xffffffff            	// #-1
  4084c4:	stur	w8, [x29, #-4]
  4084c8:	b	408620 <tigetstr@plt+0x60b0>
  4084cc:	ldur	x8, [x29, #-16]
  4084d0:	str	x8, [sp, #24]
  4084d4:	ldr	x8, [sp, #24]
  4084d8:	mov	w9, #0x0                   	// #0
  4084dc:	str	w9, [sp]
  4084e0:	cbz	x8, 4084f8 <tigetstr@plt+0x5f88>
  4084e4:	ldr	x8, [sp, #24]
  4084e8:	ldrsb	w9, [x8]
  4084ec:	cmp	w9, #0x0
  4084f0:	cset	w9, ne  // ne = any
  4084f4:	str	w9, [sp]
  4084f8:	ldr	w8, [sp]
  4084fc:	tbnz	w8, #0, 408504 <tigetstr@plt+0x5f94>
  408500:	b	408618 <tigetstr@plt+0x60a8>
  408504:	mov	x8, xzr
  408508:	str	x8, [sp, #8]
  40850c:	ldr	x8, [sp, #16]
  408510:	ldur	x9, [x29, #-32]
  408514:	cmp	x8, x9
  408518:	b.cc	408528 <tigetstr@plt+0x5fb8>  // b.lo, b.ul, b.last
  40851c:	mov	w8, #0xfffffffe            	// #-2
  408520:	stur	w8, [x29, #-4]
  408524:	b	408620 <tigetstr@plt+0x60b0>
  408528:	ldr	x8, [sp, #32]
  40852c:	cbnz	x8, 408538 <tigetstr@plt+0x5fc8>
  408530:	ldr	x8, [sp, #24]
  408534:	str	x8, [sp, #32]
  408538:	ldr	x8, [sp, #24]
  40853c:	ldrsb	w9, [x8]
  408540:	cmp	w9, #0x2c
  408544:	b.ne	408550 <tigetstr@plt+0x5fe0>  // b.any
  408548:	ldr	x8, [sp, #24]
  40854c:	str	x8, [sp, #8]
  408550:	ldr	x8, [sp, #24]
  408554:	ldrsb	w9, [x8, #1]
  408558:	cbnz	w9, 408568 <tigetstr@plt+0x5ff8>
  40855c:	ldr	x8, [sp, #24]
  408560:	add	x8, x8, #0x1
  408564:	str	x8, [sp, #8]
  408568:	ldr	x8, [sp, #32]
  40856c:	cbz	x8, 408578 <tigetstr@plt+0x6008>
  408570:	ldr	x8, [sp, #8]
  408574:	cbnz	x8, 40857c <tigetstr@plt+0x600c>
  408578:	b	408608 <tigetstr@plt+0x6098>
  40857c:	ldr	x8, [sp, #8]
  408580:	ldr	x9, [sp, #32]
  408584:	cmp	x8, x9
  408588:	b.hi	408598 <tigetstr@plt+0x6028>  // b.pmore
  40858c:	mov	w8, #0xffffffff            	// #-1
  408590:	stur	w8, [x29, #-4]
  408594:	b	408620 <tigetstr@plt+0x60b0>
  408598:	ldr	x8, [sp, #40]
  40859c:	ldr	x0, [sp, #32]
  4085a0:	ldr	x9, [sp, #8]
  4085a4:	ldr	x10, [sp, #32]
  4085a8:	subs	x1, x9, x10
  4085ac:	blr	x8
  4085b0:	str	w0, [sp, #4]
  4085b4:	ldr	w11, [sp, #4]
  4085b8:	mov	w12, #0xffffffff            	// #-1
  4085bc:	cmp	w11, w12
  4085c0:	b.ne	4085d0 <tigetstr@plt+0x6060>  // b.any
  4085c4:	mov	w8, #0xffffffff            	// #-1
  4085c8:	stur	w8, [x29, #-4]
  4085cc:	b	408620 <tigetstr@plt+0x60b0>
  4085d0:	ldr	w8, [sp, #4]
  4085d4:	ldur	x9, [x29, #-24]
  4085d8:	ldr	x10, [sp, #16]
  4085dc:	add	x11, x10, #0x1
  4085e0:	str	x11, [sp, #16]
  4085e4:	str	w8, [x9, x10, lsl #2]
  4085e8:	mov	x9, xzr
  4085ec:	str	x9, [sp, #32]
  4085f0:	ldr	x9, [sp, #8]
  4085f4:	cbz	x9, 408608 <tigetstr@plt+0x6098>
  4085f8:	ldr	x8, [sp, #8]
  4085fc:	ldrb	w9, [x8]
  408600:	cbnz	w9, 408608 <tigetstr@plt+0x6098>
  408604:	b	408618 <tigetstr@plt+0x60a8>
  408608:	ldr	x8, [sp, #24]
  40860c:	add	x8, x8, #0x1
  408610:	str	x8, [sp, #24]
  408614:	b	4084d4 <tigetstr@plt+0x5f64>
  408618:	ldr	x8, [sp, #16]
  40861c:	stur	w8, [x29, #-4]
  408620:	ldur	w0, [x29, #-4]
  408624:	ldp	x29, x30, [sp, #80]
  408628:	add	sp, sp, #0x60
  40862c:	ret
  408630:	sub	sp, sp, #0x50
  408634:	stp	x29, x30, [sp, #64]
  408638:	add	x29, sp, #0x40
  40863c:	stur	x0, [x29, #-16]
  408640:	stur	x1, [x29, #-24]
  408644:	str	x2, [sp, #32]
  408648:	str	x3, [sp, #24]
  40864c:	str	x4, [sp, #16]
  408650:	ldur	x8, [x29, #-16]
  408654:	cbz	x8, 408680 <tigetstr@plt+0x6110>
  408658:	ldur	x8, [x29, #-16]
  40865c:	ldrb	w9, [x8]
  408660:	cbz	w9, 408680 <tigetstr@plt+0x6110>
  408664:	ldr	x8, [sp, #24]
  408668:	cbz	x8, 408680 <tigetstr@plt+0x6110>
  40866c:	ldr	x8, [sp, #24]
  408670:	ldr	x8, [x8]
  408674:	ldr	x9, [sp, #32]
  408678:	cmp	x8, x9
  40867c:	b.ls	40868c <tigetstr@plt+0x611c>  // b.plast
  408680:	mov	w8, #0xffffffff            	// #-1
  408684:	stur	w8, [x29, #-4]
  408688:	b	408720 <tigetstr@plt+0x61b0>
  40868c:	ldur	x8, [x29, #-16]
  408690:	ldrsb	w9, [x8]
  408694:	cmp	w9, #0x2b
  408698:	b.ne	4086ac <tigetstr@plt+0x613c>  // b.any
  40869c:	ldur	x8, [x29, #-16]
  4086a0:	add	x8, x8, #0x1
  4086a4:	str	x8, [sp, #8]
  4086a8:	b	4086bc <tigetstr@plt+0x614c>
  4086ac:	ldur	x8, [x29, #-16]
  4086b0:	str	x8, [sp, #8]
  4086b4:	ldr	x8, [sp, #24]
  4086b8:	str	xzr, [x8]
  4086bc:	ldr	x0, [sp, #8]
  4086c0:	ldur	x8, [x29, #-24]
  4086c4:	ldr	x9, [sp, #24]
  4086c8:	ldr	x9, [x9]
  4086cc:	mov	x10, #0x4                   	// #4
  4086d0:	mul	x9, x10, x9
  4086d4:	add	x1, x8, x9
  4086d8:	ldr	x8, [sp, #32]
  4086dc:	ldr	x9, [sp, #24]
  4086e0:	ldr	x9, [x9]
  4086e4:	subs	x2, x8, x9
  4086e8:	ldr	x3, [sp, #16]
  4086ec:	bl	40846c <tigetstr@plt+0x5efc>
  4086f0:	str	w0, [sp, #4]
  4086f4:	ldr	w11, [sp, #4]
  4086f8:	cmp	w11, #0x0
  4086fc:	cset	w11, le
  408700:	tbnz	w11, #0, 408718 <tigetstr@plt+0x61a8>
  408704:	ldrsw	x8, [sp, #4]
  408708:	ldr	x9, [sp, #24]
  40870c:	ldr	x10, [x9]
  408710:	add	x8, x10, x8
  408714:	str	x8, [x9]
  408718:	ldr	w8, [sp, #4]
  40871c:	stur	w8, [x29, #-4]
  408720:	ldur	w0, [x29, #-4]
  408724:	ldp	x29, x30, [sp, #64]
  408728:	add	sp, sp, #0x50
  40872c:	ret
  408730:	sub	sp, sp, #0x50
  408734:	stp	x29, x30, [sp, #64]
  408738:	add	x29, sp, #0x40
  40873c:	mov	x8, xzr
  408740:	stur	x0, [x29, #-16]
  408744:	stur	x1, [x29, #-24]
  408748:	str	x2, [sp, #32]
  40874c:	str	x8, [sp, #24]
  408750:	ldur	x8, [x29, #-16]
  408754:	cbz	x8, 408768 <tigetstr@plt+0x61f8>
  408758:	ldr	x8, [sp, #32]
  40875c:	cbz	x8, 408768 <tigetstr@plt+0x61f8>
  408760:	ldur	x8, [x29, #-24]
  408764:	cbnz	x8, 408774 <tigetstr@plt+0x6204>
  408768:	mov	w8, #0xffffffea            	// #-22
  40876c:	stur	w8, [x29, #-4]
  408770:	b	4088d0 <tigetstr@plt+0x6360>
  408774:	ldur	x8, [x29, #-16]
  408778:	str	x8, [sp, #16]
  40877c:	ldr	x8, [sp, #16]
  408780:	mov	w9, #0x0                   	// #0
  408784:	str	w9, [sp]
  408788:	cbz	x8, 4087a0 <tigetstr@plt+0x6230>
  40878c:	ldr	x8, [sp, #16]
  408790:	ldrsb	w9, [x8]
  408794:	cmp	w9, #0x0
  408798:	cset	w9, ne  // ne = any
  40879c:	str	w9, [sp]
  4087a0:	ldr	w8, [sp]
  4087a4:	tbnz	w8, #0, 4087ac <tigetstr@plt+0x623c>
  4087a8:	b	4088cc <tigetstr@plt+0x635c>
  4087ac:	mov	x8, xzr
  4087b0:	str	x8, [sp, #8]
  4087b4:	ldr	x8, [sp, #24]
  4087b8:	cbnz	x8, 4087c4 <tigetstr@plt+0x6254>
  4087bc:	ldr	x8, [sp, #16]
  4087c0:	str	x8, [sp, #24]
  4087c4:	ldr	x8, [sp, #16]
  4087c8:	ldrsb	w9, [x8]
  4087cc:	cmp	w9, #0x2c
  4087d0:	b.ne	4087dc <tigetstr@plt+0x626c>  // b.any
  4087d4:	ldr	x8, [sp, #16]
  4087d8:	str	x8, [sp, #8]
  4087dc:	ldr	x8, [sp, #16]
  4087e0:	ldrsb	w9, [x8, #1]
  4087e4:	cbnz	w9, 4087f4 <tigetstr@plt+0x6284>
  4087e8:	ldr	x8, [sp, #16]
  4087ec:	add	x8, x8, #0x1
  4087f0:	str	x8, [sp, #8]
  4087f4:	ldr	x8, [sp, #24]
  4087f8:	cbz	x8, 408804 <tigetstr@plt+0x6294>
  4087fc:	ldr	x8, [sp, #8]
  408800:	cbnz	x8, 408808 <tigetstr@plt+0x6298>
  408804:	b	4088bc <tigetstr@plt+0x634c>
  408808:	ldr	x8, [sp, #8]
  40880c:	ldr	x9, [sp, #24]
  408810:	cmp	x8, x9
  408814:	b.hi	408824 <tigetstr@plt+0x62b4>  // b.pmore
  408818:	mov	w8, #0xffffffff            	// #-1
  40881c:	stur	w8, [x29, #-4]
  408820:	b	4088d0 <tigetstr@plt+0x6360>
  408824:	ldr	x8, [sp, #32]
  408828:	ldr	x0, [sp, #24]
  40882c:	ldr	x9, [sp, #8]
  408830:	ldr	x10, [sp, #24]
  408834:	subs	x1, x9, x10
  408838:	blr	x8
  40883c:	str	w0, [sp, #4]
  408840:	ldr	w11, [sp, #4]
  408844:	cmp	w11, #0x0
  408848:	cset	w11, ge  // ge = tcont
  40884c:	tbnz	w11, #0, 40885c <tigetstr@plt+0x62ec>
  408850:	ldr	w8, [sp, #4]
  408854:	stur	w8, [x29, #-4]
  408858:	b	4088d0 <tigetstr@plt+0x6360>
  40885c:	ldr	w8, [sp, #4]
  408860:	mov	w9, #0x8                   	// #8
  408864:	sdiv	w10, w8, w9
  408868:	mul	w10, w10, w9
  40886c:	subs	w8, w8, w10
  408870:	mov	w10, #0x1                   	// #1
  408874:	lsl	w8, w10, w8
  408878:	ldur	x11, [x29, #-24]
  40887c:	ldr	w10, [sp, #4]
  408880:	sdiv	w9, w10, w9
  408884:	mov	w0, w9
  408888:	sxtw	x12, w0
  40888c:	add	x11, x11, x12
  408890:	ldrsb	w9, [x11]
  408894:	orr	w8, w9, w8
  408898:	strb	w8, [x11]
  40889c:	mov	x11, xzr
  4088a0:	str	x11, [sp, #24]
  4088a4:	ldr	x11, [sp, #8]
  4088a8:	cbz	x11, 4088bc <tigetstr@plt+0x634c>
  4088ac:	ldr	x8, [sp, #8]
  4088b0:	ldrb	w9, [x8]
  4088b4:	cbnz	w9, 4088bc <tigetstr@plt+0x634c>
  4088b8:	b	4088cc <tigetstr@plt+0x635c>
  4088bc:	ldr	x8, [sp, #16]
  4088c0:	add	x8, x8, #0x1
  4088c4:	str	x8, [sp, #16]
  4088c8:	b	40877c <tigetstr@plt+0x620c>
  4088cc:	stur	wzr, [x29, #-4]
  4088d0:	ldur	w0, [x29, #-4]
  4088d4:	ldp	x29, x30, [sp, #64]
  4088d8:	add	sp, sp, #0x50
  4088dc:	ret
  4088e0:	sub	sp, sp, #0x60
  4088e4:	stp	x29, x30, [sp, #80]
  4088e8:	add	x29, sp, #0x50
  4088ec:	mov	x8, xzr
  4088f0:	stur	x0, [x29, #-16]
  4088f4:	stur	x1, [x29, #-24]
  4088f8:	stur	x2, [x29, #-32]
  4088fc:	str	x8, [sp, #40]
  408900:	ldur	x8, [x29, #-16]
  408904:	cbz	x8, 408918 <tigetstr@plt+0x63a8>
  408908:	ldur	x8, [x29, #-32]
  40890c:	cbz	x8, 408918 <tigetstr@plt+0x63a8>
  408910:	ldur	x8, [x29, #-24]
  408914:	cbnz	x8, 408924 <tigetstr@plt+0x63b4>
  408918:	mov	w8, #0xffffffea            	// #-22
  40891c:	stur	w8, [x29, #-4]
  408920:	b	408a54 <tigetstr@plt+0x64e4>
  408924:	ldur	x8, [x29, #-16]
  408928:	str	x8, [sp, #32]
  40892c:	ldr	x8, [sp, #32]
  408930:	mov	w9, #0x0                   	// #0
  408934:	str	w9, [sp, #12]
  408938:	cbz	x8, 408950 <tigetstr@plt+0x63e0>
  40893c:	ldr	x8, [sp, #32]
  408940:	ldrsb	w9, [x8]
  408944:	cmp	w9, #0x0
  408948:	cset	w9, ne  // ne = any
  40894c:	str	w9, [sp, #12]
  408950:	ldr	w8, [sp, #12]
  408954:	tbnz	w8, #0, 40895c <tigetstr@plt+0x63ec>
  408958:	b	408a50 <tigetstr@plt+0x64e0>
  40895c:	mov	x8, xzr
  408960:	str	x8, [sp, #24]
  408964:	ldr	x8, [sp, #40]
  408968:	cbnz	x8, 408974 <tigetstr@plt+0x6404>
  40896c:	ldr	x8, [sp, #32]
  408970:	str	x8, [sp, #40]
  408974:	ldr	x8, [sp, #32]
  408978:	ldrsb	w9, [x8]
  40897c:	cmp	w9, #0x2c
  408980:	b.ne	40898c <tigetstr@plt+0x641c>  // b.any
  408984:	ldr	x8, [sp, #32]
  408988:	str	x8, [sp, #24]
  40898c:	ldr	x8, [sp, #32]
  408990:	ldrsb	w9, [x8, #1]
  408994:	cbnz	w9, 4089a4 <tigetstr@plt+0x6434>
  408998:	ldr	x8, [sp, #32]
  40899c:	add	x8, x8, #0x1
  4089a0:	str	x8, [sp, #24]
  4089a4:	ldr	x8, [sp, #40]
  4089a8:	cbz	x8, 4089b4 <tigetstr@plt+0x6444>
  4089ac:	ldr	x8, [sp, #24]
  4089b0:	cbnz	x8, 4089b8 <tigetstr@plt+0x6448>
  4089b4:	b	408a40 <tigetstr@plt+0x64d0>
  4089b8:	ldr	x8, [sp, #24]
  4089bc:	ldr	x9, [sp, #40]
  4089c0:	cmp	x8, x9
  4089c4:	b.hi	4089d4 <tigetstr@plt+0x6464>  // b.pmore
  4089c8:	mov	w8, #0xffffffff            	// #-1
  4089cc:	stur	w8, [x29, #-4]
  4089d0:	b	408a54 <tigetstr@plt+0x64e4>
  4089d4:	ldur	x8, [x29, #-32]
  4089d8:	ldr	x0, [sp, #40]
  4089dc:	ldr	x9, [sp, #24]
  4089e0:	ldr	x10, [sp, #40]
  4089e4:	subs	x1, x9, x10
  4089e8:	blr	x8
  4089ec:	str	x0, [sp, #16]
  4089f0:	ldr	x8, [sp, #16]
  4089f4:	cmp	x8, #0x0
  4089f8:	cset	w11, ge  // ge = tcont
  4089fc:	tbnz	w11, #0, 408a0c <tigetstr@plt+0x649c>
  408a00:	ldr	x8, [sp, #16]
  408a04:	stur	w8, [x29, #-4]
  408a08:	b	408a54 <tigetstr@plt+0x64e4>
  408a0c:	ldr	x8, [sp, #16]
  408a10:	ldur	x9, [x29, #-24]
  408a14:	ldr	x10, [x9]
  408a18:	orr	x8, x10, x8
  408a1c:	str	x8, [x9]
  408a20:	mov	x8, xzr
  408a24:	str	x8, [sp, #40]
  408a28:	ldr	x8, [sp, #24]
  408a2c:	cbz	x8, 408a40 <tigetstr@plt+0x64d0>
  408a30:	ldr	x8, [sp, #24]
  408a34:	ldrb	w9, [x8]
  408a38:	cbnz	w9, 408a40 <tigetstr@plt+0x64d0>
  408a3c:	b	408a50 <tigetstr@plt+0x64e0>
  408a40:	ldr	x8, [sp, #32]
  408a44:	add	x8, x8, #0x1
  408a48:	str	x8, [sp, #32]
  408a4c:	b	40892c <tigetstr@plt+0x63bc>
  408a50:	stur	wzr, [x29, #-4]
  408a54:	ldur	w0, [x29, #-4]
  408a58:	ldp	x29, x30, [sp, #80]
  408a5c:	add	sp, sp, #0x60
  408a60:	ret
  408a64:	sub	sp, sp, #0x50
  408a68:	stp	x29, x30, [sp, #64]
  408a6c:	add	x29, sp, #0x40
  408a70:	mov	x8, xzr
  408a74:	stur	x0, [x29, #-16]
  408a78:	stur	x1, [x29, #-24]
  408a7c:	str	x2, [sp, #32]
  408a80:	str	w3, [sp, #28]
  408a84:	str	x8, [sp, #16]
  408a88:	ldur	x8, [x29, #-16]
  408a8c:	cbnz	x8, 408a98 <tigetstr@plt+0x6528>
  408a90:	stur	wzr, [x29, #-4]
  408a94:	b	408c40 <tigetstr@plt+0x66d0>
  408a98:	ldr	w8, [sp, #28]
  408a9c:	ldur	x9, [x29, #-24]
  408aa0:	str	w8, [x9]
  408aa4:	ldr	x9, [sp, #32]
  408aa8:	str	w8, [x9]
  408aac:	bl	4024d0 <__errno_location@plt>
  408ab0:	str	wzr, [x0]
  408ab4:	ldur	x9, [x29, #-16]
  408ab8:	ldrsb	w8, [x9]
  408abc:	cmp	w8, #0x3a
  408ac0:	b.ne	408b28 <tigetstr@plt+0x65b8>  // b.any
  408ac4:	ldur	x8, [x29, #-16]
  408ac8:	add	x8, x8, #0x1
  408acc:	stur	x8, [x29, #-16]
  408ad0:	ldur	x0, [x29, #-16]
  408ad4:	add	x1, sp, #0x10
  408ad8:	mov	w2, #0xa                   	// #10
  408adc:	bl	402380 <strtol@plt>
  408ae0:	ldr	x8, [sp, #32]
  408ae4:	str	w0, [x8]
  408ae8:	bl	4024d0 <__errno_location@plt>
  408aec:	ldr	w9, [x0]
  408af0:	cbnz	w9, 408b18 <tigetstr@plt+0x65a8>
  408af4:	ldr	x8, [sp, #16]
  408af8:	cbz	x8, 408b18 <tigetstr@plt+0x65a8>
  408afc:	ldr	x8, [sp, #16]
  408b00:	ldrsb	w9, [x8]
  408b04:	cbnz	w9, 408b18 <tigetstr@plt+0x65a8>
  408b08:	ldr	x8, [sp, #16]
  408b0c:	ldur	x9, [x29, #-16]
  408b10:	cmp	x8, x9
  408b14:	b.ne	408b24 <tigetstr@plt+0x65b4>  // b.any
  408b18:	mov	w8, #0xffffffff            	// #-1
  408b1c:	stur	w8, [x29, #-4]
  408b20:	b	408c40 <tigetstr@plt+0x66d0>
  408b24:	b	408c3c <tigetstr@plt+0x66cc>
  408b28:	ldur	x0, [x29, #-16]
  408b2c:	add	x1, sp, #0x10
  408b30:	mov	w2, #0xa                   	// #10
  408b34:	bl	402380 <strtol@plt>
  408b38:	ldur	x8, [x29, #-24]
  408b3c:	str	w0, [x8]
  408b40:	ldr	x8, [sp, #32]
  408b44:	str	w0, [x8]
  408b48:	bl	4024d0 <__errno_location@plt>
  408b4c:	ldr	w9, [x0]
  408b50:	cbnz	w9, 408b6c <tigetstr@plt+0x65fc>
  408b54:	ldr	x8, [sp, #16]
  408b58:	cbz	x8, 408b6c <tigetstr@plt+0x65fc>
  408b5c:	ldr	x8, [sp, #16]
  408b60:	ldur	x9, [x29, #-16]
  408b64:	cmp	x8, x9
  408b68:	b.ne	408b78 <tigetstr@plt+0x6608>  // b.any
  408b6c:	mov	w8, #0xffffffff            	// #-1
  408b70:	stur	w8, [x29, #-4]
  408b74:	b	408c40 <tigetstr@plt+0x66d0>
  408b78:	ldr	x8, [sp, #16]
  408b7c:	ldrsb	w9, [x8]
  408b80:	cmp	w9, #0x3a
  408b84:	b.ne	408ba4 <tigetstr@plt+0x6634>  // b.any
  408b88:	ldr	x8, [sp, #16]
  408b8c:	ldrb	w9, [x8, #1]
  408b90:	cbnz	w9, 408ba4 <tigetstr@plt+0x6634>
  408b94:	ldr	w8, [sp, #28]
  408b98:	ldr	x9, [sp, #32]
  408b9c:	str	w8, [x9]
  408ba0:	b	408c3c <tigetstr@plt+0x66cc>
  408ba4:	ldr	x8, [sp, #16]
  408ba8:	ldrsb	w9, [x8]
  408bac:	cmp	w9, #0x2d
  408bb0:	b.eq	408bc4 <tigetstr@plt+0x6654>  // b.none
  408bb4:	ldr	x8, [sp, #16]
  408bb8:	ldrsb	w9, [x8]
  408bbc:	cmp	w9, #0x3a
  408bc0:	b.ne	408c3c <tigetstr@plt+0x66cc>  // b.any
  408bc4:	add	x1, sp, #0x10
  408bc8:	ldr	x8, [sp, #16]
  408bcc:	add	x8, x8, #0x1
  408bd0:	stur	x8, [x29, #-16]
  408bd4:	mov	x8, xzr
  408bd8:	str	x8, [sp, #16]
  408bdc:	str	x1, [sp, #8]
  408be0:	bl	4024d0 <__errno_location@plt>
  408be4:	str	wzr, [x0]
  408be8:	ldur	x0, [x29, #-16]
  408bec:	ldr	x1, [sp, #8]
  408bf0:	mov	w2, #0xa                   	// #10
  408bf4:	bl	402380 <strtol@plt>
  408bf8:	ldr	x8, [sp, #32]
  408bfc:	str	w0, [x8]
  408c00:	bl	4024d0 <__errno_location@plt>
  408c04:	ldr	w9, [x0]
  408c08:	cbnz	w9, 408c30 <tigetstr@plt+0x66c0>
  408c0c:	ldr	x8, [sp, #16]
  408c10:	cbz	x8, 408c30 <tigetstr@plt+0x66c0>
  408c14:	ldr	x8, [sp, #16]
  408c18:	ldrsb	w9, [x8]
  408c1c:	cbnz	w9, 408c30 <tigetstr@plt+0x66c0>
  408c20:	ldr	x8, [sp, #16]
  408c24:	ldur	x9, [x29, #-16]
  408c28:	cmp	x8, x9
  408c2c:	b.ne	408c3c <tigetstr@plt+0x66cc>  // b.any
  408c30:	mov	w8, #0xffffffff            	// #-1
  408c34:	stur	w8, [x29, #-4]
  408c38:	b	408c40 <tigetstr@plt+0x66d0>
  408c3c:	stur	wzr, [x29, #-4]
  408c40:	ldur	w0, [x29, #-4]
  408c44:	ldp	x29, x30, [sp, #64]
  408c48:	add	sp, sp, #0x50
  408c4c:	ret
  408c50:	sub	sp, sp, #0x50
  408c54:	stp	x29, x30, [sp, #64]
  408c58:	add	x29, sp, #0x40
  408c5c:	stur	x0, [x29, #-16]
  408c60:	stur	x1, [x29, #-24]
  408c64:	ldur	x8, [x29, #-16]
  408c68:	mov	w9, #0x0                   	// #0
  408c6c:	str	w9, [sp, #4]
  408c70:	cbz	x8, 408c84 <tigetstr@plt+0x6714>
  408c74:	ldur	x8, [x29, #-24]
  408c78:	cmp	x8, #0x0
  408c7c:	cset	w9, ne  // ne = any
  408c80:	str	w9, [sp, #4]
  408c84:	ldr	w8, [sp, #4]
  408c88:	tbnz	w8, #0, 408c90 <tigetstr@plt+0x6720>
  408c8c:	b	408d7c <tigetstr@plt+0x680c>
  408c90:	ldur	x0, [x29, #-16]
  408c94:	add	x1, sp, #0x20
  408c98:	bl	408d90 <tigetstr@plt+0x6820>
  408c9c:	str	x0, [sp, #16]
  408ca0:	ldur	x0, [x29, #-24]
  408ca4:	add	x1, sp, #0x18
  408ca8:	bl	408d90 <tigetstr@plt+0x6820>
  408cac:	str	x0, [sp, #8]
  408cb0:	ldr	x8, [sp, #32]
  408cb4:	ldr	x9, [sp, #24]
  408cb8:	add	x8, x8, x9
  408cbc:	cbnz	x8, 408ccc <tigetstr@plt+0x675c>
  408cc0:	mov	w8, #0x1                   	// #1
  408cc4:	stur	w8, [x29, #-4]
  408cc8:	b	408d80 <tigetstr@plt+0x6810>
  408ccc:	ldr	x8, [sp, #32]
  408cd0:	ldr	x9, [sp, #24]
  408cd4:	add	x8, x8, x9
  408cd8:	cmp	x8, #0x1
  408cdc:	b.ne	408d1c <tigetstr@plt+0x67ac>  // b.any
  408ce0:	ldr	x8, [sp, #16]
  408ce4:	cbz	x8, 408cf8 <tigetstr@plt+0x6788>
  408ce8:	ldr	x8, [sp, #16]
  408cec:	ldrsb	w9, [x8]
  408cf0:	cmp	w9, #0x2f
  408cf4:	b.eq	408d10 <tigetstr@plt+0x67a0>  // b.none
  408cf8:	ldr	x8, [sp, #8]
  408cfc:	cbz	x8, 408d1c <tigetstr@plt+0x67ac>
  408d00:	ldr	x8, [sp, #8]
  408d04:	ldrsb	w9, [x8]
  408d08:	cmp	w9, #0x2f
  408d0c:	b.ne	408d1c <tigetstr@plt+0x67ac>  // b.any
  408d10:	mov	w8, #0x1                   	// #1
  408d14:	stur	w8, [x29, #-4]
  408d18:	b	408d80 <tigetstr@plt+0x6810>
  408d1c:	ldr	x8, [sp, #16]
  408d20:	cbz	x8, 408d2c <tigetstr@plt+0x67bc>
  408d24:	ldr	x8, [sp, #8]
  408d28:	cbnz	x8, 408d30 <tigetstr@plt+0x67c0>
  408d2c:	b	408d7c <tigetstr@plt+0x680c>
  408d30:	ldr	x8, [sp, #32]
  408d34:	ldr	x9, [sp, #24]
  408d38:	cmp	x8, x9
  408d3c:	b.ne	408d54 <tigetstr@plt+0x67e4>  // b.any
  408d40:	ldr	x0, [sp, #16]
  408d44:	ldr	x1, [sp, #8]
  408d48:	ldr	x2, [sp, #32]
  408d4c:	bl	4021c0 <strncmp@plt>
  408d50:	cbz	w0, 408d58 <tigetstr@plt+0x67e8>
  408d54:	b	408d7c <tigetstr@plt+0x680c>
  408d58:	ldr	x8, [sp, #16]
  408d5c:	ldr	x9, [sp, #32]
  408d60:	add	x8, x8, x9
  408d64:	stur	x8, [x29, #-16]
  408d68:	ldr	x8, [sp, #8]
  408d6c:	ldr	x9, [sp, #24]
  408d70:	add	x8, x8, x9
  408d74:	stur	x8, [x29, #-24]
  408d78:	b	408c64 <tigetstr@plt+0x66f4>
  408d7c:	stur	wzr, [x29, #-4]
  408d80:	ldur	w0, [x29, #-4]
  408d84:	ldp	x29, x30, [sp, #64]
  408d88:	add	sp, sp, #0x50
  408d8c:	ret
  408d90:	sub	sp, sp, #0x30
  408d94:	str	x0, [sp, #32]
  408d98:	str	x1, [sp, #24]
  408d9c:	ldr	x8, [sp, #32]
  408da0:	str	x8, [sp, #16]
  408da4:	ldr	x8, [sp, #24]
  408da8:	str	xzr, [x8]
  408dac:	ldr	x8, [sp, #16]
  408db0:	mov	w9, #0x0                   	// #0
  408db4:	str	w9, [sp, #4]
  408db8:	cbz	x8, 408de8 <tigetstr@plt+0x6878>
  408dbc:	ldr	x8, [sp, #16]
  408dc0:	ldrsb	w9, [x8]
  408dc4:	mov	w10, #0x0                   	// #0
  408dc8:	cmp	w9, #0x2f
  408dcc:	str	w10, [sp, #4]
  408dd0:	b.ne	408de8 <tigetstr@plt+0x6878>  // b.any
  408dd4:	ldr	x8, [sp, #16]
  408dd8:	ldrsb	w9, [x8, #1]
  408ddc:	cmp	w9, #0x2f
  408de0:	cset	w9, eq  // eq = none
  408de4:	str	w9, [sp, #4]
  408de8:	ldr	w8, [sp, #4]
  408dec:	tbnz	w8, #0, 408df4 <tigetstr@plt+0x6884>
  408df0:	b	408e04 <tigetstr@plt+0x6894>
  408df4:	ldr	x8, [sp, #16]
  408df8:	add	x8, x8, #0x1
  408dfc:	str	x8, [sp, #16]
  408e00:	b	408dac <tigetstr@plt+0x683c>
  408e04:	ldr	x8, [sp, #16]
  408e08:	cbz	x8, 408e18 <tigetstr@plt+0x68a8>
  408e0c:	ldr	x8, [sp, #16]
  408e10:	ldrb	w9, [x8]
  408e14:	cbnz	w9, 408e24 <tigetstr@plt+0x68b4>
  408e18:	mov	x8, xzr
  408e1c:	str	x8, [sp, #40]
  408e20:	b	408e98 <tigetstr@plt+0x6928>
  408e24:	ldr	x8, [sp, #24]
  408e28:	mov	x9, #0x1                   	// #1
  408e2c:	str	x9, [x8]
  408e30:	ldr	x8, [sp, #16]
  408e34:	add	x8, x8, #0x1
  408e38:	str	x8, [sp, #8]
  408e3c:	ldr	x8, [sp, #8]
  408e40:	ldrsb	w9, [x8]
  408e44:	mov	w10, #0x0                   	// #0
  408e48:	str	w10, [sp]
  408e4c:	cbz	w9, 408e64 <tigetstr@plt+0x68f4>
  408e50:	ldr	x8, [sp, #8]
  408e54:	ldrsb	w9, [x8]
  408e58:	cmp	w9, #0x2f
  408e5c:	cset	w9, ne  // ne = any
  408e60:	str	w9, [sp]
  408e64:	ldr	w8, [sp]
  408e68:	tbnz	w8, #0, 408e70 <tigetstr@plt+0x6900>
  408e6c:	b	408e90 <tigetstr@plt+0x6920>
  408e70:	ldr	x8, [sp, #24]
  408e74:	ldr	x9, [x8]
  408e78:	add	x9, x9, #0x1
  408e7c:	str	x9, [x8]
  408e80:	ldr	x8, [sp, #8]
  408e84:	add	x8, x8, #0x1
  408e88:	str	x8, [sp, #8]
  408e8c:	b	408e3c <tigetstr@plt+0x68cc>
  408e90:	ldr	x8, [sp, #16]
  408e94:	str	x8, [sp, #40]
  408e98:	ldr	x0, [sp, #40]
  408e9c:	add	sp, sp, #0x30
  408ea0:	ret
  408ea4:	sub	sp, sp, #0x40
  408ea8:	stp	x29, x30, [sp, #48]
  408eac:	add	x29, sp, #0x30
  408eb0:	stur	x0, [x29, #-16]
  408eb4:	str	x1, [sp, #24]
  408eb8:	str	x2, [sp, #16]
  408ebc:	ldur	x8, [x29, #-16]
  408ec0:	cbnz	x8, 408ee0 <tigetstr@plt+0x6970>
  408ec4:	ldr	x8, [sp, #24]
  408ec8:	cbnz	x8, 408ee0 <tigetstr@plt+0x6970>
  408ecc:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  408ed0:	add	x0, x0, #0x94b
  408ed4:	bl	402290 <strdup@plt>
  408ed8:	stur	x0, [x29, #-8]
  408edc:	b	409014 <tigetstr@plt+0x6aa4>
  408ee0:	ldur	x8, [x29, #-16]
  408ee4:	cbnz	x8, 408efc <tigetstr@plt+0x698c>
  408ee8:	ldr	x0, [sp, #24]
  408eec:	ldr	x1, [sp, #16]
  408ef0:	bl	4023e0 <strndup@plt>
  408ef4:	stur	x0, [x29, #-8]
  408ef8:	b	409014 <tigetstr@plt+0x6aa4>
  408efc:	ldr	x8, [sp, #24]
  408f00:	cbnz	x8, 408f14 <tigetstr@plt+0x69a4>
  408f04:	ldur	x0, [x29, #-16]
  408f08:	bl	402290 <strdup@plt>
  408f0c:	stur	x0, [x29, #-8]
  408f10:	b	409014 <tigetstr@plt+0x6aa4>
  408f14:	ldur	x8, [x29, #-16]
  408f18:	cbz	x8, 408f20 <tigetstr@plt+0x69b0>
  408f1c:	b	408f40 <tigetstr@plt+0x69d0>
  408f20:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  408f24:	add	x0, x0, #0x7b7
  408f28:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  408f2c:	add	x1, x1, #0xe14
  408f30:	mov	w2, #0x383                 	// #899
  408f34:	adrp	x3, 40d000 <tigetstr@plt+0xaa90>
  408f38:	add	x3, x3, #0xe23
  408f3c:	bl	4024c0 <__assert_fail@plt>
  408f40:	ldr	x8, [sp, #24]
  408f44:	cbz	x8, 408f4c <tigetstr@plt+0x69dc>
  408f48:	b	408f6c <tigetstr@plt+0x69fc>
  408f4c:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  408f50:	add	x0, x0, #0xe58
  408f54:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  408f58:	add	x1, x1, #0xe14
  408f5c:	mov	w2, #0x384                 	// #900
  408f60:	adrp	x3, 40d000 <tigetstr@plt+0xaa90>
  408f64:	add	x3, x3, #0xe23
  408f68:	bl	4024c0 <__assert_fail@plt>
  408f6c:	ldur	x0, [x29, #-16]
  408f70:	bl	401f80 <strlen@plt>
  408f74:	str	x0, [sp, #8]
  408f78:	ldr	x8, [sp, #16]
  408f7c:	ldr	x9, [sp, #8]
  408f80:	mov	x10, #0xffffffffffffffff    	// #-1
  408f84:	subs	x9, x10, x9
  408f88:	cmp	x8, x9
  408f8c:	b.ls	408f9c <tigetstr@plt+0x6a2c>  // b.plast
  408f90:	mov	x8, xzr
  408f94:	stur	x8, [x29, #-8]
  408f98:	b	409014 <tigetstr@plt+0x6aa4>
  408f9c:	ldr	x8, [sp, #8]
  408fa0:	ldr	x9, [sp, #16]
  408fa4:	add	x8, x8, x9
  408fa8:	add	x0, x8, #0x1
  408fac:	bl	4021a0 <malloc@plt>
  408fb0:	str	x0, [sp]
  408fb4:	ldr	x8, [sp]
  408fb8:	cbnz	x8, 408fc8 <tigetstr@plt+0x6a58>
  408fbc:	mov	x8, xzr
  408fc0:	stur	x8, [x29, #-8]
  408fc4:	b	409014 <tigetstr@plt+0x6aa4>
  408fc8:	ldr	x0, [sp]
  408fcc:	ldur	x1, [x29, #-16]
  408fd0:	ldr	x2, [sp, #8]
  408fd4:	bl	401f50 <memcpy@plt>
  408fd8:	ldr	x8, [sp]
  408fdc:	ldr	x9, [sp, #8]
  408fe0:	add	x0, x8, x9
  408fe4:	ldr	x1, [sp, #24]
  408fe8:	ldr	x2, [sp, #16]
  408fec:	bl	401f50 <memcpy@plt>
  408ff0:	ldr	x8, [sp]
  408ff4:	ldr	x9, [sp, #8]
  408ff8:	ldr	x10, [sp, #16]
  408ffc:	add	x9, x9, x10
  409000:	add	x8, x8, x9
  409004:	mov	w11, #0x0                   	// #0
  409008:	strb	w11, [x8]
  40900c:	ldr	x8, [sp]
  409010:	stur	x8, [x29, #-8]
  409014:	ldur	x0, [x29, #-8]
  409018:	ldp	x29, x30, [sp, #48]
  40901c:	add	sp, sp, #0x40
  409020:	ret
  409024:	sub	sp, sp, #0x40
  409028:	stp	x29, x30, [sp, #48]
  40902c:	add	x29, sp, #0x30
  409030:	stur	x0, [x29, #-8]
  409034:	stur	x1, [x29, #-16]
  409038:	ldur	x0, [x29, #-8]
  40903c:	ldur	x1, [x29, #-16]
  409040:	ldur	x8, [x29, #-16]
  409044:	str	x0, [sp, #24]
  409048:	str	x1, [sp, #16]
  40904c:	cbz	x8, 409060 <tigetstr@plt+0x6af0>
  409050:	ldur	x0, [x29, #-16]
  409054:	bl	401f80 <strlen@plt>
  409058:	str	x0, [sp, #8]
  40905c:	b	409068 <tigetstr@plt+0x6af8>
  409060:	mov	x8, xzr
  409064:	str	x8, [sp, #8]
  409068:	ldr	x8, [sp, #8]
  40906c:	ldr	x0, [sp, #24]
  409070:	ldr	x1, [sp, #16]
  409074:	mov	x2, x8
  409078:	bl	408ea4 <tigetstr@plt+0x6934>
  40907c:	ldp	x29, x30, [sp, #48]
  409080:	add	sp, sp, #0x40
  409084:	ret
  409088:	sub	sp, sp, #0x140
  40908c:	stp	x29, x30, [sp, #288]
  409090:	str	x28, [sp, #304]
  409094:	add	x29, sp, #0x120
  409098:	sub	x8, x29, #0x38
  40909c:	str	q7, [sp, #112]
  4090a0:	str	q6, [sp, #96]
  4090a4:	str	q5, [sp, #80]
  4090a8:	str	q4, [sp, #64]
  4090ac:	str	q3, [sp, #48]
  4090b0:	str	q2, [sp, #32]
  4090b4:	str	q1, [sp, #16]
  4090b8:	str	q0, [sp]
  4090bc:	str	x7, [sp, #168]
  4090c0:	str	x6, [sp, #160]
  4090c4:	str	x5, [sp, #152]
  4090c8:	str	x4, [sp, #144]
  4090cc:	str	x3, [sp, #136]
  4090d0:	str	x2, [sp, #128]
  4090d4:	stur	x0, [x29, #-16]
  4090d8:	stur	x1, [x29, #-24]
  4090dc:	mov	w9, #0xffffff80            	// #-128
  4090e0:	stur	w9, [x29, #-28]
  4090e4:	mov	w9, #0xffffffd0            	// #-48
  4090e8:	stur	w9, [x29, #-32]
  4090ec:	mov	x10, sp
  4090f0:	add	x10, x10, #0x80
  4090f4:	stur	x10, [x29, #-40]
  4090f8:	add	x10, sp, #0x80
  4090fc:	add	x10, x10, #0x30
  409100:	stur	x10, [x29, #-48]
  409104:	add	x10, x29, #0x20
  409108:	stur	x10, [x29, #-56]
  40910c:	ldur	x1, [x29, #-24]
  409110:	ldr	q0, [x8]
  409114:	ldr	q1, [x8, #16]
  409118:	stur	q1, [x29, #-96]
  40911c:	stur	q0, [x29, #-112]
  409120:	sub	x0, x29, #0x40
  409124:	sub	x2, x29, #0x70
  409128:	bl	4023d0 <vasprintf@plt>
  40912c:	stur	w0, [x29, #-76]
  409130:	ldur	w9, [x29, #-76]
  409134:	tbz	w9, #31, 409148 <tigetstr@plt+0x6bd8>
  409138:	b	40913c <tigetstr@plt+0x6bcc>
  40913c:	mov	x8, xzr
  409140:	stur	x8, [x29, #-8]
  409144:	b	409170 <tigetstr@plt+0x6c00>
  409148:	ldur	x0, [x29, #-16]
  40914c:	ldur	x1, [x29, #-64]
  409150:	ldursw	x2, [x29, #-76]
  409154:	bl	408ea4 <tigetstr@plt+0x6934>
  409158:	stur	x0, [x29, #-72]
  40915c:	ldur	x0, [x29, #-64]
  409160:	bl	402390 <free@plt>
  409164:	ldur	x8, [x29, #-72]
  409168:	stur	x8, [x29, #-8]
  40916c:	b	409170 <tigetstr@plt+0x6c00>
  409170:	ldur	x0, [x29, #-8]
  409174:	ldr	x28, [sp, #304]
  409178:	ldp	x29, x30, [sp, #288]
  40917c:	add	sp, sp, #0x140
  409180:	ret
  409184:	sub	sp, sp, #0x50
  409188:	stp	x29, x30, [sp, #64]
  40918c:	add	x29, sp, #0x40
  409190:	stur	x0, [x29, #-16]
  409194:	stur	x1, [x29, #-24]
  409198:	str	x2, [sp, #32]
  40919c:	str	w3, [sp, #28]
  4091a0:	ldur	x8, [x29, #-16]
  4091a4:	ldr	x8, [x8]
  4091a8:	str	x8, [sp, #16]
  4091ac:	ldr	x8, [sp, #16]
  4091b0:	ldrb	w9, [x8]
  4091b4:	cbnz	w9, 4091f8 <tigetstr@plt+0x6c88>
  4091b8:	ldur	x8, [x29, #-16]
  4091bc:	ldr	x8, [x8]
  4091c0:	ldrsb	w9, [x8]
  4091c4:	cbnz	w9, 4091cc <tigetstr@plt+0x6c5c>
  4091c8:	b	4091ec <tigetstr@plt+0x6c7c>
  4091cc:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  4091d0:	add	x0, x0, #0xe5f
  4091d4:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  4091d8:	add	x1, x1, #0xe14
  4091dc:	mov	w2, #0x3c6                 	// #966
  4091e0:	adrp	x3, 40d000 <tigetstr@plt+0xaa90>
  4091e4:	add	x3, x3, #0xe6f
  4091e8:	bl	4024c0 <__assert_fail@plt>
  4091ec:	mov	x8, xzr
  4091f0:	stur	x8, [x29, #-8]
  4091f4:	b	4093e8 <tigetstr@plt+0x6e78>
  4091f8:	ldr	x0, [sp, #16]
  4091fc:	ldr	x1, [sp, #32]
  409200:	bl	4023f0 <strspn@plt>
  409204:	ldr	x8, [sp, #16]
  409208:	add	x8, x8, x0
  40920c:	str	x8, [sp, #16]
  409210:	ldr	x8, [sp, #16]
  409214:	ldrb	w9, [x8]
  409218:	cbnz	w9, 409234 <tigetstr@plt+0x6cc4>
  40921c:	ldr	x8, [sp, #16]
  409220:	ldur	x9, [x29, #-16]
  409224:	str	x8, [x9]
  409228:	mov	x8, xzr
  40922c:	stur	x8, [x29, #-8]
  409230:	b	4093e8 <tigetstr@plt+0x6e78>
  409234:	ldr	w8, [sp, #28]
  409238:	cbz	w8, 409334 <tigetstr@plt+0x6dc4>
  40923c:	ldr	x8, [sp, #16]
  409240:	ldrsb	w1, [x8]
  409244:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  409248:	add	x0, x0, #0xead
  40924c:	bl	402400 <strchr@plt>
  409250:	cbz	x0, 409334 <tigetstr@plt+0x6dc4>
  409254:	ldr	x8, [sp, #16]
  409258:	ldrb	w9, [x8]
  40925c:	add	x8, sp, #0xe
  409260:	strb	w9, [sp, #14]
  409264:	mov	w9, #0x0                   	// #0
  409268:	strb	w9, [x8, #1]
  40926c:	ldr	x10, [sp, #16]
  409270:	add	x0, x10, #0x1
  409274:	mov	x1, x8
  409278:	bl	4093f8 <tigetstr@plt+0x6e88>
  40927c:	ldur	x8, [x29, #-24]
  409280:	str	x0, [x8]
  409284:	ldr	x8, [sp, #16]
  409288:	ldur	x10, [x29, #-24]
  40928c:	ldr	x10, [x10]
  409290:	add	x10, x10, #0x1
  409294:	ldrsb	w9, [x8, x10]
  409298:	cbz	w9, 4092f4 <tigetstr@plt+0x6d84>
  40929c:	ldr	x8, [sp, #16]
  4092a0:	ldur	x9, [x29, #-24]
  4092a4:	ldr	x9, [x9]
  4092a8:	add	x9, x9, #0x1
  4092ac:	ldrsb	w10, [x8, x9]
  4092b0:	ldrsb	w11, [sp, #14]
  4092b4:	cmp	w10, w11
  4092b8:	b.ne	4092f4 <tigetstr@plt+0x6d84>  // b.any
  4092bc:	ldr	x8, [sp, #16]
  4092c0:	ldur	x9, [x29, #-24]
  4092c4:	ldr	x9, [x9]
  4092c8:	add	x9, x9, #0x2
  4092cc:	ldrsb	w10, [x8, x9]
  4092d0:	cbz	w10, 40930c <tigetstr@plt+0x6d9c>
  4092d4:	ldr	x0, [sp, #32]
  4092d8:	ldr	x8, [sp, #16]
  4092dc:	ldur	x9, [x29, #-24]
  4092e0:	ldr	x9, [x9]
  4092e4:	add	x9, x9, #0x2
  4092e8:	ldrsb	w1, [x8, x9]
  4092ec:	bl	402400 <strchr@plt>
  4092f0:	cbnz	x0, 40930c <tigetstr@plt+0x6d9c>
  4092f4:	ldr	x8, [sp, #16]
  4092f8:	ldur	x9, [x29, #-16]
  4092fc:	str	x8, [x9]
  409300:	mov	x8, xzr
  409304:	stur	x8, [x29, #-8]
  409308:	b	4093e8 <tigetstr@plt+0x6e78>
  40930c:	ldr	x8, [sp, #16]
  409310:	add	x9, x8, #0x1
  409314:	str	x9, [sp, #16]
  409318:	ldur	x9, [x29, #-24]
  40931c:	ldr	x9, [x9]
  409320:	add	x8, x8, x9
  409324:	add	x8, x8, #0x2
  409328:	ldur	x9, [x29, #-16]
  40932c:	str	x8, [x9]
  409330:	b	4093e0 <tigetstr@plt+0x6e70>
  409334:	ldr	w8, [sp, #28]
  409338:	cbz	w8, 4093b4 <tigetstr@plt+0x6e44>
  40933c:	ldr	x0, [sp, #16]
  409340:	ldr	x1, [sp, #32]
  409344:	bl	4093f8 <tigetstr@plt+0x6e88>
  409348:	ldur	x8, [x29, #-24]
  40934c:	str	x0, [x8]
  409350:	ldr	x8, [sp, #16]
  409354:	ldur	x9, [x29, #-24]
  409358:	ldr	x9, [x9]
  40935c:	ldrsb	w10, [x8, x9]
  409360:	cbz	w10, 409398 <tigetstr@plt+0x6e28>
  409364:	ldr	x0, [sp, #32]
  409368:	ldr	x8, [sp, #16]
  40936c:	ldur	x9, [x29, #-24]
  409370:	ldr	x9, [x9]
  409374:	ldrsb	w1, [x8, x9]
  409378:	bl	402400 <strchr@plt>
  40937c:	cbnz	x0, 409398 <tigetstr@plt+0x6e28>
  409380:	ldr	x8, [sp, #16]
  409384:	ldur	x9, [x29, #-16]
  409388:	str	x8, [x9]
  40938c:	mov	x8, xzr
  409390:	stur	x8, [x29, #-8]
  409394:	b	4093e8 <tigetstr@plt+0x6e78>
  409398:	ldr	x8, [sp, #16]
  40939c:	ldur	x9, [x29, #-24]
  4093a0:	ldr	x9, [x9]
  4093a4:	add	x8, x8, x9
  4093a8:	ldur	x9, [x29, #-16]
  4093ac:	str	x8, [x9]
  4093b0:	b	4093e0 <tigetstr@plt+0x6e70>
  4093b4:	ldr	x0, [sp, #16]
  4093b8:	ldr	x1, [sp, #32]
  4093bc:	bl	402490 <strcspn@plt>
  4093c0:	ldur	x8, [x29, #-24]
  4093c4:	str	x0, [x8]
  4093c8:	ldr	x8, [sp, #16]
  4093cc:	ldur	x9, [x29, #-24]
  4093d0:	ldr	x9, [x9]
  4093d4:	add	x8, x8, x9
  4093d8:	ldur	x9, [x29, #-16]
  4093dc:	str	x8, [x9]
  4093e0:	ldr	x8, [sp, #16]
  4093e4:	stur	x8, [x29, #-8]
  4093e8:	ldur	x0, [x29, #-8]
  4093ec:	ldp	x29, x30, [sp, #64]
  4093f0:	add	sp, sp, #0x50
  4093f4:	ret
  4093f8:	sub	sp, sp, #0x30
  4093fc:	stp	x29, x30, [sp, #32]
  409400:	add	x29, sp, #0x20
  409404:	stur	x0, [x29, #-8]
  409408:	str	x1, [sp, #16]
  40940c:	str	wzr, [sp, #12]
  409410:	str	wzr, [sp, #8]
  409414:	ldur	x8, [x29, #-8]
  409418:	ldrsw	x9, [sp, #8]
  40941c:	add	x8, x8, x9
  409420:	ldrb	w10, [x8]
  409424:	cbz	w10, 409484 <tigetstr@plt+0x6f14>
  409428:	ldr	w8, [sp, #12]
  40942c:	cbz	w8, 409438 <tigetstr@plt+0x6ec8>
  409430:	str	wzr, [sp, #12]
  409434:	b	409474 <tigetstr@plt+0x6f04>
  409438:	ldur	x8, [x29, #-8]
  40943c:	ldrsw	x9, [sp, #8]
  409440:	ldrsb	w10, [x8, x9]
  409444:	cmp	w10, #0x5c
  409448:	b.ne	409458 <tigetstr@plt+0x6ee8>  // b.any
  40944c:	mov	w8, #0x1                   	// #1
  409450:	str	w8, [sp, #12]
  409454:	b	409474 <tigetstr@plt+0x6f04>
  409458:	ldr	x0, [sp, #16]
  40945c:	ldur	x8, [x29, #-8]
  409460:	ldrsw	x9, [sp, #8]
  409464:	ldrsb	w1, [x8, x9]
  409468:	bl	402400 <strchr@plt>
  40946c:	cbz	x0, 409474 <tigetstr@plt+0x6f04>
  409470:	b	409484 <tigetstr@plt+0x6f14>
  409474:	ldr	w8, [sp, #8]
  409478:	add	w8, w8, #0x1
  40947c:	str	w8, [sp, #8]
  409480:	b	409414 <tigetstr@plt+0x6ea4>
  409484:	ldr	w8, [sp, #8]
  409488:	ldr	w9, [sp, #12]
  40948c:	subs	w8, w8, w9
  409490:	mov	w0, w8
  409494:	sxtw	x0, w0
  409498:	ldp	x29, x30, [sp, #32]
  40949c:	add	sp, sp, #0x30
  4094a0:	ret
  4094a4:	sub	sp, sp, #0x30
  4094a8:	stp	x29, x30, [sp, #32]
  4094ac:	add	x29, sp, #0x20
  4094b0:	mov	w8, #0x1                   	// #1
  4094b4:	str	x0, [sp, #16]
  4094b8:	str	w8, [sp, #8]
  4094bc:	ldr	x0, [sp, #16]
  4094c0:	bl	402200 <fgetc@plt>
  4094c4:	str	w0, [sp, #12]
  4094c8:	mov	w8, #0xffffffff            	// #-1
  4094cc:	cmp	w0, w8
  4094d0:	b.ne	4094e0 <tigetstr@plt+0x6f70>  // b.any
  4094d4:	mov	w8, #0x1                   	// #1
  4094d8:	stur	w8, [x29, #-4]
  4094dc:	b	4094fc <tigetstr@plt+0x6f8c>
  4094e0:	ldr	w8, [sp, #12]
  4094e4:	cmp	w8, #0xa
  4094e8:	b.ne	4094f4 <tigetstr@plt+0x6f84>  // b.any
  4094ec:	stur	wzr, [x29, #-4]
  4094f0:	b	4094fc <tigetstr@plt+0x6f8c>
  4094f4:	ldr	w8, [sp, #8]
  4094f8:	tbnz	w8, #0, 4094bc <tigetstr@plt+0x6f4c>
  4094fc:	ldur	w0, [x29, #-4]
  409500:	ldp	x29, x30, [sp, #32]
  409504:	add	sp, sp, #0x30
  409508:	ret
  40950c:	sub	sp, sp, #0x150
  409510:	stp	x29, x30, [sp, #304]
  409514:	str	x28, [sp, #320]
  409518:	add	x29, sp, #0x130
  40951c:	mov	w8, #0xffffffff            	// #-1
  409520:	adrp	x9, 41e000 <tigetstr@plt+0x1ba90>
  409524:	add	x9, x9, #0x9e8
  409528:	stur	x0, [x29, #-16]
  40952c:	stur	x1, [x29, #-24]
  409530:	str	xzr, [sp, #144]
  409534:	str	xzr, [sp, #136]
  409538:	str	w8, [sp, #120]
  40953c:	ldur	x10, [x29, #-16]
  409540:	str	x9, [sp, #88]
  409544:	cbz	x10, 40954c <tigetstr@plt+0x6fdc>
  409548:	b	40956c <tigetstr@plt+0x6ffc>
  40954c:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  409550:	add	x0, x0, #0xf03
  409554:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  409558:	add	x1, x1, #0xf05
  40955c:	mov	w2, #0xc4                  	// #196
  409560:	adrp	x3, 40d000 <tigetstr@plt+0xaa90>
  409564:	add	x3, x3, #0xf15
  409568:	bl	4024c0 <__assert_fail@plt>
  40956c:	ldur	x8, [x29, #-24]
  409570:	cbz	x8, 409578 <tigetstr@plt+0x7008>
  409574:	b	409598 <tigetstr@plt+0x7028>
  409578:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  40957c:	add	x0, x0, #0xf41
  409580:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  409584:	add	x1, x1, #0xf05
  409588:	mov	w2, #0xc5                  	// #197
  40958c:	adrp	x3, 40d000 <tigetstr@plt+0xaa90>
  409590:	add	x3, x3, #0xf15
  409594:	bl	4024c0 <__assert_fail@plt>
  409598:	mov	x8, xzr
  40959c:	mov	x0, x8
  4095a0:	bl	402190 <time@plt>
  4095a4:	add	x8, sp, #0x98
  4095a8:	str	x0, [sp, #152]
  4095ac:	mov	x0, x8
  4095b0:	sub	x1, x29, #0x58
  4095b4:	bl	402040 <localtime_r@plt>
  4095b8:	mov	w9, #0xffffffff            	// #-1
  4095bc:	stur	w9, [x29, #-56]
  4095c0:	ldur	x8, [x29, #-16]
  4095c4:	mov	x0, x8
  4095c8:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  4095cc:	add	x1, x1, #0xf46
  4095d0:	bl	402350 <strcmp@plt>
  4095d4:	cbnz	w0, 4095dc <tigetstr@plt+0x706c>
  4095d8:	b	409b34 <tigetstr@plt+0x75c4>
  4095dc:	ldur	x0, [x29, #-16]
  4095e0:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  4095e4:	add	x1, x1, #0xf4a
  4095e8:	bl	402350 <strcmp@plt>
  4095ec:	cbnz	w0, 409600 <tigetstr@plt+0x7090>
  4095f0:	stur	wzr, [x29, #-80]
  4095f4:	stur	wzr, [x29, #-84]
  4095f8:	stur	wzr, [x29, #-88]
  4095fc:	b	409b34 <tigetstr@plt+0x75c4>
  409600:	ldur	x0, [x29, #-16]
  409604:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  409608:	add	x1, x1, #0xf50
  40960c:	bl	402350 <strcmp@plt>
  409610:	cbnz	w0, 409630 <tigetstr@plt+0x70c0>
  409614:	ldur	w8, [x29, #-76]
  409618:	subs	w8, w8, #0x1
  40961c:	stur	w8, [x29, #-76]
  409620:	stur	wzr, [x29, #-80]
  409624:	stur	wzr, [x29, #-84]
  409628:	stur	wzr, [x29, #-88]
  40962c:	b	409b34 <tigetstr@plt+0x75c4>
  409630:	ldur	x0, [x29, #-16]
  409634:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  409638:	add	x1, x1, #0xf5a
  40963c:	bl	402350 <strcmp@plt>
  409640:	cbnz	w0, 409660 <tigetstr@plt+0x70f0>
  409644:	ldur	w8, [x29, #-76]
  409648:	add	w8, w8, #0x1
  40964c:	stur	w8, [x29, #-76]
  409650:	stur	wzr, [x29, #-80]
  409654:	stur	wzr, [x29, #-84]
  409658:	stur	wzr, [x29, #-88]
  40965c:	b	409b34 <tigetstr@plt+0x75c4>
  409660:	ldur	x8, [x29, #-16]
  409664:	ldrsb	w9, [x8]
  409668:	cmp	w9, #0x2b
  40966c:	b.ne	4096a4 <tigetstr@plt+0x7134>  // b.any
  409670:	ldur	x8, [x29, #-16]
  409674:	add	x0, x8, #0x1
  409678:	add	x1, sp, #0x90
  40967c:	bl	409bf8 <tigetstr@plt+0x7688>
  409680:	str	w0, [sp, #124]
  409684:	ldr	w9, [sp, #124]
  409688:	cmp	w9, #0x0
  40968c:	cset	w9, ge  // ge = tcont
  409690:	tbnz	w9, #0, 4096a0 <tigetstr@plt+0x7130>
  409694:	ldr	w8, [sp, #124]
  409698:	stur	w8, [x29, #-4]
  40969c:	b	409be4 <tigetstr@plt+0x7674>
  4096a0:	b	409b34 <tigetstr@plt+0x75c4>
  4096a4:	ldur	x8, [x29, #-16]
  4096a8:	ldrsb	w9, [x8]
  4096ac:	cmp	w9, #0x2d
  4096b0:	b.ne	4096e8 <tigetstr@plt+0x7178>  // b.any
  4096b4:	ldur	x8, [x29, #-16]
  4096b8:	add	x0, x8, #0x1
  4096bc:	add	x1, sp, #0x88
  4096c0:	bl	409bf8 <tigetstr@plt+0x7688>
  4096c4:	str	w0, [sp, #124]
  4096c8:	ldr	w9, [sp, #124]
  4096cc:	cmp	w9, #0x0
  4096d0:	cset	w9, ge  // ge = tcont
  4096d4:	tbnz	w9, #0, 4096e4 <tigetstr@plt+0x7174>
  4096d8:	ldr	w8, [sp, #124]
  4096dc:	stur	w8, [x29, #-4]
  4096e0:	b	409be4 <tigetstr@plt+0x7674>
  4096e4:	b	409b34 <tigetstr@plt+0x75c4>
  4096e8:	ldur	x0, [x29, #-16]
  4096ec:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  4096f0:	add	x1, x1, #0xf63
  4096f4:	bl	409f70 <tigetstr@plt+0x7a00>
  4096f8:	cbz	x0, 40976c <tigetstr@plt+0x71fc>
  4096fc:	ldur	x0, [x29, #-16]
  409700:	ldur	x8, [x29, #-16]
  409704:	str	x0, [sp, #80]
  409708:	mov	x0, x8
  40970c:	bl	401f80 <strlen@plt>
  409710:	subs	x1, x0, #0x4
  409714:	ldr	x0, [sp, #80]
  409718:	bl	4023e0 <strndup@plt>
  40971c:	str	x0, [sp, #104]
  409720:	ldr	x8, [sp, #104]
  409724:	cbnz	x8, 409734 <tigetstr@plt+0x71c4>
  409728:	mov	w8, #0xfffffff4            	// #-12
  40972c:	stur	w8, [x29, #-4]
  409730:	b	409be4 <tigetstr@plt+0x7674>
  409734:	ldr	x0, [sp, #104]
  409738:	add	x1, sp, #0x88
  40973c:	bl	409bf8 <tigetstr@plt+0x7688>
  409740:	str	w0, [sp, #124]
  409744:	ldr	x0, [sp, #104]
  409748:	bl	402390 <free@plt>
  40974c:	ldr	w8, [sp, #124]
  409750:	cmp	w8, #0x0
  409754:	cset	w8, ge  // ge = tcont
  409758:	tbnz	w8, #0, 409768 <tigetstr@plt+0x71f8>
  40975c:	ldr	w8, [sp, #124]
  409760:	stur	w8, [x29, #-4]
  409764:	b	409be4 <tigetstr@plt+0x7674>
  409768:	b	409b34 <tigetstr@plt+0x75c4>
  40976c:	str	wzr, [sp, #116]
  409770:	ldr	w8, [sp, #116]
  409774:	mov	w9, w8
  409778:	cmp	x9, #0xe
  40977c:	b.cs	409830 <tigetstr@plt+0x72c0>  // b.hs, b.nlast
  409780:	ldur	x0, [x29, #-16]
  409784:	ldr	w8, [sp, #116]
  409788:	mov	w9, w8
  40978c:	mov	x10, #0x10                  	// #16
  409790:	mul	x9, x10, x9
  409794:	ldr	x10, [sp, #88]
  409798:	add	x9, x10, x9
  40979c:	ldr	x1, [x9]
  4097a0:	bl	40a074 <tigetstr@plt+0x7b04>
  4097a4:	cbnz	x0, 4097ac <tigetstr@plt+0x723c>
  4097a8:	b	409820 <tigetstr@plt+0x72b0>
  4097ac:	ldr	w8, [sp, #116]
  4097b0:	mov	w9, w8
  4097b4:	mov	x10, #0x10                  	// #16
  4097b8:	mul	x9, x10, x9
  4097bc:	ldr	x10, [sp, #88]
  4097c0:	add	x9, x10, x9
  4097c4:	ldr	x0, [x9]
  4097c8:	bl	401f80 <strlen@plt>
  4097cc:	str	x0, [sp, #96]
  4097d0:	ldur	x9, [x29, #-16]
  4097d4:	ldr	x10, [sp, #96]
  4097d8:	ldrsb	w8, [x9, x10]
  4097dc:	cmp	w8, #0x20
  4097e0:	b.eq	4097e8 <tigetstr@plt+0x7278>  // b.none
  4097e4:	b	409820 <tigetstr@plt+0x72b0>
  4097e8:	ldr	w8, [sp, #116]
  4097ec:	mov	w9, w8
  4097f0:	mov	x10, #0x10                  	// #16
  4097f4:	mul	x9, x10, x9
  4097f8:	ldr	x10, [sp, #88]
  4097fc:	add	x9, x10, x9
  409800:	ldr	w8, [x9, #8]
  409804:	str	w8, [sp, #120]
  409808:	ldr	x9, [sp, #96]
  40980c:	add	x9, x9, #0x1
  409810:	ldur	x11, [x29, #-16]
  409814:	add	x9, x11, x9
  409818:	stur	x9, [x29, #-16]
  40981c:	b	409830 <tigetstr@plt+0x72c0>
  409820:	ldr	w8, [sp, #116]
  409824:	add	w8, w8, #0x1
  409828:	str	w8, [sp, #116]
  40982c:	b	409770 <tigetstr@plt+0x7200>
  409830:	sub	x0, x29, #0x90
  409834:	sub	x8, x29, #0x58
  409838:	mov	x1, x8
  40983c:	mov	x2, #0x38                  	// #56
  409840:	str	x8, [sp, #72]
  409844:	bl	401f50 <memcpy@plt>
  409848:	ldur	x0, [x29, #-16]
  40984c:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  409850:	add	x1, x1, #0xf68
  409854:	ldr	x2, [sp, #72]
  409858:	bl	4020e0 <strptime@plt>
  40985c:	stur	x0, [x29, #-32]
  409860:	ldur	x8, [x29, #-32]
  409864:	cbz	x8, 409878 <tigetstr@plt+0x7308>
  409868:	ldur	x8, [x29, #-32]
  40986c:	ldrsb	w9, [x8]
  409870:	cbnz	w9, 409878 <tigetstr@plt+0x7308>
  409874:	b	409b34 <tigetstr@plt+0x75c4>
  409878:	sub	x8, x29, #0x58
  40987c:	mov	x0, x8
  409880:	sub	x1, x29, #0x90
  409884:	mov	x2, #0x38                  	// #56
  409888:	str	x8, [sp, #64]
  40988c:	bl	401f50 <memcpy@plt>
  409890:	ldur	x0, [x29, #-16]
  409894:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  409898:	add	x1, x1, #0xf7a
  40989c:	ldr	x2, [sp, #64]
  4098a0:	bl	4020e0 <strptime@plt>
  4098a4:	stur	x0, [x29, #-32]
  4098a8:	ldur	x8, [x29, #-32]
  4098ac:	cbz	x8, 4098c0 <tigetstr@plt+0x7350>
  4098b0:	ldur	x8, [x29, #-32]
  4098b4:	ldrsb	w9, [x8]
  4098b8:	cbnz	w9, 4098c0 <tigetstr@plt+0x7350>
  4098bc:	b	409b34 <tigetstr@plt+0x75c4>
  4098c0:	sub	x8, x29, #0x58
  4098c4:	mov	x0, x8
  4098c8:	sub	x1, x29, #0x90
  4098cc:	mov	x2, #0x38                  	// #56
  4098d0:	str	x8, [sp, #56]
  4098d4:	bl	401f50 <memcpy@plt>
  4098d8:	ldur	x0, [x29, #-16]
  4098dc:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  4098e0:	add	x1, x1, #0xf8c
  4098e4:	ldr	x2, [sp, #56]
  4098e8:	bl	4020e0 <strptime@plt>
  4098ec:	stur	x0, [x29, #-32]
  4098f0:	ldur	x8, [x29, #-32]
  4098f4:	cbz	x8, 409908 <tigetstr@plt+0x7398>
  4098f8:	ldur	x8, [x29, #-32]
  4098fc:	ldrsb	w9, [x8]
  409900:	cbnz	w9, 409908 <tigetstr@plt+0x7398>
  409904:	b	409b34 <tigetstr@plt+0x75c4>
  409908:	sub	x8, x29, #0x58
  40990c:	mov	x0, x8
  409910:	sub	x1, x29, #0x90
  409914:	mov	x2, #0x38                  	// #56
  409918:	str	x8, [sp, #48]
  40991c:	bl	401f50 <memcpy@plt>
  409920:	ldur	x0, [x29, #-16]
  409924:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  409928:	add	x1, x1, #0xf9e
  40992c:	ldr	x2, [sp, #48]
  409930:	bl	4020e0 <strptime@plt>
  409934:	stur	x0, [x29, #-32]
  409938:	ldur	x8, [x29, #-32]
  40993c:	cbz	x8, 409954 <tigetstr@plt+0x73e4>
  409940:	ldur	x8, [x29, #-32]
  409944:	ldrsb	w9, [x8]
  409948:	cbnz	w9, 409954 <tigetstr@plt+0x73e4>
  40994c:	stur	wzr, [x29, #-88]
  409950:	b	409b34 <tigetstr@plt+0x75c4>
  409954:	sub	x8, x29, #0x58
  409958:	mov	x0, x8
  40995c:	sub	x1, x29, #0x90
  409960:	mov	x2, #0x38                  	// #56
  409964:	str	x8, [sp, #40]
  409968:	bl	401f50 <memcpy@plt>
  40996c:	ldur	x0, [x29, #-16]
  409970:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  409974:	add	x1, x1, #0xfad
  409978:	ldr	x2, [sp, #40]
  40997c:	bl	4020e0 <strptime@plt>
  409980:	stur	x0, [x29, #-32]
  409984:	ldur	x8, [x29, #-32]
  409988:	cbz	x8, 4099a0 <tigetstr@plt+0x7430>
  40998c:	ldur	x8, [x29, #-32]
  409990:	ldrsb	w9, [x8]
  409994:	cbnz	w9, 4099a0 <tigetstr@plt+0x7430>
  409998:	stur	wzr, [x29, #-88]
  40999c:	b	409b34 <tigetstr@plt+0x75c4>
  4099a0:	sub	x8, x29, #0x58
  4099a4:	mov	x0, x8
  4099a8:	sub	x1, x29, #0x90
  4099ac:	mov	x2, #0x38                  	// #56
  4099b0:	str	x8, [sp, #32]
  4099b4:	bl	401f50 <memcpy@plt>
  4099b8:	ldur	x0, [x29, #-16]
  4099bc:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  4099c0:	add	x1, x1, #0xfbc
  4099c4:	ldr	x2, [sp, #32]
  4099c8:	bl	4020e0 <strptime@plt>
  4099cc:	stur	x0, [x29, #-32]
  4099d0:	ldur	x8, [x29, #-32]
  4099d4:	cbz	x8, 4099f4 <tigetstr@plt+0x7484>
  4099d8:	ldur	x8, [x29, #-32]
  4099dc:	ldrsb	w9, [x8]
  4099e0:	cbnz	w9, 4099f4 <tigetstr@plt+0x7484>
  4099e4:	stur	wzr, [x29, #-80]
  4099e8:	stur	wzr, [x29, #-84]
  4099ec:	stur	wzr, [x29, #-88]
  4099f0:	b	409b34 <tigetstr@plt+0x75c4>
  4099f4:	sub	x8, x29, #0x58
  4099f8:	mov	x0, x8
  4099fc:	sub	x1, x29, #0x90
  409a00:	mov	x2, #0x38                  	// #56
  409a04:	str	x8, [sp, #24]
  409a08:	bl	401f50 <memcpy@plt>
  409a0c:	ldur	x0, [x29, #-16]
  409a10:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  409a14:	add	x1, x1, #0xfc5
  409a18:	ldr	x2, [sp, #24]
  409a1c:	bl	4020e0 <strptime@plt>
  409a20:	stur	x0, [x29, #-32]
  409a24:	ldur	x8, [x29, #-32]
  409a28:	cbz	x8, 409a48 <tigetstr@plt+0x74d8>
  409a2c:	ldur	x8, [x29, #-32]
  409a30:	ldrsb	w9, [x8]
  409a34:	cbnz	w9, 409a48 <tigetstr@plt+0x74d8>
  409a38:	stur	wzr, [x29, #-80]
  409a3c:	stur	wzr, [x29, #-84]
  409a40:	stur	wzr, [x29, #-88]
  409a44:	b	409b34 <tigetstr@plt+0x75c4>
  409a48:	sub	x8, x29, #0x58
  409a4c:	mov	x0, x8
  409a50:	sub	x1, x29, #0x90
  409a54:	mov	x2, #0x38                  	// #56
  409a58:	str	x8, [sp, #16]
  409a5c:	bl	401f50 <memcpy@plt>
  409a60:	ldur	x0, [x29, #-16]
  409a64:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  409a68:	add	x1, x1, #0xf83
  409a6c:	ldr	x2, [sp, #16]
  409a70:	bl	4020e0 <strptime@plt>
  409a74:	stur	x0, [x29, #-32]
  409a78:	ldur	x8, [x29, #-32]
  409a7c:	cbz	x8, 409a90 <tigetstr@plt+0x7520>
  409a80:	ldur	x8, [x29, #-32]
  409a84:	ldrsb	w9, [x8]
  409a88:	cbnz	w9, 409a90 <tigetstr@plt+0x7520>
  409a8c:	b	409b34 <tigetstr@plt+0x75c4>
  409a90:	sub	x8, x29, #0x58
  409a94:	mov	x0, x8
  409a98:	sub	x1, x29, #0x90
  409a9c:	mov	x2, #0x38                  	// #56
  409aa0:	str	x8, [sp, #8]
  409aa4:	bl	401f50 <memcpy@plt>
  409aa8:	ldur	x0, [x29, #-16]
  409aac:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  409ab0:	add	x1, x1, #0xfb6
  409ab4:	ldr	x2, [sp, #8]
  409ab8:	bl	4020e0 <strptime@plt>
  409abc:	stur	x0, [x29, #-32]
  409ac0:	ldur	x8, [x29, #-32]
  409ac4:	cbz	x8, 409adc <tigetstr@plt+0x756c>
  409ac8:	ldur	x8, [x29, #-32]
  409acc:	ldrsb	w9, [x8]
  409ad0:	cbnz	w9, 409adc <tigetstr@plt+0x756c>
  409ad4:	stur	wzr, [x29, #-88]
  409ad8:	b	409b34 <tigetstr@plt+0x75c4>
  409adc:	sub	x8, x29, #0x58
  409ae0:	mov	x0, x8
  409ae4:	sub	x1, x29, #0x90
  409ae8:	mov	x2, #0x38                  	// #56
  409aec:	str	x8, [sp]
  409af0:	bl	401f50 <memcpy@plt>
  409af4:	ldur	x0, [x29, #-16]
  409af8:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  409afc:	add	x1, x1, #0xfce
  409b00:	ldr	x2, [sp]
  409b04:	bl	4020e0 <strptime@plt>
  409b08:	stur	x0, [x29, #-32]
  409b0c:	ldur	x8, [x29, #-32]
  409b10:	cbz	x8, 409b28 <tigetstr@plt+0x75b8>
  409b14:	ldur	x8, [x29, #-32]
  409b18:	ldrsb	w9, [x8]
  409b1c:	cbnz	w9, 409b28 <tigetstr@plt+0x75b8>
  409b20:	stur	wzr, [x29, #-88]
  409b24:	b	409b34 <tigetstr@plt+0x75c4>
  409b28:	mov	w8, #0xffffffea            	// #-22
  409b2c:	stur	w8, [x29, #-4]
  409b30:	b	409be4 <tigetstr@plt+0x7674>
  409b34:	sub	x0, x29, #0x58
  409b38:	bl	4022e0 <mktime@plt>
  409b3c:	str	x0, [sp, #152]
  409b40:	ldr	x8, [sp, #152]
  409b44:	mov	x9, #0xffffffffffffffff    	// #-1
  409b48:	cmp	x8, x9
  409b4c:	b.ne	409b5c <tigetstr@plt+0x75ec>  // b.any
  409b50:	mov	w8, #0xffffffea            	// #-22
  409b54:	stur	w8, [x29, #-4]
  409b58:	b	409be4 <tigetstr@plt+0x7674>
  409b5c:	ldr	w8, [sp, #120]
  409b60:	cmp	w8, #0x0
  409b64:	cset	w8, lt  // lt = tstop
  409b68:	tbnz	w8, #0, 409b88 <tigetstr@plt+0x7618>
  409b6c:	ldur	w8, [x29, #-64]
  409b70:	ldr	w9, [sp, #120]
  409b74:	cmp	w8, w9
  409b78:	b.eq	409b88 <tigetstr@plt+0x7618>  // b.none
  409b7c:	mov	w8, #0xffffffea            	// #-22
  409b80:	stur	w8, [x29, #-4]
  409b84:	b	409be4 <tigetstr@plt+0x7674>
  409b88:	ldr	x8, [sp, #152]
  409b8c:	mov	x9, #0x4240                	// #16960
  409b90:	movk	x9, #0xf, lsl #16
  409b94:	mul	x8, x8, x9
  409b98:	str	x8, [sp, #128]
  409b9c:	ldr	x8, [sp, #144]
  409ba0:	ldr	x9, [sp, #128]
  409ba4:	add	x8, x9, x8
  409ba8:	str	x8, [sp, #128]
  409bac:	ldr	x8, [sp, #128]
  409bb0:	ldr	x9, [sp, #136]
  409bb4:	cmp	x8, x9
  409bb8:	b.ls	409bd0 <tigetstr@plt+0x7660>  // b.plast
  409bbc:	ldr	x8, [sp, #136]
  409bc0:	ldr	x9, [sp, #128]
  409bc4:	subs	x8, x9, x8
  409bc8:	str	x8, [sp, #128]
  409bcc:	b	409bd4 <tigetstr@plt+0x7664>
  409bd0:	str	xzr, [sp, #128]
  409bd4:	ldr	x8, [sp, #128]
  409bd8:	ldur	x9, [x29, #-24]
  409bdc:	str	x8, [x9]
  409be0:	stur	wzr, [x29, #-4]
  409be4:	ldur	w0, [x29, #-4]
  409be8:	ldr	x28, [sp, #320]
  409bec:	ldp	x29, x30, [sp, #304]
  409bf0:	add	sp, sp, #0x150
  409bf4:	ret
  409bf8:	sub	sp, sp, #0x90
  409bfc:	stp	x29, x30, [sp, #128]
  409c00:	add	x29, sp, #0x80
  409c04:	adrp	x8, 41e000 <tigetstr@plt+0x1ba90>
  409c08:	add	x8, x8, #0xac8
  409c0c:	stur	x0, [x29, #-16]
  409c10:	stur	x1, [x29, #-24]
  409c14:	stur	xzr, [x29, #-40]
  409c18:	stur	wzr, [x29, #-44]
  409c1c:	ldur	x9, [x29, #-16]
  409c20:	str	x8, [sp, #24]
  409c24:	cbz	x9, 409c2c <tigetstr@plt+0x76bc>
  409c28:	b	409c4c <tigetstr@plt+0x76dc>
  409c2c:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  409c30:	add	x0, x0, #0xf03
  409c34:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  409c38:	add	x1, x1, #0xf05
  409c3c:	mov	w2, #0x4d                  	// #77
  409c40:	adrp	x3, 40e000 <tigetstr@plt+0xba90>
  409c44:	add	x3, x3, #0x5a
  409c48:	bl	4024c0 <__assert_fail@plt>
  409c4c:	ldur	x8, [x29, #-24]
  409c50:	cbz	x8, 409c58 <tigetstr@plt+0x76e8>
  409c54:	b	409c78 <tigetstr@plt+0x7708>
  409c58:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  409c5c:	add	x0, x0, #0xf41
  409c60:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  409c64:	add	x1, x1, #0xf05
  409c68:	mov	w2, #0x4e                  	// #78
  409c6c:	adrp	x3, 40e000 <tigetstr@plt+0xba90>
  409c70:	add	x3, x3, #0x5a
  409c74:	bl	4024c0 <__assert_fail@plt>
  409c78:	ldur	x8, [x29, #-16]
  409c7c:	stur	x8, [x29, #-32]
  409c80:	str	xzr, [sp, #64]
  409c84:	str	wzr, [sp, #48]
  409c88:	ldur	x0, [x29, #-32]
  409c8c:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  409c90:	add	x1, x1, #0x80
  409c94:	bl	4023f0 <strspn@plt>
  409c98:	ldur	x8, [x29, #-32]
  409c9c:	add	x8, x8, x0
  409ca0:	stur	x8, [x29, #-32]
  409ca4:	ldur	x8, [x29, #-32]
  409ca8:	ldrsb	w9, [x8]
  409cac:	cbnz	w9, 409cc8 <tigetstr@plt+0x7758>
  409cb0:	ldur	w8, [x29, #-44]
  409cb4:	cbnz	w8, 409cc4 <tigetstr@plt+0x7754>
  409cb8:	mov	w8, #0xffffffea            	// #-22
  409cbc:	stur	w8, [x29, #-4]
  409cc0:	b	409f60 <tigetstr@plt+0x79f0>
  409cc4:	b	409f50 <tigetstr@plt+0x79e0>
  409cc8:	bl	4024d0 <__errno_location@plt>
  409ccc:	str	wzr, [x0]
  409cd0:	ldur	x0, [x29, #-32]
  409cd4:	add	x1, sp, #0x38
  409cd8:	mov	w2, #0xa                   	// #10
  409cdc:	bl	402000 <strtoll@plt>
  409ce0:	stur	x0, [x29, #-56]
  409ce4:	bl	4024d0 <__errno_location@plt>
  409ce8:	ldr	w8, [x0]
  409cec:	cmp	w8, #0x0
  409cf0:	cset	w8, le
  409cf4:	tbnz	w8, #0, 409d10 <tigetstr@plt+0x77a0>
  409cf8:	bl	4024d0 <__errno_location@plt>
  409cfc:	ldr	w8, [x0]
  409d00:	mov	w9, wzr
  409d04:	subs	w8, w9, w8
  409d08:	stur	w8, [x29, #-4]
  409d0c:	b	409f60 <tigetstr@plt+0x79f0>
  409d10:	ldur	x8, [x29, #-56]
  409d14:	cmp	x8, #0x0
  409d18:	cset	w9, ge  // ge = tcont
  409d1c:	tbnz	w9, #0, 409d2c <tigetstr@plt+0x77bc>
  409d20:	mov	w8, #0xffffffde            	// #-34
  409d24:	stur	w8, [x29, #-4]
  409d28:	b	409f60 <tigetstr@plt+0x79f0>
  409d2c:	ldr	x8, [sp, #56]
  409d30:	ldrsb	w9, [x8]
  409d34:	cmp	w9, #0x2e
  409d38:	b.ne	409de4 <tigetstr@plt+0x7874>  // b.any
  409d3c:	add	x1, sp, #0x38
  409d40:	ldr	x8, [sp, #56]
  409d44:	add	x8, x8, #0x1
  409d48:	str	x8, [sp, #40]
  409d4c:	str	x1, [sp, #16]
  409d50:	bl	4024d0 <__errno_location@plt>
  409d54:	str	wzr, [x0]
  409d58:	ldr	x0, [sp, #40]
  409d5c:	ldr	x1, [sp, #16]
  409d60:	mov	w2, #0xa                   	// #10
  409d64:	bl	402000 <strtoll@plt>
  409d68:	str	x0, [sp, #64]
  409d6c:	bl	4024d0 <__errno_location@plt>
  409d70:	ldr	w9, [x0]
  409d74:	cmp	w9, #0x0
  409d78:	cset	w9, le
  409d7c:	tbnz	w9, #0, 409d98 <tigetstr@plt+0x7828>
  409d80:	bl	4024d0 <__errno_location@plt>
  409d84:	ldr	w8, [x0]
  409d88:	mov	w9, wzr
  409d8c:	subs	w8, w9, w8
  409d90:	stur	w8, [x29, #-4]
  409d94:	b	409f60 <tigetstr@plt+0x79f0>
  409d98:	ldr	x8, [sp, #64]
  409d9c:	cmp	x8, #0x0
  409da0:	cset	w9, ge  // ge = tcont
  409da4:	tbnz	w9, #0, 409db4 <tigetstr@plt+0x7844>
  409da8:	mov	w8, #0xffffffde            	// #-34
  409dac:	stur	w8, [x29, #-4]
  409db0:	b	409f60 <tigetstr@plt+0x79f0>
  409db4:	ldr	x8, [sp, #56]
  409db8:	ldr	x9, [sp, #40]
  409dbc:	cmp	x8, x9
  409dc0:	b.ne	409dd0 <tigetstr@plt+0x7860>  // b.any
  409dc4:	mov	w8, #0xffffffea            	// #-22
  409dc8:	stur	w8, [x29, #-4]
  409dcc:	b	409f60 <tigetstr@plt+0x79f0>
  409dd0:	ldr	x8, [sp, #56]
  409dd4:	ldr	x9, [sp, #40]
  409dd8:	subs	x8, x8, x9
  409ddc:	str	w8, [sp, #48]
  409de0:	b	409e00 <tigetstr@plt+0x7890>
  409de4:	ldr	x8, [sp, #56]
  409de8:	ldur	x9, [x29, #-32]
  409dec:	cmp	x8, x9
  409df0:	b.ne	409e00 <tigetstr@plt+0x7890>  // b.any
  409df4:	mov	w8, #0xffffffea            	// #-22
  409df8:	stur	w8, [x29, #-4]
  409dfc:	b	409f60 <tigetstr@plt+0x79f0>
  409e00:	ldr	x0, [sp, #56]
  409e04:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  409e08:	add	x1, x1, #0x80
  409e0c:	bl	4023f0 <strspn@plt>
  409e10:	ldr	x8, [sp, #56]
  409e14:	add	x8, x8, x0
  409e18:	str	x8, [sp, #56]
  409e1c:	str	wzr, [sp, #52]
  409e20:	ldr	w8, [sp, #52]
  409e24:	mov	w9, w8
  409e28:	cmp	x9, #0x1c
  409e2c:	b.cs	409f30 <tigetstr@plt+0x79c0>  // b.hs, b.nlast
  409e30:	ldr	x0, [sp, #56]
  409e34:	ldr	w8, [sp, #52]
  409e38:	mov	w9, w8
  409e3c:	mov	x10, #0x10                  	// #16
  409e40:	mul	x9, x10, x9
  409e44:	ldr	x10, [sp, #24]
  409e48:	add	x9, x10, x9
  409e4c:	ldr	x1, [x9]
  409e50:	bl	40a804 <tigetstr@plt+0x8294>
  409e54:	cbz	x0, 409f20 <tigetstr@plt+0x79b0>
  409e58:	ldr	x8, [sp, #64]
  409e5c:	ldr	w9, [sp, #52]
  409e60:	mov	w10, w9
  409e64:	mov	x11, #0x10                  	// #16
  409e68:	mul	x10, x11, x10
  409e6c:	ldr	x11, [sp, #24]
  409e70:	add	x10, x11, x10
  409e74:	ldr	x10, [x10, #8]
  409e78:	mul	x8, x8, x10
  409e7c:	str	x8, [sp, #32]
  409e80:	ldr	w8, [sp, #48]
  409e84:	cmp	w8, #0x0
  409e88:	cset	w8, ls  // ls = plast
  409e8c:	tbnz	w8, #0, 409eb0 <tigetstr@plt+0x7940>
  409e90:	ldr	x8, [sp, #32]
  409e94:	mov	x9, #0xa                   	// #10
  409e98:	udiv	x8, x8, x9
  409e9c:	str	x8, [sp, #32]
  409ea0:	ldr	w8, [sp, #48]
  409ea4:	subs	w8, w8, #0x1
  409ea8:	str	w8, [sp, #48]
  409eac:	b	409e80 <tigetstr@plt+0x7910>
  409eb0:	ldur	x8, [x29, #-56]
  409eb4:	ldr	w9, [sp, #52]
  409eb8:	mov	w10, w9
  409ebc:	mov	x11, #0x10                  	// #16
  409ec0:	mul	x10, x11, x10
  409ec4:	ldr	x12, [sp, #24]
  409ec8:	add	x10, x12, x10
  409ecc:	ldr	x10, [x10, #8]
  409ed0:	mul	x8, x8, x10
  409ed4:	ldr	x10, [sp, #32]
  409ed8:	add	x8, x8, x10
  409edc:	ldur	x10, [x29, #-40]
  409ee0:	add	x8, x10, x8
  409ee4:	stur	x8, [x29, #-40]
  409ee8:	ldr	x8, [sp, #56]
  409eec:	ldr	w9, [sp, #52]
  409ef0:	mov	w10, w9
  409ef4:	mul	x10, x11, x10
  409ef8:	add	x10, x12, x10
  409efc:	ldr	x0, [x10]
  409f00:	str	x8, [sp, #8]
  409f04:	bl	401f80 <strlen@plt>
  409f08:	ldr	x8, [sp, #8]
  409f0c:	add	x10, x8, x0
  409f10:	stur	x10, [x29, #-32]
  409f14:	mov	w9, #0x1                   	// #1
  409f18:	stur	w9, [x29, #-44]
  409f1c:	b	409f30 <tigetstr@plt+0x79c0>
  409f20:	ldr	w8, [sp, #52]
  409f24:	add	w8, w8, #0x1
  409f28:	str	w8, [sp, #52]
  409f2c:	b	409e20 <tigetstr@plt+0x78b0>
  409f30:	ldr	w8, [sp, #52]
  409f34:	mov	w9, w8
  409f38:	cmp	x9, #0x1c
  409f3c:	b.cc	409f4c <tigetstr@plt+0x79dc>  // b.lo, b.ul, b.last
  409f40:	mov	w8, #0xffffffea            	// #-22
  409f44:	stur	w8, [x29, #-4]
  409f48:	b	409f60 <tigetstr@plt+0x79f0>
  409f4c:	b	409c80 <tigetstr@plt+0x7710>
  409f50:	ldur	x8, [x29, #-40]
  409f54:	ldur	x9, [x29, #-24]
  409f58:	str	x8, [x9]
  409f5c:	stur	wzr, [x29, #-4]
  409f60:	ldur	w0, [x29, #-4]
  409f64:	ldp	x29, x30, [sp, #128]
  409f68:	add	sp, sp, #0x90
  409f6c:	ret
  409f70:	sub	sp, sp, #0x50
  409f74:	stp	x29, x30, [sp, #64]
  409f78:	add	x29, sp, #0x40
  409f7c:	stur	x0, [x29, #-16]
  409f80:	stur	x1, [x29, #-24]
  409f84:	ldur	x8, [x29, #-16]
  409f88:	cbz	x8, 409f9c <tigetstr@plt+0x7a2c>
  409f8c:	ldur	x0, [x29, #-16]
  409f90:	bl	401f80 <strlen@plt>
  409f94:	str	x0, [sp, #16]
  409f98:	b	409fa4 <tigetstr@plt+0x7a34>
  409f9c:	mov	x8, xzr
  409fa0:	str	x8, [sp, #16]
  409fa4:	ldr	x8, [sp, #16]
  409fa8:	str	x8, [sp, #32]
  409fac:	ldur	x8, [x29, #-24]
  409fb0:	cbz	x8, 409fc4 <tigetstr@plt+0x7a54>
  409fb4:	ldur	x0, [x29, #-24]
  409fb8:	bl	401f80 <strlen@plt>
  409fbc:	str	x0, [sp, #8]
  409fc0:	b	409fcc <tigetstr@plt+0x7a5c>
  409fc4:	mov	x8, xzr
  409fc8:	str	x8, [sp, #8]
  409fcc:	ldr	x8, [sp, #8]
  409fd0:	str	x8, [sp, #24]
  409fd4:	ldr	x8, [sp, #24]
  409fd8:	cbnz	x8, 409ff0 <tigetstr@plt+0x7a80>
  409fdc:	ldur	x8, [x29, #-16]
  409fe0:	ldr	x9, [sp, #32]
  409fe4:	add	x8, x8, x9
  409fe8:	stur	x8, [x29, #-8]
  409fec:	b	40a064 <tigetstr@plt+0x7af4>
  409ff0:	ldr	x8, [sp, #32]
  409ff4:	ldr	x9, [sp, #24]
  409ff8:	cmp	x8, x9
  409ffc:	b.cs	40a00c <tigetstr@plt+0x7a9c>  // b.hs, b.nlast
  40a000:	mov	x8, xzr
  40a004:	stur	x8, [x29, #-8]
  40a008:	b	40a064 <tigetstr@plt+0x7af4>
  40a00c:	ldur	x8, [x29, #-16]
  40a010:	ldr	x9, [sp, #32]
  40a014:	add	x8, x8, x9
  40a018:	ldr	x9, [sp, #24]
  40a01c:	mov	x10, xzr
  40a020:	subs	x9, x10, x9
  40a024:	add	x0, x8, x9
  40a028:	ldur	x1, [x29, #-24]
  40a02c:	ldr	x2, [sp, #24]
  40a030:	bl	402320 <memcmp@plt>
  40a034:	cbz	w0, 40a044 <tigetstr@plt+0x7ad4>
  40a038:	mov	x8, xzr
  40a03c:	stur	x8, [x29, #-8]
  40a040:	b	40a064 <tigetstr@plt+0x7af4>
  40a044:	ldur	x8, [x29, #-16]
  40a048:	ldr	x9, [sp, #32]
  40a04c:	add	x8, x8, x9
  40a050:	ldr	x9, [sp, #24]
  40a054:	mov	x10, xzr
  40a058:	subs	x9, x10, x9
  40a05c:	add	x8, x8, x9
  40a060:	stur	x8, [x29, #-8]
  40a064:	ldur	x0, [x29, #-8]
  40a068:	ldp	x29, x30, [sp, #64]
  40a06c:	add	sp, sp, #0x50
  40a070:	ret
  40a074:	sub	sp, sp, #0x40
  40a078:	stp	x29, x30, [sp, #48]
  40a07c:	add	x29, sp, #0x30
  40a080:	stur	x0, [x29, #-16]
  40a084:	str	x1, [sp, #24]
  40a088:	ldr	x8, [sp, #24]
  40a08c:	cbz	x8, 40a0a0 <tigetstr@plt+0x7b30>
  40a090:	ldr	x0, [sp, #24]
  40a094:	bl	401f80 <strlen@plt>
  40a098:	str	x0, [sp, #8]
  40a09c:	b	40a0a8 <tigetstr@plt+0x7b38>
  40a0a0:	mov	x8, xzr
  40a0a4:	str	x8, [sp, #8]
  40a0a8:	ldr	x8, [sp, #8]
  40a0ac:	str	x8, [sp, #16]
  40a0b0:	ldur	x8, [x29, #-16]
  40a0b4:	cbz	x8, 40a0e8 <tigetstr@plt+0x7b78>
  40a0b8:	ldr	x8, [sp, #16]
  40a0bc:	cbz	x8, 40a0e8 <tigetstr@plt+0x7b78>
  40a0c0:	ldur	x0, [x29, #-16]
  40a0c4:	ldr	x1, [sp, #24]
  40a0c8:	ldr	x2, [sp, #16]
  40a0cc:	bl	4023c0 <strncasecmp@plt>
  40a0d0:	cbnz	w0, 40a0e8 <tigetstr@plt+0x7b78>
  40a0d4:	ldur	x8, [x29, #-16]
  40a0d8:	ldr	x9, [sp, #16]
  40a0dc:	add	x8, x8, x9
  40a0e0:	stur	x8, [x29, #-8]
  40a0e4:	b	40a0f0 <tigetstr@plt+0x7b80>
  40a0e8:	mov	x8, xzr
  40a0ec:	stur	x8, [x29, #-8]
  40a0f0:	ldur	x0, [x29, #-8]
  40a0f4:	ldp	x29, x30, [sp, #48]
  40a0f8:	add	sp, sp, #0x40
  40a0fc:	ret
  40a100:	sub	sp, sp, #0x10
  40a104:	str	x0, [sp]
  40a108:	ldr	x8, [sp]
  40a10c:	ldr	w9, [x8, #32]
  40a110:	cmp	w9, #0x0
  40a114:	cset	w9, ge  // ge = tcont
  40a118:	tbnz	w9, #0, 40a124 <tigetstr@plt+0x7bb4>
  40a11c:	str	wzr, [sp, #12]
  40a120:	b	40a130 <tigetstr@plt+0x7bc0>
  40a124:	ldr	x8, [sp]
  40a128:	ldr	x8, [x8, #40]
  40a12c:	str	w8, [sp, #12]
  40a130:	ldr	w0, [sp, #12]
  40a134:	add	sp, sp, #0x10
  40a138:	ret
  40a13c:	sub	sp, sp, #0x80
  40a140:	stp	x29, x30, [sp, #112]
  40a144:	add	x29, sp, #0x70
  40a148:	stur	x0, [x29, #-16]
  40a14c:	stur	w1, [x29, #-20]
  40a150:	stur	x2, [x29, #-32]
  40a154:	stur	x3, [x29, #-40]
  40a158:	ldur	w8, [x29, #-20]
  40a15c:	and	w8, w8, #0x40
  40a160:	cbz	w8, 40a178 <tigetstr@plt+0x7c08>
  40a164:	ldur	x0, [x29, #-16]
  40a168:	add	x1, sp, #0x10
  40a16c:	bl	402230 <gmtime_r@plt>
  40a170:	str	x0, [sp, #8]
  40a174:	b	40a188 <tigetstr@plt+0x7c18>
  40a178:	ldur	x0, [x29, #-16]
  40a17c:	add	x1, sp, #0x10
  40a180:	bl	402040 <localtime_r@plt>
  40a184:	str	x0, [sp, #8]
  40a188:	ldr	x8, [sp, #8]
  40a18c:	cbz	x8, 40a1b4 <tigetstr@plt+0x7c44>
  40a190:	ldur	x8, [x29, #-16]
  40a194:	ldr	x1, [x8, #8]
  40a198:	ldur	w2, [x29, #-20]
  40a19c:	ldur	x3, [x29, #-32]
  40a1a0:	ldur	x4, [x29, #-40]
  40a1a4:	add	x0, sp, #0x10
  40a1a8:	bl	40a1e4 <tigetstr@plt+0x7c74>
  40a1ac:	stur	w0, [x29, #-4]
  40a1b0:	b	40a1d4 <tigetstr@plt+0x7c64>
  40a1b4:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  40a1b8:	add	x0, x0, #0xfdb
  40a1bc:	bl	402500 <gettext@plt>
  40a1c0:	ldur	x8, [x29, #-16]
  40a1c4:	ldr	x1, [x8]
  40a1c8:	bl	402420 <warnx@plt>
  40a1cc:	mov	w9, #0xffffffff            	// #-1
  40a1d0:	stur	w9, [x29, #-4]
  40a1d4:	ldur	w0, [x29, #-4]
  40a1d8:	ldp	x29, x30, [sp, #112]
  40a1dc:	add	sp, sp, #0x80
  40a1e0:	ret
  40a1e4:	sub	sp, sp, #0x60
  40a1e8:	stp	x29, x30, [sp, #80]
  40a1ec:	add	x29, sp, #0x50
  40a1f0:	stur	x0, [x29, #-16]
  40a1f4:	stur	x1, [x29, #-24]
  40a1f8:	stur	w2, [x29, #-28]
  40a1fc:	str	x3, [sp, #40]
  40a200:	str	x4, [sp, #32]
  40a204:	ldr	x8, [sp, #40]
  40a208:	str	x8, [sp, #24]
  40a20c:	ldur	w9, [x29, #-28]
  40a210:	and	w9, w9, #0x1
  40a214:	cbz	w9, 40a294 <tigetstr@plt+0x7d24>
  40a218:	ldr	x0, [sp, #24]
  40a21c:	ldr	x1, [sp, #32]
  40a220:	ldur	x8, [x29, #-16]
  40a224:	ldrsw	x8, [x8, #20]
  40a228:	add	x3, x8, #0x76c
  40a22c:	ldur	x8, [x29, #-16]
  40a230:	ldr	w9, [x8, #16]
  40a234:	add	w4, w9, #0x1
  40a238:	ldur	x8, [x29, #-16]
  40a23c:	ldr	w5, [x8, #12]
  40a240:	adrp	x2, 40e000 <tigetstr@plt+0xba90>
  40a244:	add	x2, x2, #0x85
  40a248:	bl	4020f0 <snprintf@plt>
  40a24c:	str	w0, [sp, #20]
  40a250:	ldr	w9, [sp, #20]
  40a254:	cmp	w9, #0x0
  40a258:	cset	w9, lt  // lt = tstop
  40a25c:	tbnz	w9, #0, 40a270 <tigetstr@plt+0x7d00>
  40a260:	ldrsw	x8, [sp, #20]
  40a264:	ldr	x9, [sp, #32]
  40a268:	cmp	x8, x9
  40a26c:	b.ls	40a274 <tigetstr@plt+0x7d04>  // b.plast
  40a270:	b	40a4d8 <tigetstr@plt+0x7f68>
  40a274:	ldrsw	x8, [sp, #20]
  40a278:	ldr	x9, [sp, #32]
  40a27c:	subs	x8, x9, x8
  40a280:	str	x8, [sp, #32]
  40a284:	ldrsw	x8, [sp, #20]
  40a288:	ldr	x9, [sp, #24]
  40a28c:	add	x8, x9, x8
  40a290:	str	x8, [sp, #24]
  40a294:	ldur	w8, [x29, #-28]
  40a298:	and	w8, w8, #0x1
  40a29c:	cbz	w8, 40a2ec <tigetstr@plt+0x7d7c>
  40a2a0:	ldur	w8, [x29, #-28]
  40a2a4:	and	w8, w8, #0x2
  40a2a8:	cbz	w8, 40a2ec <tigetstr@plt+0x7d7c>
  40a2ac:	ldr	x8, [sp, #32]
  40a2b0:	cmp	x8, #0x1
  40a2b4:	b.cs	40a2bc <tigetstr@plt+0x7d4c>  // b.hs, b.nlast
  40a2b8:	b	40a4d8 <tigetstr@plt+0x7f68>
  40a2bc:	ldur	w8, [x29, #-28]
  40a2c0:	mov	w9, #0x20                  	// #32
  40a2c4:	mov	w10, #0x54                  	// #84
  40a2c8:	tst	w8, #0x20
  40a2cc:	csel	w8, w10, w9, ne  // ne = any
  40a2d0:	ldr	x11, [sp, #24]
  40a2d4:	add	x12, x11, #0x1
  40a2d8:	str	x12, [sp, #24]
  40a2dc:	strb	w8, [x11]
  40a2e0:	ldr	x11, [sp, #32]
  40a2e4:	subs	x11, x11, #0x1
  40a2e8:	str	x11, [sp, #32]
  40a2ec:	ldur	w8, [x29, #-28]
  40a2f0:	and	w8, w8, #0x2
  40a2f4:	cbz	w8, 40a36c <tigetstr@plt+0x7dfc>
  40a2f8:	ldr	x0, [sp, #24]
  40a2fc:	ldr	x1, [sp, #32]
  40a300:	ldur	x8, [x29, #-16]
  40a304:	ldr	w3, [x8, #8]
  40a308:	ldur	x8, [x29, #-16]
  40a30c:	ldr	w4, [x8, #4]
  40a310:	ldur	x8, [x29, #-16]
  40a314:	ldr	w5, [x8]
  40a318:	adrp	x2, 40e000 <tigetstr@plt+0xba90>
  40a31c:	add	x2, x2, #0x94
  40a320:	bl	4020f0 <snprintf@plt>
  40a324:	str	w0, [sp, #20]
  40a328:	ldr	w9, [sp, #20]
  40a32c:	cmp	w9, #0x0
  40a330:	cset	w9, lt  // lt = tstop
  40a334:	tbnz	w9, #0, 40a348 <tigetstr@plt+0x7dd8>
  40a338:	ldrsw	x8, [sp, #20]
  40a33c:	ldr	x9, [sp, #32]
  40a340:	cmp	x8, x9
  40a344:	b.ls	40a34c <tigetstr@plt+0x7ddc>  // b.plast
  40a348:	b	40a4d8 <tigetstr@plt+0x7f68>
  40a34c:	ldrsw	x8, [sp, #20]
  40a350:	ldr	x9, [sp, #32]
  40a354:	subs	x8, x9, x8
  40a358:	str	x8, [sp, #32]
  40a35c:	ldrsw	x8, [sp, #20]
  40a360:	ldr	x9, [sp, #24]
  40a364:	add	x8, x9, x8
  40a368:	str	x8, [sp, #24]
  40a36c:	ldur	w8, [x29, #-28]
  40a370:	and	w8, w8, #0x8
  40a374:	cbz	w8, 40a3dc <tigetstr@plt+0x7e6c>
  40a378:	ldr	x0, [sp, #24]
  40a37c:	ldr	x1, [sp, #32]
  40a380:	ldur	x3, [x29, #-24]
  40a384:	adrp	x2, 40e000 <tigetstr@plt+0xba90>
  40a388:	add	x2, x2, #0xa3
  40a38c:	bl	4020f0 <snprintf@plt>
  40a390:	str	w0, [sp, #20]
  40a394:	ldr	w8, [sp, #20]
  40a398:	cmp	w8, #0x0
  40a39c:	cset	w8, lt  // lt = tstop
  40a3a0:	tbnz	w8, #0, 40a3b4 <tigetstr@plt+0x7e44>
  40a3a4:	ldrsw	x8, [sp, #20]
  40a3a8:	ldr	x9, [sp, #32]
  40a3ac:	cmp	x8, x9
  40a3b0:	b.ls	40a3b8 <tigetstr@plt+0x7e48>  // b.plast
  40a3b4:	b	40a4d8 <tigetstr@plt+0x7f68>
  40a3b8:	ldrsw	x8, [sp, #20]
  40a3bc:	ldr	x9, [sp, #32]
  40a3c0:	subs	x8, x9, x8
  40a3c4:	str	x8, [sp, #32]
  40a3c8:	ldrsw	x8, [sp, #20]
  40a3cc:	ldr	x9, [sp, #24]
  40a3d0:	add	x8, x9, x8
  40a3d4:	str	x8, [sp, #24]
  40a3d8:	b	40a448 <tigetstr@plt+0x7ed8>
  40a3dc:	ldur	w8, [x29, #-28]
  40a3e0:	and	w8, w8, #0x10
  40a3e4:	cbz	w8, 40a448 <tigetstr@plt+0x7ed8>
  40a3e8:	ldr	x0, [sp, #24]
  40a3ec:	ldr	x1, [sp, #32]
  40a3f0:	ldur	x3, [x29, #-24]
  40a3f4:	adrp	x2, 40e000 <tigetstr@plt+0xba90>
  40a3f8:	add	x2, x2, #0xaa
  40a3fc:	bl	4020f0 <snprintf@plt>
  40a400:	str	w0, [sp, #20]
  40a404:	ldr	w8, [sp, #20]
  40a408:	cmp	w8, #0x0
  40a40c:	cset	w8, lt  // lt = tstop
  40a410:	tbnz	w8, #0, 40a424 <tigetstr@plt+0x7eb4>
  40a414:	ldrsw	x8, [sp, #20]
  40a418:	ldr	x9, [sp, #32]
  40a41c:	cmp	x8, x9
  40a420:	b.ls	40a428 <tigetstr@plt+0x7eb8>  // b.plast
  40a424:	b	40a4d8 <tigetstr@plt+0x7f68>
  40a428:	ldrsw	x8, [sp, #20]
  40a42c:	ldr	x9, [sp, #32]
  40a430:	subs	x8, x9, x8
  40a434:	str	x8, [sp, #32]
  40a438:	ldrsw	x8, [sp, #20]
  40a43c:	ldr	x9, [sp, #24]
  40a440:	add	x8, x9, x8
  40a444:	str	x8, [sp, #24]
  40a448:	ldur	w8, [x29, #-28]
  40a44c:	and	w8, w8, #0x4
  40a450:	cbz	w8, 40a4d0 <tigetstr@plt+0x7f60>
  40a454:	ldur	x0, [x29, #-16]
  40a458:	bl	40a100 <tigetstr@plt+0x7b90>
  40a45c:	mov	w8, #0x3c                  	// #60
  40a460:	sdiv	w9, w0, w8
  40a464:	str	w9, [sp, #16]
  40a468:	ldr	w9, [sp, #16]
  40a46c:	sdiv	w9, w9, w8
  40a470:	str	w9, [sp, #12]
  40a474:	ldr	w9, [sp, #16]
  40a478:	sdiv	w10, w9, w8
  40a47c:	mul	w8, w10, w8
  40a480:	subs	w0, w9, w8
  40a484:	bl	402100 <abs@plt>
  40a488:	str	w0, [sp, #8]
  40a48c:	ldr	x0, [sp, #24]
  40a490:	ldr	x1, [sp, #32]
  40a494:	ldr	w3, [sp, #12]
  40a498:	ldr	w4, [sp, #8]
  40a49c:	adrp	x2, 40e000 <tigetstr@plt+0xba90>
  40a4a0:	add	x2, x2, #0xb1
  40a4a4:	bl	4020f0 <snprintf@plt>
  40a4a8:	str	w0, [sp, #20]
  40a4ac:	ldr	w8, [sp, #20]
  40a4b0:	cmp	w8, #0x0
  40a4b4:	cset	w8, lt  // lt = tstop
  40a4b8:	tbnz	w8, #0, 40a4cc <tigetstr@plt+0x7f5c>
  40a4bc:	ldrsw	x8, [sp, #20]
  40a4c0:	ldr	x9, [sp, #32]
  40a4c4:	cmp	x8, x9
  40a4c8:	b.ls	40a4d0 <tigetstr@plt+0x7f60>  // b.plast
  40a4cc:	b	40a4d8 <tigetstr@plt+0x7f68>
  40a4d0:	stur	wzr, [x29, #-4]
  40a4d4:	b	40a4f0 <tigetstr@plt+0x7f80>
  40a4d8:	adrp	x0, 40e000 <tigetstr@plt+0xba90>
  40a4dc:	add	x0, x0, #0xbc
  40a4e0:	bl	402500 <gettext@plt>
  40a4e4:	bl	402420 <warnx@plt>
  40a4e8:	mov	w8, #0xffffffff            	// #-1
  40a4ec:	stur	w8, [x29, #-4]
  40a4f0:	ldur	w0, [x29, #-4]
  40a4f4:	ldp	x29, x30, [sp, #80]
  40a4f8:	add	sp, sp, #0x60
  40a4fc:	ret
  40a500:	sub	sp, sp, #0x30
  40a504:	stp	x29, x30, [sp, #32]
  40a508:	add	x29, sp, #0x20
  40a50c:	mov	x8, xzr
  40a510:	stur	x0, [x29, #-8]
  40a514:	stur	w1, [x29, #-12]
  40a518:	str	x2, [sp, #8]
  40a51c:	str	x3, [sp]
  40a520:	ldur	x0, [x29, #-8]
  40a524:	ldur	w2, [x29, #-12]
  40a528:	ldr	x3, [sp, #8]
  40a52c:	ldr	x4, [sp]
  40a530:	mov	x1, x8
  40a534:	bl	40a1e4 <tigetstr@plt+0x7c74>
  40a538:	ldp	x29, x30, [sp, #32]
  40a53c:	add	sp, sp, #0x30
  40a540:	ret
  40a544:	sub	sp, sp, #0x80
  40a548:	stp	x29, x30, [sp, #112]
  40a54c:	add	x29, sp, #0x70
  40a550:	stur	x0, [x29, #-16]
  40a554:	stur	w1, [x29, #-20]
  40a558:	stur	x2, [x29, #-32]
  40a55c:	stur	x3, [x29, #-40]
  40a560:	ldur	w8, [x29, #-20]
  40a564:	and	w8, w8, #0x40
  40a568:	cbz	w8, 40a580 <tigetstr@plt+0x8010>
  40a56c:	ldur	x0, [x29, #-16]
  40a570:	add	x1, sp, #0x10
  40a574:	bl	402230 <gmtime_r@plt>
  40a578:	str	x0, [sp, #8]
  40a57c:	b	40a590 <tigetstr@plt+0x8020>
  40a580:	ldur	x0, [x29, #-16]
  40a584:	add	x1, sp, #0x10
  40a588:	bl	402040 <localtime_r@plt>
  40a58c:	str	x0, [sp, #8]
  40a590:	ldr	x8, [sp, #8]
  40a594:	cbz	x8, 40a5bc <tigetstr@plt+0x804c>
  40a598:	ldur	w2, [x29, #-20]
  40a59c:	ldur	x3, [x29, #-32]
  40a5a0:	ldur	x4, [x29, #-40]
  40a5a4:	add	x0, sp, #0x10
  40a5a8:	mov	x8, xzr
  40a5ac:	mov	x1, x8
  40a5b0:	bl	40a1e4 <tigetstr@plt+0x7c74>
  40a5b4:	stur	w0, [x29, #-4]
  40a5b8:	b	40a5d8 <tigetstr@plt+0x8068>
  40a5bc:	adrp	x0, 40d000 <tigetstr@plt+0xaa90>
  40a5c0:	add	x0, x0, #0xfdb
  40a5c4:	bl	402500 <gettext@plt>
  40a5c8:	ldur	x1, [x29, #-16]
  40a5cc:	bl	402420 <warnx@plt>
  40a5d0:	mov	w8, #0xffffffff            	// #-1
  40a5d4:	stur	w8, [x29, #-4]
  40a5d8:	ldur	w0, [x29, #-4]
  40a5dc:	ldp	x29, x30, [sp, #112]
  40a5e0:	add	sp, sp, #0x80
  40a5e4:	ret
  40a5e8:	sub	sp, sp, #0xd0
  40a5ec:	stp	x29, x30, [sp, #192]
  40a5f0:	add	x29, sp, #0xc0
  40a5f4:	sub	x8, x29, #0x18
  40a5f8:	str	x0, [x8, #8]
  40a5fc:	str	x1, [x8]
  40a600:	stur	w2, [x29, #-28]
  40a604:	stur	x3, [x29, #-40]
  40a608:	stur	x4, [x29, #-48]
  40a60c:	str	wzr, [sp, #28]
  40a610:	ldr	x9, [x8]
  40a614:	ldr	x9, [x9]
  40a618:	str	x8, [sp, #16]
  40a61c:	cbnz	x9, 40a634 <tigetstr@plt+0x80c4>
  40a620:	ldr	x8, [sp, #16]
  40a624:	ldr	x0, [x8]
  40a628:	mov	x9, xzr
  40a62c:	mov	x1, x9
  40a630:	bl	402220 <gettimeofday@plt>
  40a634:	ldr	x8, [sp, #16]
  40a638:	ldr	x0, [x8, #8]
  40a63c:	add	x9, sp, #0x58
  40a640:	mov	x1, x9
  40a644:	str	x9, [sp, #8]
  40a648:	bl	402040 <localtime_r@plt>
  40a64c:	ldr	x8, [sp, #16]
  40a650:	ldr	x9, [x8]
  40a654:	mov	x0, x9
  40a658:	add	x9, sp, #0x20
  40a65c:	mov	x1, x9
  40a660:	str	x9, [sp]
  40a664:	bl	402040 <localtime_r@plt>
  40a668:	ldr	x8, [sp, #8]
  40a66c:	mov	x0, x8
  40a670:	ldr	x1, [sp]
  40a674:	bl	40a774 <tigetstr@plt+0x8204>
  40a678:	cbz	w0, 40a6d4 <tigetstr@plt+0x8164>
  40a67c:	ldur	x0, [x29, #-40]
  40a680:	ldur	x1, [x29, #-48]
  40a684:	ldr	w3, [sp, #96]
  40a688:	ldr	w4, [sp, #92]
  40a68c:	adrp	x2, 40e000 <tigetstr@plt+0xba90>
  40a690:	add	x2, x2, #0x99
  40a694:	bl	4020f0 <snprintf@plt>
  40a698:	str	w0, [sp, #28]
  40a69c:	ldr	w8, [sp, #28]
  40a6a0:	cmp	w8, #0x0
  40a6a4:	cset	w8, lt  // lt = tstop
  40a6a8:	tbnz	w8, #0, 40a6bc <tigetstr@plt+0x814c>
  40a6ac:	ldrsw	x8, [sp, #28]
  40a6b0:	ldur	x9, [x29, #-48]
  40a6b4:	cmp	x8, x9
  40a6b8:	b.ls	40a6c8 <tigetstr@plt+0x8158>  // b.plast
  40a6bc:	mov	w8, #0xffffffff            	// #-1
  40a6c0:	stur	w8, [x29, #-4]
  40a6c4:	b	40a764 <tigetstr@plt+0x81f4>
  40a6c8:	mov	w8, #0x1                   	// #1
  40a6cc:	str	w8, [sp, #28]
  40a6d0:	b	40a74c <tigetstr@plt+0x81dc>
  40a6d4:	add	x0, sp, #0x58
  40a6d8:	add	x1, sp, #0x20
  40a6dc:	bl	40a7d4 <tigetstr@plt+0x8264>
  40a6e0:	cbz	w0, 40a730 <tigetstr@plt+0x81c0>
  40a6e4:	ldur	w8, [x29, #-28]
  40a6e8:	and	w8, w8, #0x2
  40a6ec:	cbz	w8, 40a710 <tigetstr@plt+0x81a0>
  40a6f0:	ldur	x0, [x29, #-40]
  40a6f4:	ldur	x1, [x29, #-48]
  40a6f8:	adrp	x2, 40d000 <tigetstr@plt+0xaa90>
  40a6fc:	add	x2, x2, #0xff5
  40a700:	add	x3, sp, #0x58
  40a704:	bl	402090 <strftime@plt>
  40a708:	str	w0, [sp, #28]
  40a70c:	b	40a72c <tigetstr@plt+0x81bc>
  40a710:	ldur	x0, [x29, #-40]
  40a714:	ldur	x1, [x29, #-48]
  40a718:	adrp	x2, 40e000 <tigetstr@plt+0xba90>
  40a71c:	add	x2, x2, #0x3
  40a720:	add	x3, sp, #0x58
  40a724:	bl	402090 <strftime@plt>
  40a728:	str	w0, [sp, #28]
  40a72c:	b	40a74c <tigetstr@plt+0x81dc>
  40a730:	ldur	x0, [x29, #-40]
  40a734:	ldur	x1, [x29, #-48]
  40a738:	adrp	x2, 40e000 <tigetstr@plt+0xba90>
  40a73c:	add	x2, x2, #0x0
  40a740:	add	x3, sp, #0x58
  40a744:	bl	402090 <strftime@plt>
  40a748:	str	w0, [sp, #28]
  40a74c:	ldr	w8, [sp, #28]
  40a750:	mov	w9, wzr
  40a754:	mov	w10, #0xffffffff            	// #-1
  40a758:	cmp	w8, #0x0
  40a75c:	csel	w8, w10, w9, le
  40a760:	stur	w8, [x29, #-4]
  40a764:	ldur	w0, [x29, #-4]
  40a768:	ldp	x29, x30, [sp, #192]
  40a76c:	add	sp, sp, #0xd0
  40a770:	ret
  40a774:	sub	sp, sp, #0x30
  40a778:	stp	x29, x30, [sp, #32]
  40a77c:	add	x29, sp, #0x20
  40a780:	stur	x0, [x29, #-8]
  40a784:	str	x1, [sp, #16]
  40a788:	ldur	x8, [x29, #-8]
  40a78c:	ldr	w9, [x8, #28]
  40a790:	ldr	x8, [sp, #16]
  40a794:	ldr	w10, [x8, #28]
  40a798:	mov	w11, #0x0                   	// #0
  40a79c:	cmp	w9, w10
  40a7a0:	str	w11, [sp, #12]
  40a7a4:	b.ne	40a7c0 <tigetstr@plt+0x8250>  // b.any
  40a7a8:	ldur	x0, [x29, #-8]
  40a7ac:	ldr	x1, [sp, #16]
  40a7b0:	bl	40a7d4 <tigetstr@plt+0x8264>
  40a7b4:	cmp	w0, #0x0
  40a7b8:	cset	w8, ne  // ne = any
  40a7bc:	str	w8, [sp, #12]
  40a7c0:	ldr	w8, [sp, #12]
  40a7c4:	and	w0, w8, #0x1
  40a7c8:	ldp	x29, x30, [sp, #32]
  40a7cc:	add	sp, sp, #0x30
  40a7d0:	ret
  40a7d4:	sub	sp, sp, #0x10
  40a7d8:	str	x0, [sp, #8]
  40a7dc:	str	x1, [sp]
  40a7e0:	ldr	x8, [sp, #8]
  40a7e4:	ldr	w9, [x8, #20]
  40a7e8:	ldr	x8, [sp]
  40a7ec:	ldr	w10, [x8, #20]
  40a7f0:	cmp	w9, w10
  40a7f4:	cset	w9, eq  // eq = none
  40a7f8:	and	w0, w9, #0x1
  40a7fc:	add	sp, sp, #0x10
  40a800:	ret
  40a804:	sub	sp, sp, #0x40
  40a808:	stp	x29, x30, [sp, #48]
  40a80c:	add	x29, sp, #0x30
  40a810:	stur	x0, [x29, #-16]
  40a814:	str	x1, [sp, #24]
  40a818:	ldr	x8, [sp, #24]
  40a81c:	cbz	x8, 40a830 <tigetstr@plt+0x82c0>
  40a820:	ldr	x0, [sp, #24]
  40a824:	bl	401f80 <strlen@plt>
  40a828:	str	x0, [sp, #8]
  40a82c:	b	40a838 <tigetstr@plt+0x82c8>
  40a830:	mov	x8, xzr
  40a834:	str	x8, [sp, #8]
  40a838:	ldr	x8, [sp, #8]
  40a83c:	str	x8, [sp, #16]
  40a840:	ldur	x8, [x29, #-16]
  40a844:	cbz	x8, 40a878 <tigetstr@plt+0x8308>
  40a848:	ldr	x8, [sp, #16]
  40a84c:	cbz	x8, 40a878 <tigetstr@plt+0x8308>
  40a850:	ldur	x0, [x29, #-16]
  40a854:	ldr	x1, [sp, #24]
  40a858:	ldr	x2, [sp, #16]
  40a85c:	bl	4021c0 <strncmp@plt>
  40a860:	cbnz	w0, 40a878 <tigetstr@plt+0x8308>
  40a864:	ldur	x8, [x29, #-16]
  40a868:	ldr	x9, [sp, #16]
  40a86c:	add	x8, x8, x9
  40a870:	stur	x8, [x29, #-8]
  40a874:	b	40a880 <tigetstr@plt+0x8310>
  40a878:	mov	x8, xzr
  40a87c:	stur	x8, [x29, #-8]
  40a880:	ldur	x0, [x29, #-8]
  40a884:	ldp	x29, x30, [sp, #48]
  40a888:	add	sp, sp, #0x40
  40a88c:	ret
  40a890:	sub	sp, sp, #0x30
  40a894:	stp	x29, x30, [sp, #32]
  40a898:	add	x29, sp, #0x20
  40a89c:	mov	w8, #0x1                   	// #1
  40a8a0:	mov	x9, #0x5413                	// #21523
  40a8a4:	mov	x2, sp
  40a8a8:	stur	x0, [x29, #-8]
  40a8ac:	str	x1, [sp, #16]
  40a8b0:	str	wzr, [sp, #12]
  40a8b4:	str	wzr, [sp, #8]
  40a8b8:	mov	w0, w8
  40a8bc:	mov	x1, x9
  40a8c0:	bl	402540 <ioctl@plt>
  40a8c4:	cbnz	w0, 40a8d8 <tigetstr@plt+0x8368>
  40a8c8:	ldrh	w8, [sp, #2]
  40a8cc:	str	w8, [sp, #12]
  40a8d0:	ldrh	w8, [sp]
  40a8d4:	str	w8, [sp, #8]
  40a8d8:	ldur	x8, [x29, #-8]
  40a8dc:	cbz	x8, 40a90c <tigetstr@plt+0x839c>
  40a8e0:	ldr	w8, [sp, #12]
  40a8e4:	cmp	w8, #0x0
  40a8e8:	cset	w8, gt
  40a8ec:	tbnz	w8, #0, 40a900 <tigetstr@plt+0x8390>
  40a8f0:	adrp	x0, 40e000 <tigetstr@plt+0xba90>
  40a8f4:	add	x0, x0, #0xde
  40a8f8:	bl	40a954 <tigetstr@plt+0x83e4>
  40a8fc:	str	w0, [sp, #12]
  40a900:	ldr	w8, [sp, #12]
  40a904:	ldur	x9, [x29, #-8]
  40a908:	str	w8, [x9]
  40a90c:	ldr	x8, [sp, #16]
  40a910:	cbz	x8, 40a940 <tigetstr@plt+0x83d0>
  40a914:	ldr	w8, [sp, #8]
  40a918:	cmp	w8, #0x0
  40a91c:	cset	w8, gt
  40a920:	tbnz	w8, #0, 40a934 <tigetstr@plt+0x83c4>
  40a924:	adrp	x0, 40e000 <tigetstr@plt+0xba90>
  40a928:	add	x0, x0, #0xe6
  40a92c:	bl	40a954 <tigetstr@plt+0x83e4>
  40a930:	str	w0, [sp, #8]
  40a934:	ldr	w8, [sp, #8]
  40a938:	ldr	x9, [sp, #16]
  40a93c:	str	w8, [x9]
  40a940:	mov	w8, wzr
  40a944:	mov	w0, w8
  40a948:	ldp	x29, x30, [sp, #32]
  40a94c:	add	sp, sp, #0x30
  40a950:	ret
  40a954:	sub	sp, sp, #0x40
  40a958:	stp	x29, x30, [sp, #48]
  40a95c:	add	x29, sp, #0x30
  40a960:	stur	x0, [x29, #-16]
  40a964:	ldur	x0, [x29, #-16]
  40a968:	bl	4024e0 <getenv@plt>
  40a96c:	str	x0, [sp, #24]
  40a970:	ldr	x8, [sp, #24]
  40a974:	cbz	x8, 40aa00 <tigetstr@plt+0x8490>
  40a978:	add	x1, sp, #0x10
  40a97c:	mov	x8, xzr
  40a980:	str	x8, [sp, #16]
  40a984:	str	x1, [sp]
  40a988:	bl	4024d0 <__errno_location@plt>
  40a98c:	str	wzr, [x0]
  40a990:	ldr	x0, [sp, #24]
  40a994:	ldr	x1, [sp]
  40a998:	mov	w2, #0xa                   	// #10
  40a99c:	bl	402380 <strtol@plt>
  40a9a0:	str	x0, [sp, #8]
  40a9a4:	bl	4024d0 <__errno_location@plt>
  40a9a8:	ldr	w9, [x0]
  40a9ac:	cbnz	w9, 40aa00 <tigetstr@plt+0x8490>
  40a9b0:	ldr	x8, [sp, #16]
  40a9b4:	cbz	x8, 40aa00 <tigetstr@plt+0x8490>
  40a9b8:	ldr	x8, [sp, #16]
  40a9bc:	ldrsb	w9, [x8]
  40a9c0:	cbnz	w9, 40aa00 <tigetstr@plt+0x8490>
  40a9c4:	ldr	x8, [sp, #16]
  40a9c8:	ldr	x9, [sp, #24]
  40a9cc:	cmp	x8, x9
  40a9d0:	b.ls	40aa00 <tigetstr@plt+0x8490>  // b.plast
  40a9d4:	ldr	x8, [sp, #8]
  40a9d8:	cmp	x8, #0x0
  40a9dc:	cset	w9, le
  40a9e0:	tbnz	w9, #0, 40aa00 <tigetstr@plt+0x8490>
  40a9e4:	ldr	x8, [sp, #8]
  40a9e8:	mov	x9, #0x7fffffff            	// #2147483647
  40a9ec:	cmp	x8, x9
  40a9f0:	b.gt	40aa00 <tigetstr@plt+0x8490>
  40a9f4:	ldr	x8, [sp, #8]
  40a9f8:	stur	w8, [x29, #-4]
  40a9fc:	b	40aa08 <tigetstr@plt+0x8498>
  40aa00:	mov	w8, #0xffffffff            	// #-1
  40aa04:	stur	w8, [x29, #-4]
  40aa08:	ldur	w0, [x29, #-4]
  40aa0c:	ldp	x29, x30, [sp, #48]
  40aa10:	add	sp, sp, #0x40
  40aa14:	ret
  40aa18:	sub	sp, sp, #0x20
  40aa1c:	stp	x29, x30, [sp, #16]
  40aa20:	add	x29, sp, #0x10
  40aa24:	mov	x8, xzr
  40aa28:	add	x9, sp, #0x8
  40aa2c:	stur	w0, [x29, #-4]
  40aa30:	str	wzr, [sp, #8]
  40aa34:	mov	x0, x9
  40aa38:	mov	x1, x8
  40aa3c:	bl	40a890 <tigetstr@plt+0x8320>
  40aa40:	ldr	w10, [sp, #8]
  40aa44:	cmp	w10, #0x0
  40aa48:	cset	w10, le
  40aa4c:	tbnz	w10, #0, 40aa5c <tigetstr@plt+0x84ec>
  40aa50:	ldr	w8, [sp, #8]
  40aa54:	str	w8, [sp, #4]
  40aa58:	b	40aa64 <tigetstr@plt+0x84f4>
  40aa5c:	ldur	w8, [x29, #-4]
  40aa60:	str	w8, [sp, #4]
  40aa64:	ldr	w8, [sp, #4]
  40aa68:	mov	w0, w8
  40aa6c:	ldp	x29, x30, [sp, #16]
  40aa70:	add	sp, sp, #0x20
  40aa74:	ret
  40aa78:	sub	sp, sp, #0x20
  40aa7c:	stp	x29, x30, [sp, #16]
  40aa80:	add	x29, sp, #0x10
  40aa84:	mov	w8, wzr
  40aa88:	mov	w0, w8
  40aa8c:	bl	402430 <isatty@plt>
  40aa90:	cbz	w0, 40aa9c <tigetstr@plt+0x852c>
  40aa94:	stur	wzr, [x29, #-4]
  40aa98:	b	40aad4 <tigetstr@plt+0x8564>
  40aa9c:	mov	w0, #0x1                   	// #1
  40aaa0:	bl	402430 <isatty@plt>
  40aaa4:	cbz	w0, 40aab4 <tigetstr@plt+0x8544>
  40aaa8:	mov	w8, #0x1                   	// #1
  40aaac:	stur	w8, [x29, #-4]
  40aab0:	b	40aad4 <tigetstr@plt+0x8564>
  40aab4:	mov	w0, #0x2                   	// #2
  40aab8:	bl	402430 <isatty@plt>
  40aabc:	cbz	w0, 40aacc <tigetstr@plt+0x855c>
  40aac0:	mov	w8, #0x2                   	// #2
  40aac4:	stur	w8, [x29, #-4]
  40aac8:	b	40aad4 <tigetstr@plt+0x8564>
  40aacc:	mov	w8, #0xffffffea            	// #-22
  40aad0:	stur	w8, [x29, #-4]
  40aad4:	ldur	w0, [x29, #-4]
  40aad8:	ldp	x29, x30, [sp, #16]
  40aadc:	add	sp, sp, #0x20
  40aae0:	ret
  40aae4:	sub	sp, sp, #0x60
  40aae8:	stp	x29, x30, [sp, #80]
  40aaec:	add	x29, sp, #0x50
  40aaf0:	stur	x0, [x29, #-16]
  40aaf4:	stur	x1, [x29, #-24]
  40aaf8:	stur	x2, [x29, #-32]
  40aafc:	ldur	x8, [x29, #-24]
  40ab00:	cbz	x8, 40ab10 <tigetstr@plt+0x85a0>
  40ab04:	ldur	x8, [x29, #-24]
  40ab08:	mov	x9, xzr
  40ab0c:	str	x9, [x8]
  40ab10:	ldur	x8, [x29, #-16]
  40ab14:	cbz	x8, 40ab24 <tigetstr@plt+0x85b4>
  40ab18:	ldur	x8, [x29, #-16]
  40ab1c:	mov	x9, xzr
  40ab20:	str	x9, [x8]
  40ab24:	ldur	x8, [x29, #-32]
  40ab28:	cbz	x8, 40ab38 <tigetstr@plt+0x85c8>
  40ab2c:	ldur	x8, [x29, #-32]
  40ab30:	mov	x9, xzr
  40ab34:	str	x9, [x8]
  40ab38:	bl	40aa78 <tigetstr@plt+0x8508>
  40ab3c:	str	w0, [sp, #28]
  40ab40:	ldr	w8, [sp, #28]
  40ab44:	cmp	w8, #0x0
  40ab48:	cset	w8, ge  // ge = tcont
  40ab4c:	tbnz	w8, #0, 40ab5c <tigetstr@plt+0x85ec>
  40ab50:	ldr	w8, [sp, #28]
  40ab54:	stur	w8, [x29, #-4]
  40ab58:	b	40ac6c <tigetstr@plt+0x86fc>
  40ab5c:	ldr	w0, [sp, #28]
  40ab60:	bl	402030 <ttyname@plt>
  40ab64:	str	x0, [sp, #40]
  40ab68:	ldr	x8, [sp, #40]
  40ab6c:	cbnz	x8, 40ab7c <tigetstr@plt+0x860c>
  40ab70:	mov	w8, #0xffffffff            	// #-1
  40ab74:	stur	w8, [x29, #-4]
  40ab78:	b	40ac6c <tigetstr@plt+0x86fc>
  40ab7c:	ldur	x8, [x29, #-16]
  40ab80:	cbz	x8, 40ab90 <tigetstr@plt+0x8620>
  40ab84:	ldr	x8, [sp, #40]
  40ab88:	ldur	x9, [x29, #-16]
  40ab8c:	str	x8, [x9]
  40ab90:	ldur	x8, [x29, #-24]
  40ab94:	cbnz	x8, 40aba0 <tigetstr@plt+0x8630>
  40ab98:	ldur	x8, [x29, #-32]
  40ab9c:	cbz	x8, 40abd8 <tigetstr@plt+0x8668>
  40aba0:	ldr	x0, [sp, #40]
  40aba4:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40aba8:	add	x1, x1, #0xec
  40abac:	mov	x2, #0x5                   	// #5
  40abb0:	bl	4021c0 <strncmp@plt>
  40abb4:	cbnz	w0, 40abc8 <tigetstr@plt+0x8658>
  40abb8:	ldr	x8, [sp, #40]
  40abbc:	add	x8, x8, #0x5
  40abc0:	str	x8, [sp, #16]
  40abc4:	b	40abd0 <tigetstr@plt+0x8660>
  40abc8:	ldr	x8, [sp, #40]
  40abcc:	str	x8, [sp, #16]
  40abd0:	ldr	x8, [sp, #16]
  40abd4:	str	x8, [sp, #40]
  40abd8:	ldur	x8, [x29, #-24]
  40abdc:	cbz	x8, 40abec <tigetstr@plt+0x867c>
  40abe0:	ldr	x8, [sp, #40]
  40abe4:	ldur	x9, [x29, #-24]
  40abe8:	str	x8, [x9]
  40abec:	ldur	x8, [x29, #-32]
  40abf0:	cbz	x8, 40ac68 <tigetstr@plt+0x86f8>
  40abf4:	ldr	x8, [sp, #40]
  40abf8:	str	x8, [sp, #32]
  40abfc:	ldr	x8, [sp, #32]
  40ac00:	mov	w9, #0x0                   	// #0
  40ac04:	str	w9, [sp, #12]
  40ac08:	cbz	x8, 40ac20 <tigetstr@plt+0x86b0>
  40ac0c:	ldr	x8, [sp, #32]
  40ac10:	ldrsb	w9, [x8]
  40ac14:	cmp	w9, #0x0
  40ac18:	cset	w9, ne  // ne = any
  40ac1c:	str	w9, [sp, #12]
  40ac20:	ldr	w8, [sp, #12]
  40ac24:	tbnz	w8, #0, 40ac2c <tigetstr@plt+0x86bc>
  40ac28:	b	40ac68 <tigetstr@plt+0x86f8>
  40ac2c:	bl	402370 <__ctype_b_loc@plt>
  40ac30:	ldr	x8, [x0]
  40ac34:	ldr	x9, [sp, #32]
  40ac38:	ldrsb	x9, [x9]
  40ac3c:	ldrh	w10, [x8, x9, lsl #1]
  40ac40:	and	w10, w10, #0x800
  40ac44:	cbz	w10, 40ac58 <tigetstr@plt+0x86e8>
  40ac48:	ldr	x8, [sp, #32]
  40ac4c:	ldur	x9, [x29, #-32]
  40ac50:	str	x8, [x9]
  40ac54:	b	40ac68 <tigetstr@plt+0x86f8>
  40ac58:	ldr	x8, [sp, #32]
  40ac5c:	add	x8, x8, #0x1
  40ac60:	str	x8, [sp, #32]
  40ac64:	b	40abfc <tigetstr@plt+0x868c>
  40ac68:	stur	wzr, [x29, #-4]
  40ac6c:	ldur	w0, [x29, #-4]
  40ac70:	ldp	x29, x30, [sp, #80]
  40ac74:	add	sp, sp, #0x60
  40ac78:	ret
  40ac7c:	sub	sp, sp, #0x20
  40ac80:	stp	x29, x30, [sp, #16]
  40ac84:	add	x29, sp, #0x10
  40ac88:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  40ac8c:	add	x8, x8, #0x6c2
  40ac90:	str	x0, [sp]
  40ac94:	mov	x0, x8
  40ac98:	bl	4024e0 <getenv@plt>
  40ac9c:	ldr	x8, [sp]
  40aca0:	str	x0, [x8]
  40aca4:	ldr	x8, [sp]
  40aca8:	ldr	x8, [x8]
  40acac:	cbz	x8, 40acbc <tigetstr@plt+0x874c>
  40acb0:	mov	w8, #0xffffffea            	// #-22
  40acb4:	stur	w8, [x29, #-4]
  40acb8:	b	40acc0 <tigetstr@plt+0x8750>
  40acbc:	stur	wzr, [x29, #-4]
  40acc0:	ldur	w0, [x29, #-4]
  40acc4:	ldp	x29, x30, [sp, #16]
  40acc8:	add	sp, sp, #0x20
  40accc:	ret
  40acd0:	sub	sp, sp, #0x40
  40acd4:	stp	x29, x30, [sp, #48]
  40acd8:	add	x29, sp, #0x30
  40acdc:	mov	w8, #0xffffffff            	// #-1
  40ace0:	adrp	x9, 41f000 <tigetstr@plt+0x1ca90>
  40ace4:	add	x9, x9, #0x540
  40ace8:	stur	w0, [x29, #-4]
  40acec:	stur	x1, [x29, #-16]
  40acf0:	stur	w8, [x29, #-20]
  40acf4:	str	x9, [sp, #16]
  40acf8:	ldur	x9, [x29, #-16]
  40acfc:	ldr	x10, [sp, #16]
  40ad00:	str	x9, [x10]
  40ad04:	bl	40ae90 <tigetstr@plt+0x8920>
  40ad08:	ldur	w8, [x29, #-4]
  40ad0c:	cmp	w8, #0x2
  40ad10:	b.eq	40ad30 <tigetstr@plt+0x87c0>  // b.none
  40ad14:	mov	w0, #0x1                   	// #1
  40ad18:	bl	402430 <isatty@plt>
  40ad1c:	cbnz	w0, 40ad30 <tigetstr@plt+0x87c0>
  40ad20:	ldr	x8, [sp, #16]
  40ad24:	mov	w9, #0x1                   	// #1
  40ad28:	str	w9, [x8, #48]
  40ad2c:	b	40ad3c <tigetstr@plt+0x87cc>
  40ad30:	ldur	w8, [x29, #-4]
  40ad34:	ldr	x9, [sp, #16]
  40ad38:	str	w8, [x9, #48]
  40ad3c:	ldr	x8, [sp, #16]
  40ad40:	ldr	w9, [x8, #48]
  40ad44:	cmp	w9, #0x3
  40ad48:	b.ne	40adb4 <tigetstr@plt+0x8844>  // b.any
  40ad4c:	bl	40af98 <tigetstr@plt+0x8a28>
  40ad50:	stur	w0, [x29, #-20]
  40ad54:	cbz	w0, 40adb4 <tigetstr@plt+0x8844>
  40ad58:	ldr	x0, [sp, #16]
  40ad5c:	bl	40b0e4 <tigetstr@plt+0x8b74>
  40ad60:	str	w0, [sp, #12]
  40ad64:	ldr	w8, [sp, #12]
  40ad68:	cbz	w8, 40ad78 <tigetstr@plt+0x8808>
  40ad6c:	ldr	x8, [sp, #16]
  40ad70:	str	wzr, [x8, #48]
  40ad74:	b	40adb4 <tigetstr@plt+0x8844>
  40ad78:	ldr	x8, [sp, #16]
  40ad7c:	ldr	w9, [x8, #56]
  40ad80:	ldr	x8, [sp, #16]
  40ad84:	ldr	w10, [x8, #60]
  40ad88:	cmp	w9, w10
  40ad8c:	b.le	40ada0 <tigetstr@plt+0x8830>
  40ad90:	ldr	x8, [sp, #16]
  40ad94:	mov	w9, #0x1                   	// #1
  40ad98:	str	w9, [x8, #48]
  40ad9c:	b	40ada8 <tigetstr@plt+0x8838>
  40ada0:	ldr	x8, [sp, #16]
  40ada4:	str	wzr, [x8, #48]
  40ada8:	adrp	x0, 40b000 <tigetstr@plt+0x8a90>
  40adac:	add	x0, x0, #0x1c4
  40adb0:	bl	40d140 <tigetstr@plt+0xabd0>
  40adb4:	ldr	x8, [sp, #16]
  40adb8:	ldr	w9, [x8, #48]
  40adbc:	str	w9, [sp, #8]
  40adc0:	cbz	w9, 40ade8 <tigetstr@plt+0x8878>
  40adc4:	b	40adc8 <tigetstr@plt+0x8858>
  40adc8:	ldr	w8, [sp, #8]
  40adcc:	cmp	w8, #0x1
  40add0:	b.eq	40ae44 <tigetstr@plt+0x88d4>  // b.none
  40add4:	b	40add8 <tigetstr@plt+0x8868>
  40add8:	ldr	w8, [sp, #8]
  40addc:	cmp	w8, #0x2
  40ade0:	b.eq	40ae2c <tigetstr@plt+0x88bc>  // b.none
  40ade4:	b	40ae44 <tigetstr@plt+0x88d4>
  40ade8:	ldur	w8, [x29, #-20]
  40adec:	mov	w9, #0xffffffff            	// #-1
  40adf0:	cmp	w8, w9
  40adf4:	b.ne	40ae04 <tigetstr@plt+0x8894>  // b.any
  40adf8:	bl	40af98 <tigetstr@plt+0x8a28>
  40adfc:	str	w0, [sp, #4]
  40ae00:	b	40ae0c <tigetstr@plt+0x889c>
  40ae04:	ldur	w8, [x29, #-20]
  40ae08:	str	w8, [sp, #4]
  40ae0c:	ldr	w8, [sp, #4]
  40ae10:	ldr	x9, [sp, #16]
  40ae14:	ldrb	w10, [x9, #52]
  40ae18:	and	w8, w8, #0x1
  40ae1c:	and	w10, w10, #0xfffffffe
  40ae20:	orr	w8, w10, w8
  40ae24:	strb	w8, [x9, #52]
  40ae28:	b	40ae54 <tigetstr@plt+0x88e4>
  40ae2c:	ldr	x8, [sp, #16]
  40ae30:	ldrb	w9, [x8, #52]
  40ae34:	and	w9, w9, #0xfffffffe
  40ae38:	orr	w9, w9, #0x1
  40ae3c:	strb	w9, [x8, #52]
  40ae40:	b	40ae54 <tigetstr@plt+0x88e4>
  40ae44:	ldr	x8, [sp, #16]
  40ae48:	ldrb	w9, [x8, #52]
  40ae4c:	and	w9, w9, #0xfffffffe
  40ae50:	strb	w9, [x8, #52]
  40ae54:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40ae58:	add	x8, x8, #0x588
  40ae5c:	ldr	w9, [x8]
  40ae60:	mov	w10, #0x4                   	// #4
  40ae64:	and	w9, w10, w9
  40ae68:	cbz	w9, 40ae74 <tigetstr@plt+0x8904>
  40ae6c:	ldr	x0, [sp, #16]
  40ae70:	bl	40b1e0 <tigetstr@plt+0x8c70>
  40ae74:	ldr	x8, [sp, #16]
  40ae78:	ldrb	w9, [x8, #52]
  40ae7c:	and	w9, w9, #0x1
  40ae80:	and	w0, w9, #0xff
  40ae84:	ldp	x29, x30, [sp, #48]
  40ae88:	add	sp, sp, #0x40
  40ae8c:	ret
  40ae90:	sub	sp, sp, #0x40
  40ae94:	stp	x29, x30, [sp, #48]
  40ae98:	add	x29, sp, #0x30
  40ae9c:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40aea0:	add	x8, x8, #0x588
  40aea4:	stur	x8, [x29, #-16]
  40aea8:	adrp	x0, 40e000 <tigetstr@plt+0xba90>
  40aeac:	add	x0, x0, #0x265
  40aeb0:	bl	4024e0 <getenv@plt>
  40aeb4:	stur	x0, [x29, #-8]
  40aeb8:	ldur	x8, [x29, #-16]
  40aebc:	ldr	w9, [x8]
  40aec0:	and	w9, w9, #0x2
  40aec4:	cbz	w9, 40aecc <tigetstr@plt+0x895c>
  40aec8:	b	40aef8 <tigetstr@plt+0x8988>
  40aecc:	ldur	x8, [x29, #-8]
  40aed0:	cbz	x8, 40aef0 <tigetstr@plt+0x8980>
  40aed4:	ldur	x1, [x29, #-8]
  40aed8:	adrp	x0, 40e000 <tigetstr@plt+0xba90>
  40aedc:	add	x0, x0, #0x248
  40aee0:	bl	40b9fc <tigetstr@plt+0x948c>
  40aee4:	ldur	x8, [x29, #-16]
  40aee8:	str	w0, [x8]
  40aeec:	b	40aef8 <tigetstr@plt+0x8988>
  40aef0:	ldur	x8, [x29, #-16]
  40aef4:	str	wzr, [x8]
  40aef8:	ldur	x8, [x29, #-16]
  40aefc:	ldr	w9, [x8]
  40af00:	cbz	w9, 40af7c <tigetstr@plt+0x8a0c>
  40af04:	bl	402070 <getuid@plt>
  40af08:	stur	w0, [x29, #-20]
  40af0c:	bl	402020 <geteuid@plt>
  40af10:	ldur	w8, [x29, #-20]
  40af14:	cmp	w8, w0
  40af18:	b.ne	40af34 <tigetstr@plt+0x89c4>  // b.any
  40af1c:	bl	4023b0 <getgid@plt>
  40af20:	str	w0, [sp, #24]
  40af24:	bl	401ff0 <getegid@plt>
  40af28:	ldr	w8, [sp, #24]
  40af2c:	cmp	w8, w0
  40af30:	b.eq	40af7c <tigetstr@plt+0x8a0c>  // b.none
  40af34:	ldur	x8, [x29, #-16]
  40af38:	ldr	w9, [x8]
  40af3c:	orr	w9, w9, #0x1000000
  40af40:	str	w9, [x8]
  40af44:	adrp	x10, 41e000 <tigetstr@plt+0x1ba90>
  40af48:	ldr	x10, [x10, #4048]
  40af4c:	ldr	x0, [x10]
  40af50:	str	x0, [sp, #16]
  40af54:	bl	402150 <getpid@plt>
  40af58:	ldr	x8, [sp, #16]
  40af5c:	str	w0, [sp, #12]
  40af60:	mov	x0, x8
  40af64:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40af68:	add	x1, x1, #0x27b
  40af6c:	ldr	w2, [sp, #12]
  40af70:	adrp	x3, 40e000 <tigetstr@plt+0xba90>
  40af74:	add	x3, x3, #0x2b4
  40af78:	bl	402510 <fprintf@plt>
  40af7c:	ldur	x8, [x29, #-16]
  40af80:	ldr	w9, [x8]
  40af84:	orr	w9, w9, #0x2
  40af88:	str	w9, [x8]
  40af8c:	ldp	x29, x30, [sp, #48]
  40af90:	add	sp, sp, #0x40
  40af94:	ret
  40af98:	sub	sp, sp, #0x40
  40af9c:	stp	x29, x30, [sp, #48]
  40afa0:	add	x29, sp, #0x30
  40afa4:	mov	w8, #0xffffffff            	// #-1
  40afa8:	mov	x9, xzr
  40afac:	mov	w1, #0x1                   	// #1
  40afb0:	sub	x2, x29, #0xc
  40afb4:	stur	w8, [x29, #-8]
  40afb8:	mov	x0, x9
  40afbc:	bl	401fd0 <setupterm@plt>
  40afc0:	cbnz	w0, 40afe0 <tigetstr@plt+0x8a70>
  40afc4:	ldur	w8, [x29, #-12]
  40afc8:	cmp	w8, #0x1
  40afcc:	b.ne	40afe0 <tigetstr@plt+0x8a70>  // b.any
  40afd0:	adrp	x0, 40e000 <tigetstr@plt+0xba90>
  40afd4:	add	x0, x0, #0x2b8
  40afd8:	bl	4024f0 <tigetnum@plt>
  40afdc:	stur	w0, [x29, #-8]
  40afe0:	ldur	w8, [x29, #-8]
  40afe4:	mov	w9, #0x1                   	// #1
  40afe8:	cmp	w9, w8
  40afec:	b.ge	40b068 <tigetstr@plt+0x8af8>  // b.tcont
  40aff0:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40aff4:	add	x8, x8, #0x588
  40aff8:	ldr	w9, [x8]
  40affc:	mov	w10, #0x4                   	// #4
  40b000:	and	w9, w10, w9
  40b004:	cbz	w9, 40b05c <tigetstr@plt+0x8aec>
  40b008:	adrp	x8, 41e000 <tigetstr@plt+0x1ba90>
  40b00c:	ldr	x8, [x8, #4048]
  40b010:	ldr	x0, [x8]
  40b014:	str	x0, [sp, #24]
  40b018:	bl	402150 <getpid@plt>
  40b01c:	ldr	x8, [sp, #24]
  40b020:	str	w0, [sp, #20]
  40b024:	mov	x0, x8
  40b028:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40b02c:	add	x1, x1, #0x2c3
  40b030:	ldr	w2, [sp, #20]
  40b034:	adrp	x3, 40e000 <tigetstr@plt+0xba90>
  40b038:	add	x3, x3, #0x2b4
  40b03c:	adrp	x4, 40e000 <tigetstr@plt+0xba90>
  40b040:	add	x4, x4, #0x2d1
  40b044:	bl	402510 <fprintf@plt>
  40b048:	ldur	w1, [x29, #-8]
  40b04c:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40b050:	add	x8, x8, #0x2d6
  40b054:	mov	x0, x8
  40b058:	bl	40bb74 <tigetstr@plt+0x9604>
  40b05c:	mov	w8, #0x1                   	// #1
  40b060:	stur	w8, [x29, #-4]
  40b064:	b	40b0d4 <tigetstr@plt+0x8b64>
  40b068:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40b06c:	add	x8, x8, #0x588
  40b070:	ldr	w9, [x8]
  40b074:	mov	w10, #0x4                   	// #4
  40b078:	and	w9, w10, w9
  40b07c:	cbz	w9, 40b0d0 <tigetstr@plt+0x8b60>
  40b080:	adrp	x8, 41e000 <tigetstr@plt+0x1ba90>
  40b084:	ldr	x8, [x8, #4048]
  40b088:	ldr	x0, [x8]
  40b08c:	str	x0, [sp, #8]
  40b090:	bl	402150 <getpid@plt>
  40b094:	ldr	x8, [sp, #8]
  40b098:	str	w0, [sp, #4]
  40b09c:	mov	x0, x8
  40b0a0:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40b0a4:	add	x1, x1, #0x2c3
  40b0a8:	ldr	w2, [sp, #4]
  40b0ac:	adrp	x3, 40e000 <tigetstr@plt+0xba90>
  40b0b0:	add	x3, x3, #0x2b4
  40b0b4:	adrp	x4, 40e000 <tigetstr@plt+0xba90>
  40b0b8:	add	x4, x4, #0x2d1
  40b0bc:	bl	402510 <fprintf@plt>
  40b0c0:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40b0c4:	add	x8, x8, #0x2fd
  40b0c8:	mov	x0, x8
  40b0cc:	bl	40bb74 <tigetstr@plt+0x9604>
  40b0d0:	stur	wzr, [x29, #-4]
  40b0d4:	ldur	w0, [x29, #-4]
  40b0d8:	ldp	x29, x30, [sp, #48]
  40b0dc:	add	sp, sp, #0x40
  40b0e0:	ret
  40b0e4:	stp	x29, x30, [sp, #-32]!
  40b0e8:	str	x28, [sp, #16]
  40b0ec:	mov	x29, sp
  40b0f0:	sub	sp, sp, #0x1, lsl #12
  40b0f4:	sub	sp, sp, #0x30
  40b0f8:	mov	w8, #0xfffffffe            	// #-2
  40b0fc:	adrp	x9, 40d000 <tigetstr@plt+0xaa90>
  40b100:	add	x9, x9, #0x6c2
  40b104:	mov	x1, #0x1000                	// #4096
  40b108:	add	x10, sp, #0x18
  40b10c:	stur	x0, [x29, #-8]
  40b110:	stur	w8, [x29, #-12]
  40b114:	mov	x0, x9
  40b118:	str	x1, [sp, #16]
  40b11c:	str	x10, [sp, #8]
  40b120:	bl	4024e0 <getenv@plt>
  40b124:	ldur	x9, [x29, #-8]
  40b128:	str	x0, [x9, #8]
  40b12c:	ldr	x0, [sp, #8]
  40b130:	ldr	x1, [sp, #16]
  40b134:	bl	40bc4c <tigetstr@plt+0x96dc>
  40b138:	stur	x0, [x29, #-24]
  40b13c:	ldur	x9, [x29, #-24]
  40b140:	cbz	x9, 40b154 <tigetstr@plt+0x8be4>
  40b144:	ldur	x0, [x29, #-8]
  40b148:	ldur	x1, [x29, #-24]
  40b14c:	bl	40bcf4 <tigetstr@plt+0x9784>
  40b150:	stur	w0, [x29, #-12]
  40b154:	ldur	w8, [x29, #-12]
  40b158:	mov	w9, #0xffffffff            	// #-1
  40b15c:	cmp	w8, w9
  40b160:	b.eq	40b184 <tigetstr@plt+0x8c14>  // b.none
  40b164:	ldur	w8, [x29, #-12]
  40b168:	mov	w9, #0xfffffff3            	// #-13
  40b16c:	cmp	w8, w9
  40b170:	b.eq	40b184 <tigetstr@plt+0x8c14>  // b.none
  40b174:	ldur	w8, [x29, #-12]
  40b178:	mov	w9, #0xfffffffe            	// #-2
  40b17c:	cmp	w8, w9
  40b180:	b.ne	40b198 <tigetstr@plt+0x8c28>  // b.any
  40b184:	ldur	x0, [x29, #-8]
  40b188:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40b18c:	add	x1, x1, #0x31f
  40b190:	bl	40bcf4 <tigetstr@plt+0x9784>
  40b194:	stur	w0, [x29, #-12]
  40b198:	ldur	x8, [x29, #-8]
  40b19c:	ldrb	w9, [x8, #52]
  40b1a0:	and	w9, w9, #0xfffffff7
  40b1a4:	orr	w9, w9, #0x8
  40b1a8:	strb	w9, [x8, #52]
  40b1ac:	ldur	w0, [x29, #-12]
  40b1b0:	add	sp, sp, #0x1, lsl #12
  40b1b4:	add	sp, sp, #0x30
  40b1b8:	ldr	x28, [sp, #16]
  40b1bc:	ldp	x29, x30, [sp], #32
  40b1c0:	ret
  40b1c4:	stp	x29, x30, [sp, #-16]!
  40b1c8:	mov	x29, sp
  40b1cc:	adrp	x0, 41f000 <tigetstr@plt+0x1ca90>
  40b1d0:	add	x0, x0, #0x540
  40b1d4:	bl	40c414 <tigetstr@plt+0x9ea4>
  40b1d8:	ldp	x29, x30, [sp], #16
  40b1dc:	ret
  40b1e0:	sub	sp, sp, #0x60
  40b1e4:	stp	x29, x30, [sp, #80]
  40b1e8:	add	x29, sp, #0x50
  40b1ec:	adrp	x8, 41e000 <tigetstr@plt+0x1ba90>
  40b1f0:	ldr	x8, [x8, #4056]
  40b1f4:	stur	x0, [x29, #-8]
  40b1f8:	ldur	x9, [x29, #-8]
  40b1fc:	stur	x8, [x29, #-24]
  40b200:	cbnz	x9, 40b208 <tigetstr@plt+0x8c98>
  40b204:	b	40b524 <tigetstr@plt+0x8fb4>
  40b208:	adrp	x0, 40e000 <tigetstr@plt+0xba90>
  40b20c:	add	x0, x0, #0x422
  40b210:	bl	4024b0 <printf@plt>
  40b214:	ldur	x8, [x29, #-8]
  40b218:	ldr	x1, [x8]
  40b21c:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40b220:	add	x8, x8, #0x42b
  40b224:	mov	x0, x8
  40b228:	bl	4024b0 <printf@plt>
  40b22c:	ldur	x8, [x29, #-8]
  40b230:	ldr	x1, [x8, #8]
  40b234:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40b238:	add	x8, x8, #0x43d
  40b23c:	mov	x0, x8
  40b240:	bl	4024b0 <printf@plt>
  40b244:	ldur	x8, [x29, #-8]
  40b248:	ldr	x1, [x8, #16]
  40b24c:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40b250:	add	x8, x8, #0x44f
  40b254:	mov	x0, x8
  40b258:	bl	4024b0 <printf@plt>
  40b25c:	ldur	x8, [x29, #-8]
  40b260:	ldr	w9, [x8, #48]
  40b264:	cmp	w9, #0x3
  40b268:	b.ne	40b27c <tigetstr@plt+0x8d0c>  // b.any
  40b26c:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40b270:	add	x8, x8, #0x470
  40b274:	stur	x8, [x29, #-32]
  40b278:	b	40b2ec <tigetstr@plt+0x8d7c>
  40b27c:	ldur	x8, [x29, #-8]
  40b280:	ldr	w9, [x8, #48]
  40b284:	cbnz	w9, 40b298 <tigetstr@plt+0x8d28>
  40b288:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  40b28c:	add	x8, x8, #0xd1e
  40b290:	str	x8, [sp, #40]
  40b294:	b	40b2e4 <tigetstr@plt+0x8d74>
  40b298:	ldur	x8, [x29, #-8]
  40b29c:	ldr	w9, [x8, #48]
  40b2a0:	cmp	w9, #0x1
  40b2a4:	b.ne	40b2b8 <tigetstr@plt+0x8d48>  // b.any
  40b2a8:	adrp	x8, 40d000 <tigetstr@plt+0xaa90>
  40b2ac:	add	x8, x8, #0xd2a
  40b2b0:	str	x8, [sp, #32]
  40b2b4:	b	40b2dc <tigetstr@plt+0x8d6c>
  40b2b8:	ldur	x8, [x29, #-8]
  40b2bc:	ldr	w9, [x8, #48]
  40b2c0:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40b2c4:	add	x8, x8, #0x3f3
  40b2c8:	adrp	x10, 40d000 <tigetstr@plt+0xaa90>
  40b2cc:	add	x10, x10, #0xd23
  40b2d0:	cmp	w9, #0x2
  40b2d4:	csel	x8, x10, x8, eq  // eq = none
  40b2d8:	str	x8, [sp, #32]
  40b2dc:	ldr	x8, [sp, #32]
  40b2e0:	str	x8, [sp, #40]
  40b2e4:	ldr	x8, [sp, #40]
  40b2e8:	stur	x8, [x29, #-32]
  40b2ec:	ldur	x8, [x29, #-32]
  40b2f0:	adrp	x0, 40e000 <tigetstr@plt+0xba90>
  40b2f4:	add	x0, x0, #0x464
  40b2f8:	mov	x1, x8
  40b2fc:	bl	4024b0 <printf@plt>
  40b300:	ldur	x8, [x29, #-8]
  40b304:	ldrb	w9, [x8, #52]
  40b308:	mov	w10, #0x1                   	// #1
  40b30c:	and	w9, w9, #0x1
  40b310:	and	w1, w9, #0xff
  40b314:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40b318:	add	x8, x8, #0x47a
  40b31c:	mov	x0, x8
  40b320:	str	w10, [sp, #28]
  40b324:	bl	4024b0 <printf@plt>
  40b328:	ldur	x8, [x29, #-8]
  40b32c:	ldrb	w9, [x8, #52]
  40b330:	ldr	w10, [sp, #28]
  40b334:	lsr	w9, w9, w10
  40b338:	and	w9, w9, w10
  40b33c:	and	w1, w9, #0xff
  40b340:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40b344:	add	x8, x8, #0x48c
  40b348:	mov	x0, x8
  40b34c:	bl	4024b0 <printf@plt>
  40b350:	ldur	x8, [x29, #-8]
  40b354:	ldrb	w9, [x8, #52]
  40b358:	mov	w10, #0x3                   	// #3
  40b35c:	lsr	w9, w9, w10
  40b360:	ldr	w10, [sp, #28]
  40b364:	and	w9, w9, w10
  40b368:	and	w1, w9, #0xff
  40b36c:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40b370:	add	x8, x8, #0x49c
  40b374:	mov	x0, x8
  40b378:	bl	4024b0 <printf@plt>
  40b37c:	ldur	x8, [x29, #-8]
  40b380:	ldrb	w9, [x8, #52]
  40b384:	mov	w10, #0x2                   	// #2
  40b388:	lsr	w9, w9, w10
  40b38c:	ldr	w10, [sp, #28]
  40b390:	and	w9, w9, w10
  40b394:	and	w1, w9, #0xff
  40b398:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40b39c:	add	x8, x8, #0x4ae
  40b3a0:	mov	x0, x8
  40b3a4:	bl	4024b0 <printf@plt>
  40b3a8:	ldur	x8, [x29, #-24]
  40b3ac:	ldr	x1, [x8]
  40b3b0:	mov	w9, #0xa                   	// #10
  40b3b4:	mov	w0, w9
  40b3b8:	bl	4020b0 <fputc@plt>
  40b3bc:	stur	xzr, [x29, #-16]
  40b3c0:	ldur	x8, [x29, #-16]
  40b3c4:	cmp	x8, #0x3
  40b3c8:	b.cs	40b45c <tigetstr@plt+0x8eec>  // b.hs, b.nlast
  40b3cc:	ldur	x8, [x29, #-16]
  40b3d0:	cbnz	x8, 40b3e4 <tigetstr@plt+0x8e74>
  40b3d4:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40b3d8:	add	x8, x8, #0x3e4
  40b3dc:	str	x8, [sp, #16]
  40b3e0:	b	40b428 <tigetstr@plt+0x8eb8>
  40b3e4:	ldur	x8, [x29, #-16]
  40b3e8:	cmp	x8, #0x1
  40b3ec:	b.ne	40b400 <tigetstr@plt+0x8e90>  // b.any
  40b3f0:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40b3f4:	add	x8, x8, #0x3ec
  40b3f8:	str	x8, [sp, #8]
  40b3fc:	b	40b420 <tigetstr@plt+0x8eb0>
  40b400:	ldur	x8, [x29, #-16]
  40b404:	adrp	x9, 40e000 <tigetstr@plt+0xba90>
  40b408:	add	x9, x9, #0x41b
  40b40c:	adrp	x10, 40e000 <tigetstr@plt+0xba90>
  40b410:	add	x10, x10, #0x3f3
  40b414:	cmp	x8, #0x2
  40b418:	csel	x8, x9, x10, eq  // eq = none
  40b41c:	str	x8, [sp, #8]
  40b420:	ldr	x8, [sp, #8]
  40b424:	str	x8, [sp, #16]
  40b428:	ldr	x8, [sp, #16]
  40b42c:	ldur	x9, [x29, #-8]
  40b430:	add	x9, x9, #0x38
  40b434:	ldur	x10, [x29, #-16]
  40b438:	ldr	w2, [x9, x10, lsl #2]
  40b43c:	adrp	x0, 40e000 <tigetstr@plt+0xba90>
  40b440:	add	x0, x0, #0x4c3
  40b444:	mov	x1, x8
  40b448:	bl	4024b0 <printf@plt>
  40b44c:	ldur	x8, [x29, #-16]
  40b450:	add	x8, x8, #0x1
  40b454:	stur	x8, [x29, #-16]
  40b458:	b	40b3c0 <tigetstr@plt+0x8e50>
  40b45c:	ldur	x8, [x29, #-24]
  40b460:	ldr	x1, [x8]
  40b464:	mov	w0, #0xa                   	// #10
  40b468:	bl	4020b0 <fputc@plt>
  40b46c:	stur	xzr, [x29, #-16]
  40b470:	ldur	x8, [x29, #-16]
  40b474:	ldur	x9, [x29, #-8]
  40b478:	ldr	x9, [x9, #32]
  40b47c:	cmp	x8, x9
  40b480:	b.cs	40b514 <tigetstr@plt+0x8fa4>  // b.hs, b.nlast
  40b484:	ldur	x1, [x29, #-16]
  40b488:	adrp	x0, 40e000 <tigetstr@plt+0xba90>
  40b48c:	add	x0, x0, #0x4d3
  40b490:	bl	4024b0 <printf@plt>
  40b494:	ldur	x8, [x29, #-8]
  40b498:	ldr	x8, [x8, #24]
  40b49c:	ldur	x9, [x29, #-16]
  40b4a0:	mov	x10, #0x10                  	// #16
  40b4a4:	mul	x9, x10, x9
  40b4a8:	add	x8, x8, x9
  40b4ac:	ldr	x8, [x8]
  40b4b0:	mov	x0, x8
  40b4b4:	mov	x8, xzr
  40b4b8:	mov	x1, x8
  40b4bc:	str	x10, [sp]
  40b4c0:	bl	40c59c <tigetstr@plt+0xa02c>
  40b4c4:	ldur	x8, [x29, #-8]
  40b4c8:	ldr	x8, [x8, #24]
  40b4cc:	ldur	x9, [x29, #-16]
  40b4d0:	ldr	x10, [sp]
  40b4d4:	mul	x9, x10, x9
  40b4d8:	add	x8, x8, x9
  40b4dc:	ldr	x0, [x8]
  40b4e0:	ldur	x8, [x29, #-24]
  40b4e4:	ldr	x1, [x8]
  40b4e8:	bl	401f90 <fputs@plt>
  40b4ec:	bl	40c5d4 <tigetstr@plt+0xa064>
  40b4f0:	ldur	x8, [x29, #-24]
  40b4f4:	ldr	x1, [x8]
  40b4f8:	mov	w11, #0xa                   	// #10
  40b4fc:	mov	w0, w11
  40b500:	bl	4020b0 <fputc@plt>
  40b504:	ldur	x8, [x29, #-16]
  40b508:	add	x8, x8, #0x1
  40b50c:	stur	x8, [x29, #-16]
  40b510:	b	40b470 <tigetstr@plt+0x8f00>
  40b514:	ldur	x8, [x29, #-24]
  40b518:	ldr	x1, [x8]
  40b51c:	mov	w0, #0xa                   	// #10
  40b520:	bl	4020b0 <fputc@plt>
  40b524:	ldp	x29, x30, [sp, #80]
  40b528:	add	sp, sp, #0x60
  40b52c:	ret
  40b530:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40b534:	add	x8, x8, #0x540
  40b538:	ldrb	w9, [x8, #52]
  40b53c:	and	w9, w9, #0xfffffffd
  40b540:	orr	w9, w9, #0x2
  40b544:	strb	w9, [x8, #52]
  40b548:	ret
  40b54c:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40b550:	add	x8, x8, #0x540
  40b554:	ldrb	w9, [x8, #52]
  40b558:	and	w9, w9, #0xfffffffd
  40b55c:	strb	w9, [x8, #52]
  40b560:	ret
  40b564:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40b568:	add	x8, x8, #0x540
  40b56c:	ldrb	w9, [x8, #52]
  40b570:	and	w9, w9, #0x1
  40b574:	and	w0, w9, #0xff
  40b578:	ret
  40b57c:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40b580:	add	x8, x8, #0x540
  40b584:	ldr	w0, [x8, #48]
  40b588:	ret
  40b58c:	sub	sp, sp, #0x30
  40b590:	stp	x29, x30, [sp, #32]
  40b594:	add	x29, sp, #0x20
  40b598:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40b59c:	add	x8, x8, #0x540
  40b5a0:	stur	x0, [x29, #-8]
  40b5a4:	str	x1, [sp, #16]
  40b5a8:	ldrb	w9, [x8, #52]
  40b5ac:	mov	w10, #0x1                   	// #1
  40b5b0:	lsr	w9, w9, w10
  40b5b4:	and	w9, w9, w10
  40b5b8:	and	w9, w9, #0xff
  40b5bc:	str	x8, [sp, #8]
  40b5c0:	cbnz	w9, 40b5ec <tigetstr@plt+0x907c>
  40b5c4:	ldr	x8, [sp, #8]
  40b5c8:	ldrb	w9, [x8, #52]
  40b5cc:	and	w9, w9, #0x1
  40b5d0:	and	w9, w9, #0xff
  40b5d4:	cbz	w9, 40b5ec <tigetstr@plt+0x907c>
  40b5d8:	ldur	x8, [x29, #-8]
  40b5dc:	cbz	x8, 40b5ec <tigetstr@plt+0x907c>
  40b5e0:	ldur	x0, [x29, #-8]
  40b5e4:	ldr	x1, [sp, #16]
  40b5e8:	bl	401f90 <fputs@plt>
  40b5ec:	ldp	x29, x30, [sp, #32]
  40b5f0:	add	sp, sp, #0x30
  40b5f4:	ret
  40b5f8:	sub	sp, sp, #0x40
  40b5fc:	stp	x29, x30, [sp, #48]
  40b600:	add	x29, sp, #0x30
  40b604:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40b608:	add	x8, x8, #0x540
  40b60c:	stur	x0, [x29, #-16]
  40b610:	str	x1, [sp, #24]
  40b614:	ldrb	w9, [x8, #52]
  40b618:	mov	w10, #0x1                   	// #1
  40b61c:	lsr	w9, w9, w10
  40b620:	and	w9, w9, w10
  40b624:	and	w9, w9, #0xff
  40b628:	str	x8, [sp, #8]
  40b62c:	cbnz	w9, 40b644 <tigetstr@plt+0x90d4>
  40b630:	ldr	x8, [sp, #8]
  40b634:	ldrb	w9, [x8, #52]
  40b638:	and	w9, w9, #0x1
  40b63c:	and	w9, w9, #0xff
  40b640:	cbnz	w9, 40b650 <tigetstr@plt+0x90e0>
  40b644:	mov	x8, xzr
  40b648:	stur	x8, [x29, #-8]
  40b64c:	b	40b698 <tigetstr@plt+0x9128>
  40b650:	ldur	x1, [x29, #-16]
  40b654:	adrp	x0, 41f000 <tigetstr@plt+0x1ca90>
  40b658:	add	x0, x0, #0x540
  40b65c:	bl	40b6a8 <tigetstr@plt+0x9138>
  40b660:	str	x0, [sp, #16]
  40b664:	ldr	x8, [sp, #16]
  40b668:	cbz	x8, 40b688 <tigetstr@plt+0x9118>
  40b66c:	ldr	x8, [sp, #16]
  40b670:	ldr	x8, [x8, #8]
  40b674:	cbz	x8, 40b688 <tigetstr@plt+0x9118>
  40b678:	ldr	x8, [sp, #16]
  40b67c:	ldr	x8, [x8, #8]
  40b680:	str	x8, [sp]
  40b684:	b	40b690 <tigetstr@plt+0x9120>
  40b688:	ldr	x8, [sp, #24]
  40b68c:	str	x8, [sp]
  40b690:	ldr	x8, [sp]
  40b694:	stur	x8, [x29, #-8]
  40b698:	ldur	x0, [x29, #-8]
  40b69c:	ldp	x29, x30, [sp, #48]
  40b6a0:	add	sp, sp, #0x40
  40b6a4:	ret
  40b6a8:	sub	sp, sp, #0x60
  40b6ac:	stp	x29, x30, [sp, #80]
  40b6b0:	add	x29, sp, #0x50
  40b6b4:	mov	x8, xzr
  40b6b8:	add	x9, sp, #0x28
  40b6bc:	stur	x0, [x29, #-16]
  40b6c0:	stur	x1, [x29, #-24]
  40b6c4:	ldur	x10, [x29, #-24]
  40b6c8:	str	x10, [sp, #40]
  40b6cc:	str	x8, [x9, #8]
  40b6d0:	ldur	x8, [x29, #-16]
  40b6d4:	cbz	x8, 40b6ec <tigetstr@plt+0x917c>
  40b6d8:	ldur	x8, [x29, #-24]
  40b6dc:	cbz	x8, 40b6ec <tigetstr@plt+0x917c>
  40b6e0:	ldur	x8, [x29, #-24]
  40b6e4:	ldrb	w9, [x8]
  40b6e8:	cbnz	w9, 40b6f8 <tigetstr@plt+0x9188>
  40b6ec:	mov	x8, xzr
  40b6f0:	stur	x8, [x29, #-8]
  40b6f4:	b	40b810 <tigetstr@plt+0x92a0>
  40b6f8:	ldur	x8, [x29, #-16]
  40b6fc:	ldrb	w9, [x8, #52]
  40b700:	mov	w10, #0x2                   	// #2
  40b704:	lsr	w9, w9, w10
  40b708:	and	w9, w9, #0x1
  40b70c:	and	w9, w9, #0xff
  40b710:	cbnz	w9, 40b734 <tigetstr@plt+0x91c4>
  40b714:	ldur	x0, [x29, #-16]
  40b718:	bl	40c5f4 <tigetstr@plt+0xa084>
  40b71c:	str	w0, [sp, #28]
  40b720:	ldr	w8, [sp, #28]
  40b724:	cbz	w8, 40b734 <tigetstr@plt+0x91c4>
  40b728:	mov	x8, xzr
  40b72c:	stur	x8, [x29, #-8]
  40b730:	b	40b810 <tigetstr@plt+0x92a0>
  40b734:	ldur	x8, [x29, #-16]
  40b738:	ldr	x8, [x8, #32]
  40b73c:	cbnz	x8, 40b74c <tigetstr@plt+0x91dc>
  40b740:	mov	x8, xzr
  40b744:	stur	x8, [x29, #-8]
  40b748:	b	40b810 <tigetstr@plt+0x92a0>
  40b74c:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40b750:	add	x8, x8, #0x588
  40b754:	ldr	w9, [x8]
  40b758:	mov	w10, #0x8                   	// #8
  40b75c:	and	w9, w10, w9
  40b760:	cbz	w9, 40b7b8 <tigetstr@plt+0x9248>
  40b764:	adrp	x8, 41e000 <tigetstr@plt+0x1ba90>
  40b768:	ldr	x8, [x8, #4048]
  40b76c:	ldr	x0, [x8]
  40b770:	str	x0, [sp, #16]
  40b774:	bl	402150 <getpid@plt>
  40b778:	ldr	x8, [sp, #16]
  40b77c:	str	w0, [sp, #12]
  40b780:	mov	x0, x8
  40b784:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40b788:	add	x1, x1, #0x2c3
  40b78c:	ldr	w2, [sp, #12]
  40b790:	adrp	x3, 40e000 <tigetstr@plt+0xba90>
  40b794:	add	x3, x3, #0x2b4
  40b798:	adrp	x4, 40e000 <tigetstr@plt+0xba90>
  40b79c:	add	x4, x4, #0x40f
  40b7a0:	bl	402510 <fprintf@plt>
  40b7a4:	ldur	x1, [x29, #-24]
  40b7a8:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40b7ac:	add	x8, x8, #0x4e3
  40b7b0:	mov	x0, x8
  40b7b4:	bl	40bb74 <tigetstr@plt+0x9604>
  40b7b8:	ldur	x8, [x29, #-16]
  40b7bc:	ldr	x1, [x8, #24]
  40b7c0:	ldur	x8, [x29, #-16]
  40b7c4:	ldr	x2, [x8, #32]
  40b7c8:	add	x0, sp, #0x28
  40b7cc:	mov	x3, #0x10                  	// #16
  40b7d0:	adrp	x4, 40c000 <tigetstr@plt+0x9a90>
  40b7d4:	add	x4, x4, #0x844
  40b7d8:	bl	402250 <bsearch@plt>
  40b7dc:	str	x0, [sp, #32]
  40b7e0:	ldr	x8, [sp, #32]
  40b7e4:	cbz	x8, 40b800 <tigetstr@plt+0x9290>
  40b7e8:	ldr	x8, [sp, #32]
  40b7ec:	ldr	x8, [x8, #8]
  40b7f0:	cbz	x8, 40b800 <tigetstr@plt+0x9290>
  40b7f4:	ldr	x8, [sp, #32]
  40b7f8:	str	x8, [sp]
  40b7fc:	b	40b808 <tigetstr@plt+0x9298>
  40b800:	mov	x8, xzr
  40b804:	str	x8, [sp]
  40b808:	ldr	x8, [sp]
  40b80c:	stur	x8, [x29, #-8]
  40b810:	ldur	x0, [x29, #-8]
  40b814:	ldp	x29, x30, [sp, #80]
  40b818:	add	sp, sp, #0x60
  40b81c:	ret
  40b820:	sub	sp, sp, #0x30
  40b824:	stp	x29, x30, [sp, #32]
  40b828:	add	x29, sp, #0x20
  40b82c:	stur	x0, [x29, #-8]
  40b830:	str	x1, [sp, #16]
  40b834:	str	x2, [sp, #8]
  40b838:	ldur	x0, [x29, #-8]
  40b83c:	ldr	x1, [sp, #16]
  40b840:	bl	40b5f8 <tigetstr@plt+0x9088>
  40b844:	str	x0, [sp]
  40b848:	ldr	x8, [sp]
  40b84c:	cbnz	x8, 40b854 <tigetstr@plt+0x92e4>
  40b850:	b	40b860 <tigetstr@plt+0x92f0>
  40b854:	ldr	x0, [sp]
  40b858:	ldr	x1, [sp, #8]
  40b85c:	bl	40b58c <tigetstr@plt+0x901c>
  40b860:	ldp	x29, x30, [sp, #32]
  40b864:	add	sp, sp, #0x30
  40b868:	ret
  40b86c:	sub	sp, sp, #0x20
  40b870:	stp	x29, x30, [sp, #16]
  40b874:	add	x29, sp, #0x10
  40b878:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40b87c:	add	x8, x8, #0x540
  40b880:	str	x0, [sp, #8]
  40b884:	ldrb	w9, [x8, #52]
  40b888:	mov	w10, #0x1                   	// #1
  40b88c:	lsr	w9, w9, w10
  40b890:	and	w9, w9, w10
  40b894:	and	w9, w9, #0xff
  40b898:	str	x8, [sp]
  40b89c:	cbnz	w9, 40b8c4 <tigetstr@plt+0x9354>
  40b8a0:	ldr	x8, [sp]
  40b8a4:	ldrb	w9, [x8, #52]
  40b8a8:	and	w9, w9, #0x1
  40b8ac:	and	w9, w9, #0xff
  40b8b0:	cbz	w9, 40b8c4 <tigetstr@plt+0x9354>
  40b8b4:	ldr	x1, [sp, #8]
  40b8b8:	adrp	x0, 40e000 <tigetstr@plt+0xba90>
  40b8bc:	add	x0, x0, #0x260
  40b8c0:	bl	401f90 <fputs@plt>
  40b8c4:	ldp	x29, x30, [sp, #16]
  40b8c8:	add	sp, sp, #0x20
  40b8cc:	ret
  40b8d0:	sub	sp, sp, #0x30
  40b8d4:	stp	x29, x30, [sp, #32]
  40b8d8:	add	x29, sp, #0x20
  40b8dc:	str	x0, [sp, #16]
  40b8e0:	ldr	x8, [sp, #16]
  40b8e4:	cbz	x8, 40b8f4 <tigetstr@plt+0x9384>
  40b8e8:	ldr	x8, [sp, #16]
  40b8ec:	ldrb	w9, [x8]
  40b8f0:	cbnz	w9, 40b900 <tigetstr@plt+0x9390>
  40b8f4:	mov	w8, #0xffffffea            	// #-22
  40b8f8:	stur	w8, [x29, #-4]
  40b8fc:	b	40b95c <tigetstr@plt+0x93ec>
  40b900:	str	xzr, [sp, #8]
  40b904:	ldr	x8, [sp, #8]
  40b908:	cmp	x8, #0x4
  40b90c:	b.cs	40b954 <tigetstr@plt+0x93e4>  // b.hs, b.nlast
  40b910:	ldr	x0, [sp, #16]
  40b914:	ldr	x8, [sp, #8]
  40b918:	mov	x9, #0x8                   	// #8
  40b91c:	mul	x8, x9, x8
  40b920:	adrp	x9, 41f000 <tigetstr@plt+0x1ca90>
  40b924:	add	x9, x9, #0x468
  40b928:	add	x8, x9, x8
  40b92c:	ldr	x1, [x8]
  40b930:	bl	402260 <strcasecmp@plt>
  40b934:	cbnz	w0, 40b944 <tigetstr@plt+0x93d4>
  40b938:	ldr	x8, [sp, #8]
  40b93c:	stur	w8, [x29, #-4]
  40b940:	b	40b95c <tigetstr@plt+0x93ec>
  40b944:	ldr	x8, [sp, #8]
  40b948:	add	x8, x8, #0x1
  40b94c:	str	x8, [sp, #8]
  40b950:	b	40b904 <tigetstr@plt+0x9394>
  40b954:	mov	w8, #0xffffffea            	// #-22
  40b958:	stur	w8, [x29, #-4]
  40b95c:	ldur	w0, [x29, #-4]
  40b960:	ldp	x29, x30, [sp, #32]
  40b964:	add	sp, sp, #0x30
  40b968:	ret
  40b96c:	sub	sp, sp, #0x40
  40b970:	stp	x29, x30, [sp, #48]
  40b974:	add	x29, sp, #0x30
  40b978:	stur	x0, [x29, #-8]
  40b97c:	stur	x1, [x29, #-16]
  40b980:	ldur	x8, [x29, #-8]
  40b984:	cbz	x8, 40b9a8 <tigetstr@plt+0x9438>
  40b988:	ldur	x8, [x29, #-8]
  40b98c:	ldrsb	w9, [x8]
  40b990:	cmp	w9, #0x3d
  40b994:	b.ne	40b9a8 <tigetstr@plt+0x9438>  // b.any
  40b998:	ldur	x8, [x29, #-8]
  40b99c:	add	x8, x8, #0x1
  40b9a0:	str	x8, [sp, #8]
  40b9a4:	b	40b9b0 <tigetstr@plt+0x9440>
  40b9a8:	ldur	x8, [x29, #-8]
  40b9ac:	str	x8, [sp, #8]
  40b9b0:	ldr	x8, [sp, #8]
  40b9b4:	str	x8, [sp, #24]
  40b9b8:	ldr	x0, [sp, #24]
  40b9bc:	bl	40b8d0 <tigetstr@plt+0x9360>
  40b9c0:	str	w0, [sp, #20]
  40b9c4:	ldr	w9, [sp, #20]
  40b9c8:	cmp	w9, #0x0
  40b9cc:	cset	w9, ge  // ge = tcont
  40b9d0:	tbnz	w9, #0, 40b9ec <tigetstr@plt+0x947c>
  40b9d4:	ldur	x2, [x29, #-16]
  40b9d8:	ldr	x3, [sp, #24]
  40b9dc:	mov	w0, #0x1                   	// #1
  40b9e0:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  40b9e4:	add	x1, x1, #0xdf4
  40b9e8:	bl	402470 <errx@plt>
  40b9ec:	ldr	w0, [sp, #20]
  40b9f0:	ldp	x29, x30, [sp, #48]
  40b9f4:	add	sp, sp, #0x40
  40b9f8:	ret
  40b9fc:	sub	sp, sp, #0x60
  40ba00:	stp	x29, x30, [sp, #80]
  40ba04:	add	x29, sp, #0x50
  40ba08:	mov	w8, wzr
  40ba0c:	add	x9, sp, #0x28
  40ba10:	stur	x0, [x29, #-16]
  40ba14:	stur	x1, [x29, #-24]
  40ba18:	ldur	x0, [x29, #-24]
  40ba1c:	mov	x1, x9
  40ba20:	mov	w2, w8
  40ba24:	bl	401f70 <strtoul@plt>
  40ba28:	stur	w0, [x29, #-28]
  40ba2c:	ldr	x9, [sp, #40]
  40ba30:	cbz	x9, 40bb38 <tigetstr@plt+0x95c8>
  40ba34:	ldr	x8, [sp, #40]
  40ba38:	ldrsb	w9, [x8]
  40ba3c:	cbz	w9, 40bb38 <tigetstr@plt+0x95c8>
  40ba40:	ldur	x8, [x29, #-16]
  40ba44:	cbz	x8, 40bb38 <tigetstr@plt+0x95c8>
  40ba48:	ldur	x8, [x29, #-16]
  40ba4c:	ldr	x8, [x8]
  40ba50:	cbz	x8, 40bb38 <tigetstr@plt+0x95c8>
  40ba54:	stur	wzr, [x29, #-28]
  40ba58:	ldur	x0, [x29, #-24]
  40ba5c:	bl	402290 <strdup@plt>
  40ba60:	str	x0, [sp, #32]
  40ba64:	str	x0, [sp, #24]
  40ba68:	ldr	x8, [sp, #24]
  40ba6c:	cbnz	x8, 40ba7c <tigetstr@plt+0x950c>
  40ba70:	ldur	w8, [x29, #-28]
  40ba74:	stur	w8, [x29, #-4]
  40ba78:	b	40bb64 <tigetstr@plt+0x95f4>
  40ba7c:	ldr	x0, [sp, #24]
  40ba80:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40ba84:	add	x1, x1, #0x623
  40ba88:	add	x2, sp, #0x28
  40ba8c:	bl	402170 <strtok_r@plt>
  40ba90:	str	x0, [sp, #16]
  40ba94:	cbz	x0, 40bb2c <tigetstr@plt+0x95bc>
  40ba98:	ldr	x8, [sp, #40]
  40ba9c:	str	x8, [sp, #24]
  40baa0:	ldur	x8, [x29, #-16]
  40baa4:	str	x8, [sp, #8]
  40baa8:	ldr	x8, [sp, #8]
  40baac:	mov	w9, #0x0                   	// #0
  40bab0:	str	w9, [sp, #4]
  40bab4:	cbz	x8, 40bacc <tigetstr@plt+0x955c>
  40bab8:	ldr	x8, [sp, #8]
  40babc:	ldr	x8, [x8]
  40bac0:	cmp	x8, #0x0
  40bac4:	cset	w9, ne  // ne = any
  40bac8:	str	w9, [sp, #4]
  40bacc:	ldr	w8, [sp, #4]
  40bad0:	tbnz	w8, #0, 40bad8 <tigetstr@plt+0x9568>
  40bad4:	b	40bb14 <tigetstr@plt+0x95a4>
  40bad8:	ldr	x0, [sp, #16]
  40badc:	ldr	x8, [sp, #8]
  40bae0:	ldr	x1, [x8]
  40bae4:	bl	402350 <strcmp@plt>
  40bae8:	cbnz	w0, 40bb04 <tigetstr@plt+0x9594>
  40baec:	ldr	x8, [sp, #8]
  40baf0:	ldr	w9, [x8, #8]
  40baf4:	ldur	w10, [x29, #-28]
  40baf8:	orr	w9, w10, w9
  40bafc:	stur	w9, [x29, #-28]
  40bb00:	b	40bb14 <tigetstr@plt+0x95a4>
  40bb04:	ldr	x8, [sp, #8]
  40bb08:	add	x8, x8, #0x18
  40bb0c:	str	x8, [sp, #8]
  40bb10:	b	40baa8 <tigetstr@plt+0x9538>
  40bb14:	ldur	w8, [x29, #-28]
  40bb18:	mov	w9, #0xffff                	// #65535
  40bb1c:	cmp	w8, w9
  40bb20:	b.ne	40bb28 <tigetstr@plt+0x95b8>  // b.any
  40bb24:	b	40bb2c <tigetstr@plt+0x95bc>
  40bb28:	b	40ba7c <tigetstr@plt+0x950c>
  40bb2c:	ldr	x0, [sp, #32]
  40bb30:	bl	402390 <free@plt>
  40bb34:	b	40bb5c <tigetstr@plt+0x95ec>
  40bb38:	ldr	x8, [sp, #40]
  40bb3c:	cbz	x8, 40bb5c <tigetstr@plt+0x95ec>
  40bb40:	ldr	x0, [sp, #40]
  40bb44:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40bb48:	add	x1, x1, #0x2bf
  40bb4c:	bl	402350 <strcmp@plt>
  40bb50:	cbnz	w0, 40bb5c <tigetstr@plt+0x95ec>
  40bb54:	mov	w8, #0xffff                	// #65535
  40bb58:	stur	w8, [x29, #-28]
  40bb5c:	ldur	w8, [x29, #-28]
  40bb60:	stur	w8, [x29, #-4]
  40bb64:	ldur	w0, [x29, #-4]
  40bb68:	ldp	x29, x30, [sp, #80]
  40bb6c:	add	sp, sp, #0x60
  40bb70:	ret
  40bb74:	sub	sp, sp, #0x140
  40bb78:	stp	x29, x30, [sp, #288]
  40bb7c:	str	x28, [sp, #304]
  40bb80:	add	x29, sp, #0x120
  40bb84:	sub	x8, x29, #0x28
  40bb88:	str	q7, [sp, #128]
  40bb8c:	str	q6, [sp, #112]
  40bb90:	str	q5, [sp, #96]
  40bb94:	str	q4, [sp, #80]
  40bb98:	str	q3, [sp, #64]
  40bb9c:	str	q2, [sp, #48]
  40bba0:	str	q1, [sp, #32]
  40bba4:	str	q0, [sp, #16]
  40bba8:	stur	x7, [x29, #-88]
  40bbac:	stur	x6, [x29, #-96]
  40bbb0:	stur	x5, [x29, #-104]
  40bbb4:	stur	x4, [x29, #-112]
  40bbb8:	stur	x3, [x29, #-120]
  40bbbc:	stur	x2, [x29, #-128]
  40bbc0:	stur	x1, [x29, #-136]
  40bbc4:	stur	x0, [x29, #-8]
  40bbc8:	mov	w9, #0xffffff80            	// #-128
  40bbcc:	stur	w9, [x29, #-12]
  40bbd0:	mov	w9, #0xffffffc8            	// #-56
  40bbd4:	stur	w9, [x29, #-16]
  40bbd8:	add	x10, sp, #0x10
  40bbdc:	add	x10, x10, #0x80
  40bbe0:	stur	x10, [x29, #-24]
  40bbe4:	sub	x10, x29, #0x88
  40bbe8:	add	x10, x10, #0x38
  40bbec:	stur	x10, [x29, #-32]
  40bbf0:	add	x10, x29, #0x20
  40bbf4:	stur	x10, [x29, #-40]
  40bbf8:	adrp	x10, 41e000 <tigetstr@plt+0x1ba90>
  40bbfc:	ldr	x10, [x10, #4048]
  40bc00:	ldr	x0, [x10]
  40bc04:	ldur	x1, [x29, #-8]
  40bc08:	ldr	q0, [x8]
  40bc0c:	ldr	q1, [x8, #16]
  40bc10:	stur	q1, [x29, #-64]
  40bc14:	stur	q0, [x29, #-80]
  40bc18:	sub	x2, x29, #0x50
  40bc1c:	str	x10, [sp, #8]
  40bc20:	bl	4024a0 <vfprintf@plt>
  40bc24:	ldr	x8, [sp, #8]
  40bc28:	ldr	x1, [x8]
  40bc2c:	mov	w9, #0xa                   	// #10
  40bc30:	str	w0, [sp, #4]
  40bc34:	mov	w0, w9
  40bc38:	bl	4020b0 <fputc@plt>
  40bc3c:	ldr	x28, [sp, #304]
  40bc40:	ldp	x29, x30, [sp, #288]
  40bc44:	add	sp, sp, #0x140
  40bc48:	ret
  40bc4c:	sub	sp, sp, #0x30
  40bc50:	stp	x29, x30, [sp, #32]
  40bc54:	add	x29, sp, #0x20
  40bc58:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40bc5c:	add	x8, x8, #0x336
  40bc60:	str	x0, [sp, #16]
  40bc64:	str	x1, [sp, #8]
  40bc68:	mov	x0, x8
  40bc6c:	bl	4024e0 <getenv@plt>
  40bc70:	str	x0, [sp]
  40bc74:	ldr	x8, [sp]
  40bc78:	cbz	x8, 40bca0 <tigetstr@plt+0x9730>
  40bc7c:	ldr	x0, [sp, #16]
  40bc80:	ldr	x1, [sp, #8]
  40bc84:	ldr	x3, [sp]
  40bc88:	adrp	x2, 40e000 <tigetstr@plt+0xba90>
  40bc8c:	add	x2, x2, #0x346
  40bc90:	bl	4020f0 <snprintf@plt>
  40bc94:	ldr	x8, [sp, #16]
  40bc98:	stur	x8, [x29, #-8]
  40bc9c:	b	40bce4 <tigetstr@plt+0x9774>
  40bca0:	adrp	x0, 40e000 <tigetstr@plt+0xba90>
  40bca4:	add	x0, x0, #0x341
  40bca8:	bl	4024e0 <getenv@plt>
  40bcac:	str	x0, [sp]
  40bcb0:	ldr	x8, [sp]
  40bcb4:	cbz	x8, 40bcdc <tigetstr@plt+0x976c>
  40bcb8:	ldr	x0, [sp, #16]
  40bcbc:	ldr	x1, [sp, #8]
  40bcc0:	ldr	x3, [sp]
  40bcc4:	adrp	x2, 40e000 <tigetstr@plt+0xba90>
  40bcc8:	add	x2, x2, #0x35b
  40bccc:	bl	4020f0 <snprintf@plt>
  40bcd0:	ldr	x8, [sp, #16]
  40bcd4:	stur	x8, [x29, #-8]
  40bcd8:	b	40bce4 <tigetstr@plt+0x9774>
  40bcdc:	mov	x8, xzr
  40bce0:	stur	x8, [x29, #-8]
  40bce4:	ldur	x0, [x29, #-8]
  40bce8:	ldp	x29, x30, [sp, #32]
  40bcec:	add	sp, sp, #0x30
  40bcf0:	ret
  40bcf4:	stp	x29, x30, [sp, #-32]!
  40bcf8:	str	x28, [sp, #16]
  40bcfc:	mov	x29, sp
  40bd00:	sub	sp, sp, #0x1, lsl #12
  40bd04:	sub	sp, sp, #0xe0
  40bd08:	mov	w8, wzr
  40bd0c:	mov	x2, #0x1000                	// #4096
  40bd10:	adrp	x9, 41f000 <tigetstr@plt+0x1ca90>
  40bd14:	add	x9, x9, #0x588
  40bd18:	adrp	x10, 41e000 <tigetstr@plt+0x1ba90>
  40bd1c:	ldr	x10, [x10, #4048]
  40bd20:	adrp	x11, 40e000 <tigetstr@plt+0xba90>
  40bd24:	add	x11, x11, #0x2c3
  40bd28:	adrp	x12, 40e000 <tigetstr@plt+0xba90>
  40bd2c:	add	x12, x12, #0x2b4
  40bd30:	adrp	x13, 40e000 <tigetstr@plt+0xba90>
  40bd34:	add	x13, x13, #0x2d1
  40bd38:	add	x14, sp, #0xb0
  40bd3c:	stur	x0, [x29, #-16]
  40bd40:	stur	x1, [x29, #-24]
  40bd44:	stur	wzr, [x29, #-36]
  40bd48:	mov	x0, x14
  40bd4c:	mov	w1, w8
  40bd50:	str	x9, [sp, #112]
  40bd54:	str	x10, [sp, #104]
  40bd58:	str	x11, [sp, #96]
  40bd5c:	str	x12, [sp, #88]
  40bd60:	str	x13, [sp, #80]
  40bd64:	bl	402210 <memset@plt>
  40bd68:	ldur	x9, [x29, #-24]
  40bd6c:	cbz	x9, 40bd94 <tigetstr@plt+0x9824>
  40bd70:	ldur	x8, [x29, #-16]
  40bd74:	cbz	x8, 40bd94 <tigetstr@plt+0x9824>
  40bd78:	ldur	x8, [x29, #-16]
  40bd7c:	ldr	x8, [x8]
  40bd80:	cbz	x8, 40bd94 <tigetstr@plt+0x9824>
  40bd84:	ldur	x8, [x29, #-16]
  40bd88:	ldr	x8, [x8]
  40bd8c:	ldrb	w9, [x8]
  40bd90:	cbnz	w9, 40bda0 <tigetstr@plt+0x9830>
  40bd94:	mov	w8, #0xffffffea            	// #-22
  40bd98:	stur	w8, [x29, #-4]
  40bd9c:	b	40c188 <tigetstr@plt+0x9c18>
  40bda0:	ldr	x8, [sp, #112]
  40bda4:	ldr	w9, [x8]
  40bda8:	mov	w10, #0x4                   	// #4
  40bdac:	and	w9, w10, w9
  40bdb0:	cbz	w9, 40bdf8 <tigetstr@plt+0x9888>
  40bdb4:	ldr	x8, [sp, #104]
  40bdb8:	ldr	x0, [x8]
  40bdbc:	str	x0, [sp, #72]
  40bdc0:	bl	402150 <getpid@plt>
  40bdc4:	ldr	x8, [sp, #72]
  40bdc8:	str	w0, [sp, #68]
  40bdcc:	mov	x0, x8
  40bdd0:	ldr	x1, [sp, #96]
  40bdd4:	ldr	w2, [sp, #68]
  40bdd8:	ldr	x3, [sp, #88]
  40bddc:	ldr	x4, [sp, #80]
  40bde0:	bl	402510 <fprintf@plt>
  40bde4:	ldur	x1, [x29, #-24]
  40bde8:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40bdec:	add	x8, x8, #0x378
  40bdf0:	mov	x0, x8
  40bdf4:	bl	40bb74 <tigetstr@plt+0x9604>
  40bdf8:	ldur	x0, [x29, #-24]
  40bdfc:	bl	402080 <opendir@plt>
  40be00:	stur	x0, [x29, #-32]
  40be04:	ldur	x8, [x29, #-32]
  40be08:	cbnz	x8, 40be24 <tigetstr@plt+0x98b4>
  40be0c:	bl	4024d0 <__errno_location@plt>
  40be10:	ldr	w8, [x0]
  40be14:	mov	w9, wzr
  40be18:	subs	w8, w9, w8
  40be1c:	stur	w8, [x29, #-4]
  40be20:	b	40c188 <tigetstr@plt+0x9c18>
  40be24:	ldur	x8, [x29, #-16]
  40be28:	ldr	x0, [x8]
  40be2c:	bl	401f80 <strlen@plt>
  40be30:	str	x0, [sp, #168]
  40be34:	ldur	x8, [x29, #-16]
  40be38:	ldr	x8, [x8, #8]
  40be3c:	cbz	x8, 40be54 <tigetstr@plt+0x98e4>
  40be40:	ldur	x8, [x29, #-16]
  40be44:	ldr	x0, [x8, #8]
  40be48:	bl	401f80 <strlen@plt>
  40be4c:	str	x0, [sp, #56]
  40be50:	b	40be5c <tigetstr@plt+0x98ec>
  40be54:	mov	x8, xzr
  40be58:	str	x8, [sp, #56]
  40be5c:	ldr	x8, [sp, #56]
  40be60:	str	x8, [sp, #160]
  40be64:	ldur	x0, [x29, #-32]
  40be68:	bl	402270 <readdir@plt>
  40be6c:	stur	x0, [x29, #-48]
  40be70:	cbz	x0, 40c134 <tigetstr@plt+0x9bc4>
  40be74:	mov	w8, #0x1                   	// #1
  40be78:	str	w8, [sp, #152]
  40be7c:	mov	x9, xzr
  40be80:	str	x9, [sp, #144]
  40be84:	str	x9, [sp, #136]
  40be88:	str	xzr, [sp, #128]
  40be8c:	str	xzr, [sp, #120]
  40be90:	ldur	x9, [x29, #-48]
  40be94:	ldrsb	w8, [x9, #19]
  40be98:	cmp	w8, #0x2e
  40be9c:	b.ne	40bea4 <tigetstr@plt+0x9934>  // b.any
  40bea0:	b	40be64 <tigetstr@plt+0x98f4>
  40bea4:	ldur	x8, [x29, #-48]
  40bea8:	ldrb	w9, [x8, #18]
  40beac:	cbz	w9, 40bed4 <tigetstr@plt+0x9964>
  40beb0:	ldur	x8, [x29, #-48]
  40beb4:	ldrb	w9, [x8, #18]
  40beb8:	cmp	w9, #0xa
  40bebc:	b.eq	40bed4 <tigetstr@plt+0x9964>  // b.none
  40bec0:	ldur	x8, [x29, #-48]
  40bec4:	ldrb	w9, [x8, #18]
  40bec8:	cmp	w9, #0x8
  40becc:	b.eq	40bed4 <tigetstr@plt+0x9964>  // b.none
  40bed0:	b	40be64 <tigetstr@plt+0x98f4>
  40bed4:	ldur	x8, [x29, #-48]
  40bed8:	add	x0, x8, #0x13
  40bedc:	add	x1, sp, #0x90
  40bee0:	add	x2, sp, #0x80
  40bee4:	add	x3, sp, #0x88
  40bee8:	add	x4, sp, #0x78
  40beec:	add	x5, sp, #0x9c
  40bef0:	bl	40c1a0 <tigetstr@plt+0x9c30>
  40bef4:	cbz	w0, 40befc <tigetstr@plt+0x998c>
  40bef8:	b	40be64 <tigetstr@plt+0x98f4>
  40befc:	ldr	x8, [sp, #144]
  40bf00:	cbz	x8, 40bf10 <tigetstr@plt+0x99a0>
  40bf04:	ldr	w8, [sp, #152]
  40bf08:	add	w8, w8, #0x14
  40bf0c:	str	w8, [sp, #152]
  40bf10:	ldr	x8, [sp, #136]
  40bf14:	cbz	x8, 40bf24 <tigetstr@plt+0x99b4>
  40bf18:	ldr	w8, [sp, #152]
  40bf1c:	add	w8, w8, #0xa
  40bf20:	str	w8, [sp, #152]
  40bf24:	ldr	x8, [sp, #112]
  40bf28:	ldr	w9, [x8]
  40bf2c:	mov	w10, #0x4                   	// #4
  40bf30:	and	w9, w10, w9
  40bf34:	cbz	w9, 40bfa4 <tigetstr@plt+0x9a34>
  40bf38:	ldr	x8, [sp, #104]
  40bf3c:	ldr	x0, [x8]
  40bf40:	str	x0, [sp, #48]
  40bf44:	bl	402150 <getpid@plt>
  40bf48:	ldr	x8, [sp, #48]
  40bf4c:	str	w0, [sp, #44]
  40bf50:	mov	x0, x8
  40bf54:	ldr	x1, [sp, #96]
  40bf58:	ldr	w2, [sp, #44]
  40bf5c:	ldr	x3, [sp, #88]
  40bf60:	ldr	x4, [sp, #80]
  40bf64:	bl	402510 <fprintf@plt>
  40bf68:	ldur	x8, [x29, #-48]
  40bf6c:	add	x1, x8, #0x13
  40bf70:	ldr	w2, [sp, #152]
  40bf74:	ldur	x8, [x29, #-16]
  40bf78:	add	x8, x8, #0x38
  40bf7c:	ldrsw	x9, [sp, #156]
  40bf80:	ldr	w3, [x8, x9, lsl #2]
  40bf84:	ldr	x4, [sp, #128]
  40bf88:	ldr	x5, [sp, #144]
  40bf8c:	ldr	x6, [sp, #120]
  40bf90:	ldr	x7, [sp, #136]
  40bf94:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40bf98:	add	x8, x8, #0x38a
  40bf9c:	mov	x0, x8
  40bfa0:	bl	40bb74 <tigetstr@plt+0x9604>
  40bfa4:	ldr	w8, [sp, #152]
  40bfa8:	ldur	x9, [x29, #-16]
  40bfac:	add	x9, x9, #0x38
  40bfb0:	ldrsw	x10, [sp, #156]
  40bfb4:	ldr	w11, [x9, x10, lsl #2]
  40bfb8:	cmp	w8, w11
  40bfbc:	b.ge	40bfc4 <tigetstr@plt+0x9a54>  // b.tcont
  40bfc0:	b	40be64 <tigetstr@plt+0x98f4>
  40bfc4:	ldr	x8, [sp, #128]
  40bfc8:	cbz	x8, 40bff8 <tigetstr@plt+0x9a88>
  40bfcc:	ldr	x8, [sp, #128]
  40bfd0:	ldr	x9, [sp, #168]
  40bfd4:	cmp	x8, x9
  40bfd8:	b.ne	40bff4 <tigetstr@plt+0x9a84>  // b.any
  40bfdc:	ldr	x0, [sp, #144]
  40bfe0:	ldur	x8, [x29, #-16]
  40bfe4:	ldr	x1, [x8]
  40bfe8:	ldr	x2, [sp, #168]
  40bfec:	bl	4021c0 <strncmp@plt>
  40bff0:	cbz	w0, 40bff8 <tigetstr@plt+0x9a88>
  40bff4:	b	40be64 <tigetstr@plt+0x98f4>
  40bff8:	ldr	x8, [sp, #120]
  40bffc:	cbz	x8, 40c034 <tigetstr@plt+0x9ac4>
  40c000:	ldr	x8, [sp, #160]
  40c004:	cbz	x8, 40c030 <tigetstr@plt+0x9ac0>
  40c008:	ldr	x8, [sp, #120]
  40c00c:	ldr	x9, [sp, #160]
  40c010:	cmp	x8, x9
  40c014:	b.ne	40c030 <tigetstr@plt+0x9ac0>  // b.any
  40c018:	ldr	x0, [sp, #136]
  40c01c:	ldur	x8, [x29, #-16]
  40c020:	ldr	x1, [x8, #8]
  40c024:	ldr	x2, [sp, #160]
  40c028:	bl	4021c0 <strncmp@plt>
  40c02c:	cbz	w0, 40c034 <tigetstr@plt+0x9ac4>
  40c030:	b	40be64 <tigetstr@plt+0x98f4>
  40c034:	ldr	x8, [sp, #112]
  40c038:	ldr	w9, [x8]
  40c03c:	mov	w10, #0x4                   	// #4
  40c040:	and	w9, w10, w9
  40c044:	cbz	w9, 40c0fc <tigetstr@plt+0x9b8c>
  40c048:	ldr	x8, [sp, #104]
  40c04c:	ldr	x0, [x8]
  40c050:	str	x0, [sp, #32]
  40c054:	bl	402150 <getpid@plt>
  40c058:	ldr	x8, [sp, #32]
  40c05c:	str	w0, [sp, #28]
  40c060:	mov	x0, x8
  40c064:	ldr	x1, [sp, #96]
  40c068:	ldr	w2, [sp, #28]
  40c06c:	ldr	x3, [sp, #88]
  40c070:	ldr	x4, [sp, #80]
  40c074:	bl	402510 <fprintf@plt>
  40c078:	ldr	w9, [sp, #156]
  40c07c:	cmp	w9, #0x2
  40c080:	b.ne	40c094 <tigetstr@plt+0x9b24>  // b.any
  40c084:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40c088:	add	x8, x8, #0x41b
  40c08c:	str	x8, [sp, #16]
  40c090:	b	40c0d4 <tigetstr@plt+0x9b64>
  40c094:	ldr	w8, [sp, #156]
  40c098:	cbnz	w8, 40c0ac <tigetstr@plt+0x9b3c>
  40c09c:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40c0a0:	add	x8, x8, #0x3e4
  40c0a4:	str	x8, [sp, #8]
  40c0a8:	b	40c0cc <tigetstr@plt+0x9b5c>
  40c0ac:	ldr	w8, [sp, #156]
  40c0b0:	adrp	x9, 40e000 <tigetstr@plt+0xba90>
  40c0b4:	add	x9, x9, #0x3f3
  40c0b8:	adrp	x10, 40e000 <tigetstr@plt+0xba90>
  40c0bc:	add	x10, x10, #0x3ec
  40c0c0:	cmp	w8, #0x1
  40c0c4:	csel	x9, x10, x9, eq  // eq = none
  40c0c8:	str	x9, [sp, #8]
  40c0cc:	ldr	x8, [sp, #8]
  40c0d0:	str	x8, [sp, #16]
  40c0d4:	ldr	x8, [sp, #16]
  40c0d8:	ldur	x9, [x29, #-16]
  40c0dc:	add	x9, x9, #0x38
  40c0e0:	ldrsw	x10, [sp, #156]
  40c0e4:	ldr	w2, [x9, x10, lsl #2]
  40c0e8:	ldr	w3, [sp, #152]
  40c0ec:	adrp	x0, 40e000 <tigetstr@plt+0xba90>
  40c0f0:	add	x0, x0, #0x3c6
  40c0f4:	mov	x1, x8
  40c0f8:	bl	40bb74 <tigetstr@plt+0x9604>
  40c0fc:	ldr	w8, [sp, #152]
  40c100:	ldur	x9, [x29, #-16]
  40c104:	add	x9, x9, #0x38
  40c108:	ldrsw	x10, [sp, #156]
  40c10c:	str	w8, [x9, x10, lsl #2]
  40c110:	ldr	w8, [sp, #156]
  40c114:	cmp	w8, #0x2
  40c118:	b.ne	40c130 <tigetstr@plt+0x9bc0>  // b.any
  40c11c:	ldur	x8, [x29, #-48]
  40c120:	add	x1, x8, #0x13
  40c124:	add	x0, sp, #0xb0
  40c128:	mov	x2, #0x1000                	// #4096
  40c12c:	bl	402460 <strncpy@plt>
  40c130:	b	40be64 <tigetstr@plt+0x98f4>
  40c134:	ldrb	w8, [sp, #176]
  40c138:	cbz	w8, 40c178 <tigetstr@plt+0x9c08>
  40c13c:	add	x8, sp, #0xb0
  40c140:	mov	w9, #0x0                   	// #0
  40c144:	strb	w9, [x8, #4095]
  40c148:	ldur	x10, [x29, #-16]
  40c14c:	add	x0, x10, #0x10
  40c150:	ldur	x2, [x29, #-24]
  40c154:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40c158:	add	x1, x1, #0x3f7
  40c15c:	mov	x3, x8
  40c160:	bl	4020d0 <asprintf@plt>
  40c164:	cmp	w0, #0x0
  40c168:	cset	w9, gt
  40c16c:	tbnz	w9, #0, 40c178 <tigetstr@plt+0x9c08>
  40c170:	mov	w8, #0xfffffff4            	// #-12
  40c174:	stur	w8, [x29, #-36]
  40c178:	ldur	x0, [x29, #-32]
  40c17c:	bl	4022a0 <closedir@plt>
  40c180:	ldur	w8, [x29, #-36]
  40c184:	stur	w8, [x29, #-4]
  40c188:	ldur	w0, [x29, #-4]
  40c18c:	add	sp, sp, #0x1, lsl #12
  40c190:	add	sp, sp, #0xe0
  40c194:	ldr	x28, [sp, #16]
  40c198:	ldp	x29, x30, [sp], #32
  40c19c:	ret
  40c1a0:	sub	sp, sp, #0x90
  40c1a4:	stp	x29, x30, [sp, #128]
  40c1a8:	add	x29, sp, #0x80
  40c1ac:	stur	x0, [x29, #-16]
  40c1b0:	stur	x1, [x29, #-24]
  40c1b4:	stur	x2, [x29, #-32]
  40c1b8:	stur	x3, [x29, #-40]
  40c1bc:	stur	x4, [x29, #-48]
  40c1c0:	stur	x5, [x29, #-56]
  40c1c4:	ldur	x8, [x29, #-16]
  40c1c8:	cbz	x8, 40c1f8 <tigetstr@plt+0x9c88>
  40c1cc:	ldur	x8, [x29, #-16]
  40c1d0:	ldrb	w9, [x8]
  40c1d4:	cbz	w9, 40c1f8 <tigetstr@plt+0x9c88>
  40c1d8:	ldur	x8, [x29, #-16]
  40c1dc:	ldrsb	w9, [x8]
  40c1e0:	cmp	w9, #0x2e
  40c1e4:	b.eq	40c1f8 <tigetstr@plt+0x9c88>  // b.none
  40c1e8:	ldur	x0, [x29, #-16]
  40c1ec:	bl	401f80 <strlen@plt>
  40c1f0:	cmp	x0, #0x1, lsl #12
  40c1f4:	b.ls	40c204 <tigetstr@plt+0x9c94>  // b.plast
  40c1f8:	mov	w8, #0xffffffea            	// #-22
  40c1fc:	stur	w8, [x29, #-4]
  40c200:	b	40c404 <tigetstr@plt+0x9e94>
  40c204:	ldur	x0, [x29, #-16]
  40c208:	mov	w1, #0x2e                  	// #46
  40c20c:	bl	4022c0 <strrchr@plt>
  40c210:	str	x0, [sp, #48]
  40c214:	ldr	x8, [sp, #48]
  40c218:	cbz	x8, 40c22c <tigetstr@plt+0x9cbc>
  40c21c:	ldr	x8, [sp, #48]
  40c220:	add	x8, x8, #0x1
  40c224:	str	x8, [sp, #40]
  40c228:	b	40c234 <tigetstr@plt+0x9cc4>
  40c22c:	ldur	x8, [x29, #-16]
  40c230:	str	x8, [sp, #40]
  40c234:	ldr	x8, [sp, #40]
  40c238:	str	x8, [sp, #64]
  40c23c:	ldr	x0, [sp, #64]
  40c240:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40c244:	add	x1, x1, #0x3e4
  40c248:	bl	402350 <strcmp@plt>
  40c24c:	cbnz	w0, 40c25c <tigetstr@plt+0x9cec>
  40c250:	ldur	x8, [x29, #-56]
  40c254:	str	wzr, [x8]
  40c258:	b	40c31c <tigetstr@plt+0x9dac>
  40c25c:	ldr	x0, [sp, #64]
  40c260:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40c264:	add	x1, x1, #0x3ec
  40c268:	bl	402350 <strcmp@plt>
  40c26c:	cbnz	w0, 40c280 <tigetstr@plt+0x9d10>
  40c270:	ldur	x8, [x29, #-56]
  40c274:	mov	w9, #0x1                   	// #1
  40c278:	str	w9, [x8]
  40c27c:	b	40c31c <tigetstr@plt+0x9dac>
  40c280:	ldr	x0, [sp, #64]
  40c284:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40c288:	add	x1, x1, #0x41b
  40c28c:	bl	402350 <strcmp@plt>
  40c290:	cbnz	w0, 40c2a4 <tigetstr@plt+0x9d34>
  40c294:	ldur	x8, [x29, #-56]
  40c298:	mov	w9, #0x2                   	// #2
  40c29c:	str	w9, [x8]
  40c2a0:	b	40c31c <tigetstr@plt+0x9dac>
  40c2a4:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40c2a8:	add	x8, x8, #0x588
  40c2ac:	ldr	w9, [x8]
  40c2b0:	mov	w10, #0x4                   	// #4
  40c2b4:	and	w9, w10, w9
  40c2b8:	cbz	w9, 40c310 <tigetstr@plt+0x9da0>
  40c2bc:	adrp	x8, 41e000 <tigetstr@plt+0x1ba90>
  40c2c0:	ldr	x8, [x8, #4048]
  40c2c4:	ldr	x0, [x8]
  40c2c8:	str	x0, [sp, #32]
  40c2cc:	bl	402150 <getpid@plt>
  40c2d0:	ldr	x8, [sp, #32]
  40c2d4:	str	w0, [sp, #28]
  40c2d8:	mov	x0, x8
  40c2dc:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40c2e0:	add	x1, x1, #0x2c3
  40c2e4:	ldr	w2, [sp, #28]
  40c2e8:	adrp	x3, 40e000 <tigetstr@plt+0xba90>
  40c2ec:	add	x3, x3, #0x2b4
  40c2f0:	adrp	x4, 40e000 <tigetstr@plt+0xba90>
  40c2f4:	add	x4, x4, #0x2d1
  40c2f8:	bl	402510 <fprintf@plt>
  40c2fc:	ldr	x1, [sp, #64]
  40c300:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40c304:	add	x8, x8, #0x3fd
  40c308:	mov	x0, x8
  40c30c:	bl	40bb74 <tigetstr@plt+0x9604>
  40c310:	mov	w8, #0x1                   	// #1
  40c314:	stur	w8, [x29, #-4]
  40c318:	b	40c404 <tigetstr@plt+0x9e94>
  40c31c:	ldr	x8, [sp, #64]
  40c320:	ldur	x9, [x29, #-16]
  40c324:	cmp	x8, x9
  40c328:	b.ne	40c334 <tigetstr@plt+0x9dc4>  // b.any
  40c32c:	stur	wzr, [x29, #-4]
  40c330:	b	40c404 <tigetstr@plt+0x9e94>
  40c334:	ldur	x0, [x29, #-16]
  40c338:	mov	w1, #0x40                  	// #64
  40c33c:	bl	402400 <strchr@plt>
  40c340:	str	x0, [sp, #48]
  40c344:	ldr	x8, [sp, #48]
  40c348:	cbz	x8, 40c35c <tigetstr@plt+0x9dec>
  40c34c:	ldr	x8, [sp, #48]
  40c350:	add	x8, x8, #0x1
  40c354:	str	x8, [sp, #16]
  40c358:	b	40c364 <tigetstr@plt+0x9df4>
  40c35c:	mov	x8, xzr
  40c360:	str	x8, [sp, #16]
  40c364:	ldr	x8, [sp, #16]
  40c368:	str	x8, [sp, #56]
  40c36c:	ldr	x8, [sp, #56]
  40c370:	cbz	x8, 40c3b8 <tigetstr@plt+0x9e48>
  40c374:	ldr	x8, [sp, #56]
  40c378:	ldur	x9, [x29, #-40]
  40c37c:	str	x8, [x9]
  40c380:	ldr	x8, [sp, #64]
  40c384:	ldr	x9, [sp, #56]
  40c388:	subs	x8, x8, x9
  40c38c:	subs	x8, x8, #0x1
  40c390:	ldur	x9, [x29, #-48]
  40c394:	str	x8, [x9]
  40c398:	ldr	x8, [sp, #56]
  40c39c:	mov	x9, #0xffffffffffffffff    	// #-1
  40c3a0:	add	x8, x8, x9
  40c3a4:	ldur	x9, [x29, #-16]
  40c3a8:	cmp	x8, x9
  40c3ac:	b.ne	40c3b8 <tigetstr@plt+0x9e48>  // b.any
  40c3b0:	stur	wzr, [x29, #-4]
  40c3b4:	b	40c404 <tigetstr@plt+0x9e94>
  40c3b8:	ldr	x8, [sp, #56]
  40c3bc:	cbz	x8, 40c3cc <tigetstr@plt+0x9e5c>
  40c3c0:	ldr	x8, [sp, #56]
  40c3c4:	str	x8, [sp, #8]
  40c3c8:	b	40c3d4 <tigetstr@plt+0x9e64>
  40c3cc:	ldr	x8, [sp, #64]
  40c3d0:	str	x8, [sp, #8]
  40c3d4:	ldr	x8, [sp, #8]
  40c3d8:	str	x8, [sp, #48]
  40c3dc:	ldur	x8, [x29, #-16]
  40c3e0:	ldur	x9, [x29, #-24]
  40c3e4:	str	x8, [x9]
  40c3e8:	ldr	x8, [sp, #48]
  40c3ec:	ldur	x9, [x29, #-16]
  40c3f0:	subs	x8, x8, x9
  40c3f4:	subs	x8, x8, #0x1
  40c3f8:	ldur	x9, [x29, #-32]
  40c3fc:	str	x8, [x9]
  40c400:	stur	wzr, [x29, #-4]
  40c404:	ldur	w0, [x29, #-4]
  40c408:	ldp	x29, x30, [sp, #128]
  40c40c:	add	sp, sp, #0x90
  40c410:	ret
  40c414:	sub	sp, sp, #0x20
  40c418:	stp	x29, x30, [sp, #16]
  40c41c:	add	x29, sp, #0x10
  40c420:	str	x0, [sp, #8]
  40c424:	ldr	x8, [sp, #8]
  40c428:	cbnz	x8, 40c430 <tigetstr@plt+0x9ec0>
  40c42c:	b	40c478 <tigetstr@plt+0x9f08>
  40c430:	ldr	x0, [sp, #8]
  40c434:	bl	40c484 <tigetstr@plt+0x9f14>
  40c438:	ldr	x8, [sp, #8]
  40c43c:	ldr	x0, [x8, #16]
  40c440:	bl	402390 <free@plt>
  40c444:	ldr	x8, [sp, #8]
  40c448:	mov	x9, xzr
  40c44c:	str	x9, [x8, #16]
  40c450:	ldr	x8, [sp, #8]
  40c454:	str	x9, [x8]
  40c458:	ldr	x8, [sp, #8]
  40c45c:	str	x9, [x8, #8]
  40c460:	ldr	x8, [sp, #8]
  40c464:	mov	w10, #0x3                   	// #3
  40c468:	str	w10, [x8, #48]
  40c46c:	ldr	x8, [sp, #8]
  40c470:	str	xzr, [x8, #56]
  40c474:	str	wzr, [x8, #64]
  40c478:	ldp	x29, x30, [sp, #16]
  40c47c:	add	sp, sp, #0x20
  40c480:	ret
  40c484:	sub	sp, sp, #0x40
  40c488:	stp	x29, x30, [sp, #48]
  40c48c:	add	x29, sp, #0x30
  40c490:	stur	x0, [x29, #-8]
  40c494:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40c498:	add	x8, x8, #0x588
  40c49c:	ldr	w9, [x8]
  40c4a0:	mov	w10, #0x8                   	// #8
  40c4a4:	and	w9, w10, w9
  40c4a8:	cbz	w9, 40c4fc <tigetstr@plt+0x9f8c>
  40c4ac:	adrp	x8, 41e000 <tigetstr@plt+0x1ba90>
  40c4b0:	ldr	x8, [x8, #4048]
  40c4b4:	ldr	x0, [x8]
  40c4b8:	str	x0, [sp, #24]
  40c4bc:	bl	402150 <getpid@plt>
  40c4c0:	ldr	x8, [sp, #24]
  40c4c4:	str	w0, [sp, #20]
  40c4c8:	mov	x0, x8
  40c4cc:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40c4d0:	add	x1, x1, #0x2c3
  40c4d4:	ldr	w2, [sp, #20]
  40c4d8:	adrp	x3, 40e000 <tigetstr@plt+0xba90>
  40c4dc:	add	x3, x3, #0x2b4
  40c4e0:	adrp	x4, 40e000 <tigetstr@plt+0xba90>
  40c4e4:	add	x4, x4, #0x40f
  40c4e8:	bl	402510 <fprintf@plt>
  40c4ec:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40c4f0:	add	x8, x8, #0x416
  40c4f4:	mov	x0, x8
  40c4f8:	bl	40bb74 <tigetstr@plt+0x9604>
  40c4fc:	stur	xzr, [x29, #-16]
  40c500:	ldur	x8, [x29, #-16]
  40c504:	ldur	x9, [x29, #-8]
  40c508:	ldr	x9, [x9, #32]
  40c50c:	cmp	x8, x9
  40c510:	b.cs	40c568 <tigetstr@plt+0x9ff8>  // b.hs, b.nlast
  40c514:	ldur	x8, [x29, #-8]
  40c518:	ldr	x8, [x8, #24]
  40c51c:	ldur	x9, [x29, #-16]
  40c520:	mov	x10, #0x10                  	// #16
  40c524:	mul	x9, x10, x9
  40c528:	add	x8, x8, x9
  40c52c:	ldr	x0, [x8]
  40c530:	str	x10, [sp, #8]
  40c534:	bl	402390 <free@plt>
  40c538:	ldur	x8, [x29, #-8]
  40c53c:	ldr	x8, [x8, #24]
  40c540:	ldur	x9, [x29, #-16]
  40c544:	ldr	x10, [sp, #8]
  40c548:	mul	x9, x10, x9
  40c54c:	add	x8, x8, x9
  40c550:	ldr	x0, [x8, #8]
  40c554:	bl	402390 <free@plt>
  40c558:	ldur	x8, [x29, #-16]
  40c55c:	add	x8, x8, #0x1
  40c560:	stur	x8, [x29, #-16]
  40c564:	b	40c500 <tigetstr@plt+0x9f90>
  40c568:	ldur	x8, [x29, #-8]
  40c56c:	ldr	x0, [x8, #24]
  40c570:	bl	402390 <free@plt>
  40c574:	ldur	x8, [x29, #-8]
  40c578:	mov	x9, xzr
  40c57c:	str	x9, [x8, #24]
  40c580:	ldur	x8, [x29, #-8]
  40c584:	str	xzr, [x8, #32]
  40c588:	ldur	x8, [x29, #-8]
  40c58c:	str	xzr, [x8, #40]
  40c590:	ldp	x29, x30, [sp, #48]
  40c594:	add	sp, sp, #0x40
  40c598:	ret
  40c59c:	sub	sp, sp, #0x20
  40c5a0:	stp	x29, x30, [sp, #16]
  40c5a4:	add	x29, sp, #0x10
  40c5a8:	adrp	x8, 41e000 <tigetstr@plt+0x1ba90>
  40c5ac:	ldr	x8, [x8, #4056]
  40c5b0:	str	x0, [sp, #8]
  40c5b4:	str	x1, [sp]
  40c5b8:	ldr	x0, [sp, #8]
  40c5bc:	ldr	x1, [sp]
  40c5c0:	ldr	x2, [x8]
  40c5c4:	bl	40b820 <tigetstr@plt+0x92b0>
  40c5c8:	ldp	x29, x30, [sp, #16]
  40c5cc:	add	sp, sp, #0x20
  40c5d0:	ret
  40c5d4:	stp	x29, x30, [sp, #-16]!
  40c5d8:	mov	x29, sp
  40c5dc:	adrp	x8, 41e000 <tigetstr@plt+0x1ba90>
  40c5e0:	ldr	x8, [x8, #4056]
  40c5e4:	ldr	x0, [x8]
  40c5e8:	bl	40b86c <tigetstr@plt+0x92fc>
  40c5ec:	ldp	x29, x30, [sp], #16
  40c5f0:	ret
  40c5f4:	stp	x29, x30, [sp, #-32]!
  40c5f8:	str	x28, [sp, #16]
  40c5fc:	mov	x29, sp
  40c600:	sub	sp, sp, #0x2, lsl #12
  40c604:	sub	sp, sp, #0x140
  40c608:	mov	x8, xzr
  40c60c:	stur	x0, [x29, #-8]
  40c610:	stur	wzr, [x29, #-12]
  40c614:	stur	x8, [x29, #-24]
  40c618:	ldur	x8, [x29, #-8]
  40c61c:	ldrb	w9, [x8, #52]
  40c620:	mov	w10, #0x3                   	// #3
  40c624:	lsr	w9, w9, w10
  40c628:	and	w9, w9, #0x1
  40c62c:	and	w9, w9, #0xff
  40c630:	cbnz	w9, 40c640 <tigetstr@plt+0xa0d0>
  40c634:	ldur	x0, [x29, #-8]
  40c638:	bl	40b0e4 <tigetstr@plt+0x8b74>
  40c63c:	stur	w0, [x29, #-12]
  40c640:	ldur	x8, [x29, #-8]
  40c644:	ldrb	w9, [x8, #52]
  40c648:	and	w9, w9, #0xfffffffb
  40c64c:	orr	w9, w9, #0x4
  40c650:	strb	w9, [x8, #52]
  40c654:	ldur	w9, [x29, #-12]
  40c658:	cbnz	w9, 40c668 <tigetstr@plt+0xa0f8>
  40c65c:	ldur	x8, [x29, #-8]
  40c660:	ldr	x8, [x8, #16]
  40c664:	cbnz	x8, 40c66c <tigetstr@plt+0xa0fc>
  40c668:	b	40c814 <tigetstr@plt+0xa2a4>
  40c66c:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40c670:	add	x8, x8, #0x588
  40c674:	ldr	w9, [x8]
  40c678:	mov	w10, #0x8                   	// #8
  40c67c:	and	w9, w10, w9
  40c680:	cbz	w9, 40c6dc <tigetstr@plt+0xa16c>
  40c684:	adrp	x8, 41e000 <tigetstr@plt+0x1ba90>
  40c688:	ldr	x8, [x8, #4048]
  40c68c:	ldr	x0, [x8]
  40c690:	str	x0, [sp, #16]
  40c694:	bl	402150 <getpid@plt>
  40c698:	ldr	x8, [sp, #16]
  40c69c:	str	w0, [sp, #12]
  40c6a0:	mov	x0, x8
  40c6a4:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40c6a8:	add	x1, x1, #0x2c3
  40c6ac:	ldr	w2, [sp, #12]
  40c6b0:	adrp	x3, 40e000 <tigetstr@plt+0xba90>
  40c6b4:	add	x3, x3, #0x2b4
  40c6b8:	adrp	x4, 40e000 <tigetstr@plt+0xba90>
  40c6bc:	add	x4, x4, #0x40f
  40c6c0:	bl	402510 <fprintf@plt>
  40c6c4:	ldur	x8, [x29, #-8]
  40c6c8:	ldr	x1, [x8, #16]
  40c6cc:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40c6d0:	add	x8, x8, #0x4ef
  40c6d4:	mov	x0, x8
  40c6d8:	bl	40bb74 <tigetstr@plt+0x9604>
  40c6dc:	ldur	x8, [x29, #-8]
  40c6e0:	ldr	x0, [x8, #16]
  40c6e4:	adrp	x1, 40d000 <tigetstr@plt+0xaa90>
  40c6e8:	add	x1, x1, #0x686
  40c6ec:	bl	402180 <fopen@plt>
  40c6f0:	stur	x0, [x29, #-24]
  40c6f4:	ldur	x8, [x29, #-24]
  40c6f8:	cbnz	x8, 40c714 <tigetstr@plt+0xa1a4>
  40c6fc:	bl	4024d0 <__errno_location@plt>
  40c700:	ldr	w8, [x0]
  40c704:	mov	w9, wzr
  40c708:	subs	w8, w9, w8
  40c70c:	stur	w8, [x29, #-12]
  40c710:	b	40c814 <tigetstr@plt+0xa2a4>
  40c714:	ldur	x2, [x29, #-24]
  40c718:	add	x0, sp, #0x128
  40c71c:	mov	w1, #0x2000                	// #8192
  40c720:	bl	402520 <fgets@plt>
  40c724:	cbz	x0, 40c810 <tigetstr@plt+0xa2a0>
  40c728:	add	x0, sp, #0x128
  40c72c:	mov	w1, #0xa                   	// #10
  40c730:	bl	402400 <strchr@plt>
  40c734:	str	x0, [sp, #24]
  40c738:	ldr	x8, [sp, #24]
  40c73c:	cbnz	x8, 40c77c <tigetstr@plt+0xa20c>
  40c740:	ldur	x0, [x29, #-24]
  40c744:	bl	402310 <feof@plt>
  40c748:	cbz	w0, 40c764 <tigetstr@plt+0xa1f4>
  40c74c:	add	x0, sp, #0x128
  40c750:	mov	w8, wzr
  40c754:	mov	w1, w8
  40c758:	bl	402400 <strchr@plt>
  40c75c:	str	x0, [sp, #24]
  40c760:	b	40c77c <tigetstr@plt+0xa20c>
  40c764:	bl	4024d0 <__errno_location@plt>
  40c768:	ldr	w8, [x0]
  40c76c:	mov	w9, wzr
  40c770:	subs	w8, w9, w8
  40c774:	stur	w8, [x29, #-12]
  40c778:	b	40c814 <tigetstr@plt+0xa2a4>
  40c77c:	ldr	x8, [sp, #24]
  40c780:	mov	w9, #0x0                   	// #0
  40c784:	strb	w9, [x8]
  40c788:	add	x0, sp, #0x128
  40c78c:	bl	40c888 <tigetstr@plt+0xa318>
  40c790:	str	x0, [sp, #24]
  40c794:	ldr	x8, [sp, #24]
  40c798:	ldrsb	w9, [x8]
  40c79c:	cbz	w9, 40c7b0 <tigetstr@plt+0xa240>
  40c7a0:	ldr	x8, [sp, #24]
  40c7a4:	ldrsb	w9, [x8]
  40c7a8:	cmp	w9, #0x23
  40c7ac:	b.ne	40c7b4 <tigetstr@plt+0xa244>  // b.any
  40c7b0:	b	40c714 <tigetstr@plt+0xa1a4>
  40c7b4:	ldr	x0, [sp, #24]
  40c7b8:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40c7bc:	add	x1, x1, #0x501
  40c7c0:	add	x2, sp, #0xa7
  40c7c4:	add	x3, sp, #0x26
  40c7c8:	bl	402450 <__isoc99_sscanf@plt>
  40c7cc:	stur	w0, [x29, #-12]
  40c7d0:	ldur	w8, [x29, #-12]
  40c7d4:	cmp	w8, #0x2
  40c7d8:	b.ne	40c80c <tigetstr@plt+0xa29c>  // b.any
  40c7dc:	ldrsb	w8, [sp, #167]
  40c7e0:	cbz	w8, 40c80c <tigetstr@plt+0xa29c>
  40c7e4:	ldrsb	w8, [sp, #38]
  40c7e8:	cbz	w8, 40c80c <tigetstr@plt+0xa29c>
  40c7ec:	ldur	x0, [x29, #-8]
  40c7f0:	add	x1, sp, #0xa7
  40c7f4:	add	x2, sp, #0x26
  40c7f8:	bl	40c8d4 <tigetstr@plt+0xa364>
  40c7fc:	stur	w0, [x29, #-12]
  40c800:	ldur	w8, [x29, #-12]
  40c804:	cbz	w8, 40c80c <tigetstr@plt+0xa29c>
  40c808:	b	40c814 <tigetstr@plt+0xa2a4>
  40c80c:	b	40c714 <tigetstr@plt+0xa1a4>
  40c810:	stur	wzr, [x29, #-12]
  40c814:	ldur	x8, [x29, #-24]
  40c818:	cbz	x8, 40c824 <tigetstr@plt+0xa2b4>
  40c81c:	ldur	x0, [x29, #-24]
  40c820:	bl	402140 <fclose@plt>
  40c824:	ldur	x0, [x29, #-8]
  40c828:	bl	40cbc0 <tigetstr@plt+0xa650>
  40c82c:	ldur	w0, [x29, #-12]
  40c830:	add	sp, sp, #0x2, lsl #12
  40c834:	add	sp, sp, #0x140
  40c838:	ldr	x28, [sp, #16]
  40c83c:	ldp	x29, x30, [sp], #32
  40c840:	ret
  40c844:	sub	sp, sp, #0x30
  40c848:	stp	x29, x30, [sp, #32]
  40c84c:	add	x29, sp, #0x20
  40c850:	stur	x0, [x29, #-8]
  40c854:	str	x1, [sp, #16]
  40c858:	ldur	x8, [x29, #-8]
  40c85c:	str	x8, [sp, #8]
  40c860:	ldr	x8, [sp, #16]
  40c864:	str	x8, [sp]
  40c868:	ldr	x8, [sp, #8]
  40c86c:	ldr	x0, [x8]
  40c870:	ldr	x8, [sp]
  40c874:	ldr	x1, [x8]
  40c878:	bl	402350 <strcmp@plt>
  40c87c:	ldp	x29, x30, [sp, #32]
  40c880:	add	sp, sp, #0x30
  40c884:	ret
  40c888:	sub	sp, sp, #0x20
  40c88c:	stp	x29, x30, [sp, #16]
  40c890:	add	x29, sp, #0x10
  40c894:	str	x0, [sp, #8]
  40c898:	bl	402370 <__ctype_b_loc@plt>
  40c89c:	ldr	x8, [x0]
  40c8a0:	ldr	x9, [sp, #8]
  40c8a4:	ldrsb	x9, [x9]
  40c8a8:	ldrh	w10, [x8, x9, lsl #1]
  40c8ac:	and	w10, w10, #0x1
  40c8b0:	cbz	w10, 40c8c4 <tigetstr@plt+0xa354>
  40c8b4:	ldr	x8, [sp, #8]
  40c8b8:	add	x8, x8, #0x1
  40c8bc:	str	x8, [sp, #8]
  40c8c0:	b	40c898 <tigetstr@plt+0xa328>
  40c8c4:	ldr	x0, [sp, #8]
  40c8c8:	ldp	x29, x30, [sp, #16]
  40c8cc:	add	sp, sp, #0x20
  40c8d0:	ret
  40c8d4:	sub	sp, sp, #0x80
  40c8d8:	stp	x29, x30, [sp, #112]
  40c8dc:	add	x29, sp, #0x70
  40c8e0:	mov	x8, xzr
  40c8e4:	stur	x0, [x29, #-16]
  40c8e8:	stur	x1, [x29, #-24]
  40c8ec:	stur	x2, [x29, #-32]
  40c8f0:	stur	x8, [x29, #-40]
  40c8f4:	stur	x8, [x29, #-48]
  40c8f8:	ldur	x8, [x29, #-16]
  40c8fc:	cbz	x8, 40c928 <tigetstr@plt+0xa3b8>
  40c900:	ldur	x8, [x29, #-24]
  40c904:	cbz	x8, 40c928 <tigetstr@plt+0xa3b8>
  40c908:	ldur	x8, [x29, #-24]
  40c90c:	ldrb	w9, [x8]
  40c910:	cbz	w9, 40c928 <tigetstr@plt+0xa3b8>
  40c914:	ldur	x8, [x29, #-32]
  40c918:	cbz	x8, 40c928 <tigetstr@plt+0xa3b8>
  40c91c:	ldur	x8, [x29, #-32]
  40c920:	ldrb	w9, [x8]
  40c924:	cbnz	w9, 40c934 <tigetstr@plt+0xa3c4>
  40c928:	mov	w8, #0xffffffea            	// #-22
  40c92c:	stur	w8, [x29, #-4]
  40c930:	b	40cbb0 <tigetstr@plt+0xa640>
  40c934:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40c938:	add	x8, x8, #0x588
  40c93c:	ldr	w9, [x8]
  40c940:	mov	w10, #0x8                   	// #8
  40c944:	and	w9, w10, w9
  40c948:	cbz	w9, 40c9a0 <tigetstr@plt+0xa430>
  40c94c:	adrp	x8, 41e000 <tigetstr@plt+0x1ba90>
  40c950:	ldr	x8, [x8, #4048]
  40c954:	ldr	x0, [x8]
  40c958:	str	x0, [sp, #24]
  40c95c:	bl	402150 <getpid@plt>
  40c960:	ldr	x8, [sp, #24]
  40c964:	str	w0, [sp, #20]
  40c968:	mov	x0, x8
  40c96c:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40c970:	add	x1, x1, #0x2c3
  40c974:	ldr	w2, [sp, #20]
  40c978:	adrp	x3, 40e000 <tigetstr@plt+0xba90>
  40c97c:	add	x3, x3, #0x2b4
  40c980:	adrp	x4, 40e000 <tigetstr@plt+0xba90>
  40c984:	add	x4, x4, #0x40f
  40c988:	bl	402510 <fprintf@plt>
  40c98c:	ldur	x1, [x29, #-24]
  40c990:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40c994:	add	x8, x8, #0x514
  40c998:	mov	x0, x8
  40c99c:	bl	40bb74 <tigetstr@plt+0x9604>
  40c9a0:	ldur	x0, [x29, #-32]
  40c9a4:	sub	x1, x29, #0x30
  40c9a8:	bl	40cc74 <tigetstr@plt+0xa704>
  40c9ac:	stur	w0, [x29, #-52]
  40c9b0:	ldur	w8, [x29, #-52]
  40c9b4:	cbz	w8, 40c9c4 <tigetstr@plt+0xa454>
  40c9b8:	ldur	w8, [x29, #-52]
  40c9bc:	stur	w8, [x29, #-4]
  40c9c0:	b	40cbb0 <tigetstr@plt+0xa640>
  40c9c4:	mov	w8, #0xfffffff4            	// #-12
  40c9c8:	stur	w8, [x29, #-52]
  40c9cc:	bl	402370 <__ctype_b_loc@plt>
  40c9d0:	ldr	x9, [x0]
  40c9d4:	ldur	x10, [x29, #-48]
  40c9d8:	ldrsb	x10, [x10]
  40c9dc:	ldrh	w8, [x9, x10, lsl #1]
  40c9e0:	and	w8, w8, #0x400
  40c9e4:	cbz	w8, 40ca9c <tigetstr@plt+0xa52c>
  40c9e8:	ldur	x0, [x29, #-48]
  40c9ec:	bl	40cfdc <tigetstr@plt+0xaa6c>
  40c9f0:	str	x0, [sp, #48]
  40c9f4:	ldr	x8, [sp, #48]
  40c9f8:	cbnz	x8, 40ca74 <tigetstr@plt+0xa504>
  40c9fc:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40ca00:	add	x8, x8, #0x588
  40ca04:	ldr	w9, [x8]
  40ca08:	mov	w10, #0x8                   	// #8
  40ca0c:	and	w9, w10, w9
  40ca10:	cbz	w9, 40ca68 <tigetstr@plt+0xa4f8>
  40ca14:	adrp	x8, 41e000 <tigetstr@plt+0x1ba90>
  40ca18:	ldr	x8, [x8, #4048]
  40ca1c:	ldr	x0, [x8]
  40ca20:	str	x0, [sp, #8]
  40ca24:	bl	402150 <getpid@plt>
  40ca28:	ldr	x8, [sp, #8]
  40ca2c:	str	w0, [sp, #4]
  40ca30:	mov	x0, x8
  40ca34:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40ca38:	add	x1, x1, #0x2c3
  40ca3c:	ldr	w2, [sp, #4]
  40ca40:	adrp	x3, 40e000 <tigetstr@plt+0xba90>
  40ca44:	add	x3, x3, #0x2b4
  40ca48:	adrp	x4, 40e000 <tigetstr@plt+0xba90>
  40ca4c:	add	x4, x4, #0x40f
  40ca50:	bl	402510 <fprintf@plt>
  40ca54:	ldur	x1, [x29, #-48]
  40ca58:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40ca5c:	add	x8, x8, #0x51d
  40ca60:	mov	x0, x8
  40ca64:	bl	40bb74 <tigetstr@plt+0x9604>
  40ca68:	mov	w8, #0xffffffea            	// #-22
  40ca6c:	stur	w8, [x29, #-52]
  40ca70:	b	40cb68 <tigetstr@plt+0xa5f8>
  40ca74:	ldr	x0, [sp, #48]
  40ca78:	bl	402290 <strdup@plt>
  40ca7c:	str	x0, [sp, #40]
  40ca80:	ldr	x8, [sp, #40]
  40ca84:	cbnz	x8, 40ca8c <tigetstr@plt+0xa51c>
  40ca88:	b	40cb68 <tigetstr@plt+0xa5f8>
  40ca8c:	ldur	x0, [x29, #-48]
  40ca90:	bl	402390 <free@plt>
  40ca94:	ldr	x8, [sp, #40]
  40ca98:	stur	x8, [x29, #-48]
  40ca9c:	ldur	x8, [x29, #-16]
  40caa0:	ldr	x8, [x8, #32]
  40caa4:	ldur	x9, [x29, #-16]
  40caa8:	ldr	x9, [x9, #40]
  40caac:	cmp	x8, x9
  40cab0:	b.ne	40cb04 <tigetstr@plt+0xa594>  // b.any
  40cab4:	ldur	x8, [x29, #-16]
  40cab8:	ldr	x0, [x8, #24]
  40cabc:	ldur	x8, [x29, #-16]
  40cac0:	ldr	x8, [x8, #32]
  40cac4:	add	x8, x8, #0xa
  40cac8:	mov	x9, #0x10                  	// #16
  40cacc:	mul	x1, x8, x9
  40cad0:	bl	402280 <realloc@plt>
  40cad4:	str	x0, [sp, #32]
  40cad8:	ldr	x8, [sp, #32]
  40cadc:	cbnz	x8, 40cae4 <tigetstr@plt+0xa574>
  40cae0:	b	40cb68 <tigetstr@plt+0xa5f8>
  40cae4:	ldr	x8, [sp, #32]
  40cae8:	ldur	x9, [x29, #-16]
  40caec:	str	x8, [x9, #24]
  40caf0:	ldur	x8, [x29, #-16]
  40caf4:	ldr	x8, [x8, #32]
  40caf8:	add	x8, x8, #0xa
  40cafc:	ldur	x9, [x29, #-16]
  40cb00:	str	x8, [x9, #40]
  40cb04:	ldur	x8, [x29, #-16]
  40cb08:	ldr	x8, [x8, #24]
  40cb0c:	ldur	x9, [x29, #-16]
  40cb10:	ldr	x9, [x9, #32]
  40cb14:	mov	x10, #0x10                  	// #16
  40cb18:	mul	x9, x10, x9
  40cb1c:	add	x8, x8, x9
  40cb20:	stur	x8, [x29, #-40]
  40cb24:	ldur	x8, [x29, #-48]
  40cb28:	ldur	x9, [x29, #-40]
  40cb2c:	str	x8, [x9, #8]
  40cb30:	ldur	x0, [x29, #-24]
  40cb34:	bl	402290 <strdup@plt>
  40cb38:	ldur	x8, [x29, #-40]
  40cb3c:	str	x0, [x8]
  40cb40:	ldur	x8, [x29, #-40]
  40cb44:	ldr	x8, [x8]
  40cb48:	cbnz	x8, 40cb50 <tigetstr@plt+0xa5e0>
  40cb4c:	b	40cb68 <tigetstr@plt+0xa5f8>
  40cb50:	ldur	x8, [x29, #-16]
  40cb54:	ldr	x9, [x8, #32]
  40cb58:	add	x9, x9, #0x1
  40cb5c:	str	x9, [x8, #32]
  40cb60:	stur	wzr, [x29, #-4]
  40cb64:	b	40cbb0 <tigetstr@plt+0xa640>
  40cb68:	ldur	x8, [x29, #-40]
  40cb6c:	cbz	x8, 40cba0 <tigetstr@plt+0xa630>
  40cb70:	ldur	x8, [x29, #-40]
  40cb74:	ldr	x0, [x8, #8]
  40cb78:	bl	402390 <free@plt>
  40cb7c:	ldur	x8, [x29, #-40]
  40cb80:	ldr	x0, [x8]
  40cb84:	bl	402390 <free@plt>
  40cb88:	ldur	x8, [x29, #-40]
  40cb8c:	mov	x9, xzr
  40cb90:	str	x9, [x8]
  40cb94:	ldur	x8, [x29, #-40]
  40cb98:	str	x9, [x8, #8]
  40cb9c:	b	40cba8 <tigetstr@plt+0xa638>
  40cba0:	ldur	x0, [x29, #-48]
  40cba4:	bl	402390 <free@plt>
  40cba8:	ldur	w8, [x29, #-52]
  40cbac:	stur	w8, [x29, #-4]
  40cbb0:	ldur	w0, [x29, #-4]
  40cbb4:	ldp	x29, x30, [sp, #112]
  40cbb8:	add	sp, sp, #0x80
  40cbbc:	ret
  40cbc0:	sub	sp, sp, #0x30
  40cbc4:	stp	x29, x30, [sp, #32]
  40cbc8:	add	x29, sp, #0x20
  40cbcc:	stur	x0, [x29, #-8]
  40cbd0:	ldur	x8, [x29, #-8]
  40cbd4:	ldr	x8, [x8, #32]
  40cbd8:	cbnz	x8, 40cbe0 <tigetstr@plt+0xa670>
  40cbdc:	b	40cc68 <tigetstr@plt+0xa6f8>
  40cbe0:	adrp	x8, 41f000 <tigetstr@plt+0x1ca90>
  40cbe4:	add	x8, x8, #0x588
  40cbe8:	ldr	w9, [x8]
  40cbec:	mov	w10, #0x8                   	// #8
  40cbf0:	and	w9, w10, w9
  40cbf4:	cbz	w9, 40cc48 <tigetstr@plt+0xa6d8>
  40cbf8:	adrp	x8, 41e000 <tigetstr@plt+0x1ba90>
  40cbfc:	ldr	x8, [x8, #4048]
  40cc00:	ldr	x0, [x8]
  40cc04:	str	x0, [sp, #16]
  40cc08:	bl	402150 <getpid@plt>
  40cc0c:	ldr	x8, [sp, #16]
  40cc10:	str	w0, [sp, #12]
  40cc14:	mov	x0, x8
  40cc18:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40cc1c:	add	x1, x1, #0x2c3
  40cc20:	ldr	w2, [sp, #12]
  40cc24:	adrp	x3, 40e000 <tigetstr@plt+0xba90>
  40cc28:	add	x3, x3, #0x2b4
  40cc2c:	adrp	x4, 40e000 <tigetstr@plt+0xba90>
  40cc30:	add	x4, x4, #0x40f
  40cc34:	bl	402510 <fprintf@plt>
  40cc38:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40cc3c:	add	x8, x8, #0x584
  40cc40:	mov	x0, x8
  40cc44:	bl	40bb74 <tigetstr@plt+0x9604>
  40cc48:	ldur	x8, [x29, #-8]
  40cc4c:	ldr	x0, [x8, #24]
  40cc50:	ldur	x8, [x29, #-8]
  40cc54:	ldr	x1, [x8, #32]
  40cc58:	mov	x2, #0x10                  	// #16
  40cc5c:	adrp	x3, 40c000 <tigetstr@plt+0x9a90>
  40cc60:	add	x3, x3, #0x844
  40cc64:	bl	4020c0 <qsort@plt>
  40cc68:	ldp	x29, x30, [sp, #32]
  40cc6c:	add	sp, sp, #0x30
  40cc70:	ret
  40cc74:	sub	sp, sp, #0x60
  40cc78:	stp	x29, x30, [sp, #80]
  40cc7c:	add	x29, sp, #0x50
  40cc80:	stur	x0, [x29, #-16]
  40cc84:	stur	x1, [x29, #-24]
  40cc88:	ldur	x8, [x29, #-16]
  40cc8c:	cbnz	x8, 40cc9c <tigetstr@plt+0xa72c>
  40cc90:	mov	w8, #0xffffffea            	// #-22
  40cc94:	stur	w8, [x29, #-4]
  40cc98:	b	40cfcc <tigetstr@plt+0xaa5c>
  40cc9c:	ldur	x8, [x29, #-24]
  40cca0:	mov	x9, xzr
  40cca4:	str	x9, [x8]
  40cca8:	ldur	x8, [x29, #-16]
  40ccac:	ldrsb	w10, [x8]
  40ccb0:	cmp	w10, #0x5c
  40ccb4:	b.eq	40cd30 <tigetstr@plt+0xa7c0>  // b.none
  40ccb8:	bl	402370 <__ctype_b_loc@plt>
  40ccbc:	ldr	x8, [x0]
  40ccc0:	ldur	x9, [x29, #-16]
  40ccc4:	ldrsb	x9, [x9]
  40ccc8:	ldrh	w10, [x8, x9, lsl #1]
  40cccc:	and	w10, w10, #0x400
  40ccd0:	cbz	w10, 40cd30 <tigetstr@plt+0xa7c0>
  40ccd4:	ldur	x0, [x29, #-16]
  40ccd8:	bl	40cfdc <tigetstr@plt+0xaa6c>
  40ccdc:	str	x0, [sp, #24]
  40cce0:	ldr	x8, [sp, #24]
  40cce4:	cbz	x8, 40ccf4 <tigetstr@plt+0xa784>
  40cce8:	ldr	x8, [sp, #24]
  40ccec:	str	x8, [sp, #16]
  40ccf0:	b	40ccfc <tigetstr@plt+0xa78c>
  40ccf4:	ldur	x8, [x29, #-16]
  40ccf8:	str	x8, [sp, #16]
  40ccfc:	ldr	x8, [sp, #16]
  40cd00:	mov	x0, x8
  40cd04:	bl	402290 <strdup@plt>
  40cd08:	ldur	x8, [x29, #-24]
  40cd0c:	str	x0, [x8]
  40cd10:	ldur	x8, [x29, #-24]
  40cd14:	ldr	x8, [x8]
  40cd18:	mov	w9, #0xfffffff4            	// #-12
  40cd1c:	mov	w10, wzr
  40cd20:	cmp	x8, #0x0
  40cd24:	csel	w9, w10, w9, ne  // ne = any
  40cd28:	stur	w9, [x29, #-4]
  40cd2c:	b	40cfcc <tigetstr@plt+0xaa5c>
  40cd30:	ldur	x0, [x29, #-24]
  40cd34:	ldur	x2, [x29, #-16]
  40cd38:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40cd3c:	add	x1, x1, #0x536
  40cd40:	bl	4020d0 <asprintf@plt>
  40cd44:	str	w0, [sp, #36]
  40cd48:	cmp	w0, #0x1
  40cd4c:	b.ge	40cd5c <tigetstr@plt+0xa7ec>  // b.tcont
  40cd50:	mov	w8, #0xfffffff4            	// #-12
  40cd54:	stur	w8, [x29, #-4]
  40cd58:	b	40cfcc <tigetstr@plt+0xaa5c>
  40cd5c:	ldur	x8, [x29, #-24]
  40cd60:	ldr	x8, [x8]
  40cd64:	stur	x8, [x29, #-32]
  40cd68:	ldur	x8, [x29, #-24]
  40cd6c:	ldr	x8, [x8]
  40cd70:	str	x8, [sp, #40]
  40cd74:	ldur	x8, [x29, #-32]
  40cd78:	mov	w9, #0x0                   	// #0
  40cd7c:	str	w9, [sp, #12]
  40cd80:	cbz	x8, 40cd98 <tigetstr@plt+0xa828>
  40cd84:	ldur	x8, [x29, #-32]
  40cd88:	ldrsb	w9, [x8]
  40cd8c:	cmp	w9, #0x0
  40cd90:	cset	w9, ne  // ne = any
  40cd94:	str	w9, [sp, #12]
  40cd98:	ldr	w8, [sp, #12]
  40cd9c:	tbnz	w8, #0, 40cda4 <tigetstr@plt+0xa834>
  40cda0:	b	40cf74 <tigetstr@plt+0xaa04>
  40cda4:	ldur	x8, [x29, #-32]
  40cda8:	ldrsb	w9, [x8]
  40cdac:	cmp	w9, #0x5c
  40cdb0:	b.eq	40cdd0 <tigetstr@plt+0xa860>  // b.none
  40cdb4:	ldur	x8, [x29, #-32]
  40cdb8:	ldrb	w9, [x8]
  40cdbc:	ldr	x8, [sp, #40]
  40cdc0:	add	x10, x8, #0x1
  40cdc4:	str	x10, [sp, #40]
  40cdc8:	strb	w9, [x8]
  40cdcc:	b	40cf64 <tigetstr@plt+0xa9f4>
  40cdd0:	ldur	x8, [x29, #-32]
  40cdd4:	ldrsb	w9, [x8, #1]
  40cdd8:	subs	w9, w9, #0x23
  40cddc:	mov	w8, w9
  40cde0:	ubfx	x8, x8, #0, #32
  40cde4:	cmp	x8, #0x53
  40cde8:	str	x8, [sp]
  40cdec:	b.hi	40cf28 <tigetstr@plt+0xa9b8>  // b.pmore
  40cdf0:	adrp	x8, 40e000 <tigetstr@plt+0xba90>
  40cdf4:	add	x8, x8, #0xf8
  40cdf8:	ldr	x11, [sp]
  40cdfc:	ldrsw	x10, [x8, x11, lsl #2]
  40ce00:	add	x9, x8, x10
  40ce04:	br	x9
  40ce08:	ldr	x8, [sp, #40]
  40ce0c:	add	x9, x8, #0x1
  40ce10:	str	x9, [sp, #40]
  40ce14:	mov	w10, #0x7                   	// #7
  40ce18:	strb	w10, [x8]
  40ce1c:	b	40cf58 <tigetstr@plt+0xa9e8>
  40ce20:	ldr	x8, [sp, #40]
  40ce24:	add	x9, x8, #0x1
  40ce28:	str	x9, [sp, #40]
  40ce2c:	mov	w10, #0x8                   	// #8
  40ce30:	strb	w10, [x8]
  40ce34:	b	40cf58 <tigetstr@plt+0xa9e8>
  40ce38:	ldr	x8, [sp, #40]
  40ce3c:	add	x9, x8, #0x1
  40ce40:	str	x9, [sp, #40]
  40ce44:	mov	w10, #0x1b                  	// #27
  40ce48:	strb	w10, [x8]
  40ce4c:	b	40cf58 <tigetstr@plt+0xa9e8>
  40ce50:	ldr	x8, [sp, #40]
  40ce54:	add	x9, x8, #0x1
  40ce58:	str	x9, [sp, #40]
  40ce5c:	mov	w10, #0xc                   	// #12
  40ce60:	strb	w10, [x8]
  40ce64:	b	40cf58 <tigetstr@plt+0xa9e8>
  40ce68:	ldr	x8, [sp, #40]
  40ce6c:	add	x9, x8, #0x1
  40ce70:	str	x9, [sp, #40]
  40ce74:	mov	w10, #0xa                   	// #10
  40ce78:	strb	w10, [x8]
  40ce7c:	b	40cf58 <tigetstr@plt+0xa9e8>
  40ce80:	ldr	x8, [sp, #40]
  40ce84:	add	x9, x8, #0x1
  40ce88:	str	x9, [sp, #40]
  40ce8c:	mov	w10, #0xd                   	// #13
  40ce90:	strb	w10, [x8]
  40ce94:	b	40cf58 <tigetstr@plt+0xa9e8>
  40ce98:	ldr	x8, [sp, #40]
  40ce9c:	add	x9, x8, #0x1
  40cea0:	str	x9, [sp, #40]
  40cea4:	mov	w10, #0x9                   	// #9
  40cea8:	strb	w10, [x8]
  40ceac:	b	40cf58 <tigetstr@plt+0xa9e8>
  40ceb0:	ldr	x8, [sp, #40]
  40ceb4:	add	x9, x8, #0x1
  40ceb8:	str	x9, [sp, #40]
  40cebc:	mov	w10, #0xb                   	// #11
  40cec0:	strb	w10, [x8]
  40cec4:	b	40cf58 <tigetstr@plt+0xa9e8>
  40cec8:	ldr	x8, [sp, #40]
  40cecc:	add	x9, x8, #0x1
  40ced0:	str	x9, [sp, #40]
  40ced4:	mov	w10, #0x5c                  	// #92
  40ced8:	strb	w10, [x8]
  40cedc:	b	40cf58 <tigetstr@plt+0xa9e8>
  40cee0:	ldr	x8, [sp, #40]
  40cee4:	add	x9, x8, #0x1
  40cee8:	str	x9, [sp, #40]
  40ceec:	mov	w10, #0x20                  	// #32
  40cef0:	strb	w10, [x8]
  40cef4:	b	40cf58 <tigetstr@plt+0xa9e8>
  40cef8:	ldr	x8, [sp, #40]
  40cefc:	add	x9, x8, #0x1
  40cf00:	str	x9, [sp, #40]
  40cf04:	mov	w10, #0x23                  	// #35
  40cf08:	strb	w10, [x8]
  40cf0c:	b	40cf58 <tigetstr@plt+0xa9e8>
  40cf10:	ldr	x8, [sp, #40]
  40cf14:	add	x9, x8, #0x1
  40cf18:	str	x9, [sp, #40]
  40cf1c:	mov	w10, #0x3f                  	// #63
  40cf20:	strb	w10, [x8]
  40cf24:	b	40cf58 <tigetstr@plt+0xa9e8>
  40cf28:	ldur	x8, [x29, #-32]
  40cf2c:	ldrb	w9, [x8]
  40cf30:	ldr	x8, [sp, #40]
  40cf34:	add	x10, x8, #0x1
  40cf38:	str	x10, [sp, #40]
  40cf3c:	strb	w9, [x8]
  40cf40:	ldur	x8, [x29, #-32]
  40cf44:	ldrb	w9, [x8, #1]
  40cf48:	ldr	x8, [sp, #40]
  40cf4c:	add	x10, x8, #0x1
  40cf50:	str	x10, [sp, #40]
  40cf54:	strb	w9, [x8]
  40cf58:	ldur	x8, [x29, #-32]
  40cf5c:	add	x8, x8, #0x1
  40cf60:	stur	x8, [x29, #-32]
  40cf64:	ldur	x8, [x29, #-32]
  40cf68:	add	x8, x8, #0x1
  40cf6c:	stur	x8, [x29, #-32]
  40cf70:	b	40cd74 <tigetstr@plt+0xa804>
  40cf74:	ldr	x8, [sp, #40]
  40cf78:	cbz	x8, 40cfc8 <tigetstr@plt+0xaa58>
  40cf7c:	ldr	x8, [sp, #40]
  40cf80:	ldur	x9, [x29, #-24]
  40cf84:	ldr	x9, [x9]
  40cf88:	subs	x8, x8, x9
  40cf8c:	ldrsw	x9, [sp, #36]
  40cf90:	cmp	x8, x9
  40cf94:	b.gt	40cf9c <tigetstr@plt+0xaa2c>
  40cf98:	b	40cfbc <tigetstr@plt+0xaa4c>
  40cf9c:	adrp	x0, 40e000 <tigetstr@plt+0xba90>
  40cfa0:	add	x0, x0, #0x53c
  40cfa4:	adrp	x1, 40e000 <tigetstr@plt+0xba90>
  40cfa8:	add	x1, x1, #0x550
  40cfac:	mov	w2, #0x1ac                 	// #428
  40cfb0:	adrp	x3, 40e000 <tigetstr@plt+0xba90>
  40cfb4:	add	x3, x3, #0x55d
  40cfb8:	bl	4024c0 <__assert_fail@plt>
  40cfbc:	ldr	x8, [sp, #40]
  40cfc0:	mov	w9, #0x0                   	// #0
  40cfc4:	strb	w9, [x8]
  40cfc8:	stur	wzr, [x29, #-4]
  40cfcc:	ldur	w0, [x29, #-4]
  40cfd0:	ldp	x29, x30, [sp, #80]
  40cfd4:	add	sp, sp, #0x60
  40cfd8:	ret
  40cfdc:	sub	sp, sp, #0x40
  40cfe0:	stp	x29, x30, [sp, #48]
  40cfe4:	add	x29, sp, #0x30
  40cfe8:	mov	x8, xzr
  40cfec:	add	x9, sp, #0x10
  40cff0:	stur	x0, [x29, #-16]
  40cff4:	ldur	x10, [x29, #-16]
  40cff8:	str	x10, [sp, #16]
  40cffc:	str	x8, [x9, #8]
  40d000:	ldur	x8, [x29, #-16]
  40d004:	cbnz	x8, 40d014 <tigetstr@plt+0xaaa4>
  40d008:	mov	x8, xzr
  40d00c:	stur	x8, [x29, #-8]
  40d010:	b	40d060 <tigetstr@plt+0xaaf0>
  40d014:	add	x0, sp, #0x10
  40d018:	adrp	x1, 41e000 <tigetstr@plt+0x1ba90>
  40d01c:	add	x1, x1, #0xc88
  40d020:	mov	x2, #0x15                  	// #21
  40d024:	mov	x3, #0x10                  	// #16
  40d028:	adrp	x4, 40d000 <tigetstr@plt+0xaa90>
  40d02c:	add	x4, x4, #0x70
  40d030:	bl	402250 <bsearch@plt>
  40d034:	str	x0, [sp, #8]
  40d038:	ldr	x8, [sp, #8]
  40d03c:	cbz	x8, 40d050 <tigetstr@plt+0xaae0>
  40d040:	ldr	x8, [sp, #8]
  40d044:	ldr	x8, [x8, #8]
  40d048:	str	x8, [sp]
  40d04c:	b	40d058 <tigetstr@plt+0xaae8>
  40d050:	mov	x8, xzr
  40d054:	str	x8, [sp]
  40d058:	ldr	x8, [sp]
  40d05c:	stur	x8, [x29, #-8]
  40d060:	ldur	x0, [x29, #-8]
  40d064:	ldp	x29, x30, [sp, #48]
  40d068:	add	sp, sp, #0x40
  40d06c:	ret
  40d070:	sub	sp, sp, #0x30
  40d074:	stp	x29, x30, [sp, #32]
  40d078:	add	x29, sp, #0x20
  40d07c:	stur	x0, [x29, #-8]
  40d080:	str	x1, [sp, #16]
  40d084:	ldur	x8, [x29, #-8]
  40d088:	str	x8, [sp, #8]
  40d08c:	ldr	x8, [sp, #16]
  40d090:	str	x8, [sp]
  40d094:	ldr	x8, [sp, #8]
  40d098:	ldr	x0, [x8]
  40d09c:	ldr	x8, [sp]
  40d0a0:	ldr	x1, [x8]
  40d0a4:	bl	402350 <strcmp@plt>
  40d0a8:	ldp	x29, x30, [sp, #32]
  40d0ac:	add	sp, sp, #0x30
  40d0b0:	ret
  40d0b4:	nop
  40d0b8:	stp	x29, x30, [sp, #-64]!
  40d0bc:	mov	x29, sp
  40d0c0:	stp	x19, x20, [sp, #16]
  40d0c4:	adrp	x20, 41e000 <tigetstr@plt+0x1ba90>
  40d0c8:	add	x20, x20, #0x9e0
  40d0cc:	stp	x21, x22, [sp, #32]
  40d0d0:	adrp	x21, 41e000 <tigetstr@plt+0x1ba90>
  40d0d4:	add	x21, x21, #0x9d8
  40d0d8:	sub	x20, x20, x21
  40d0dc:	mov	w22, w0
  40d0e0:	stp	x23, x24, [sp, #48]
  40d0e4:	mov	x23, x1
  40d0e8:	mov	x24, x2
  40d0ec:	bl	401f00 <mbrtowc@plt-0x40>
  40d0f0:	cmp	xzr, x20, asr #3
  40d0f4:	b.eq	40d120 <tigetstr@plt+0xabb0>  // b.none
  40d0f8:	asr	x20, x20, #3
  40d0fc:	mov	x19, #0x0                   	// #0
  40d100:	ldr	x3, [x21, x19, lsl #3]
  40d104:	mov	x2, x24
  40d108:	add	x19, x19, #0x1
  40d10c:	mov	x1, x23
  40d110:	mov	w0, w22
  40d114:	blr	x3
  40d118:	cmp	x20, x19
  40d11c:	b.ne	40d100 <tigetstr@plt+0xab90>  // b.any
  40d120:	ldp	x19, x20, [sp, #16]
  40d124:	ldp	x21, x22, [sp, #32]
  40d128:	ldp	x23, x24, [sp, #48]
  40d12c:	ldp	x29, x30, [sp], #64
  40d130:	ret
  40d134:	nop
  40d138:	ret
  40d13c:	nop
  40d140:	adrp	x2, 41f000 <tigetstr@plt+0x1ca90>
  40d144:	mov	x1, #0x0                   	// #0
  40d148:	ldr	x2, [x2, #808]
  40d14c:	b	4020a0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040d150 <.fini>:
  40d150:	stp	x29, x30, [sp, #-16]!
  40d154:	mov	x29, sp
  40d158:	ldp	x29, x30, [sp], #16
  40d15c:	ret
