-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMpcA is 
    generic(
             DataWidth     : integer := 28; 
             AddressWidth     : integer := 6; 
             AddressRange    : integer := 50
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMpcA is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "0001111001000010111111000001", 1 => "1101000100111100111010000000", 2 => "1110111111000000000001111011", 3 => "1110000000000001000101111110", 
    4 => "0001111110000011111100000001", 5 => "0011000001000011000100000111", 6 => "0001111010000010000001000110", 7 => "1101000001000011111110111100", 
    8 => "1100000000111010111111111111", 9 => "0010000011111010000001111001", 10 => "1111000101000001111111000011", 11 => "1111111101000010111100111001", 
    12 => "1110000001111111111111000100", 13 => "1101111010000100000001111100", 14 => "0001000111000011111110000000", 15 => "0000000000111111000010111110", 
    16 => "0010111101000110111111111111", 17 => "0100111110000000111111111111", 18 => "1110000011000010000010000010", 19 => "1110111010111100000101000010", 
    20 => "0000111111000011111001111111", 21 => "0001000011000000000111000001", 22 => "0011000010000010111101111111", 23 => "0110111111000011000110000100", 
    24 => "0111111100000101111110000001", 25 => "1010000011111101000010111101", 26 => "1010000011000110000001000000", 27 => "0010111011000000000001000101", 
    28 => "1111000011000011000000111010", 29 => "1111000110111111111011111111", 30 => "1111111110000001111100000110", 31 => "0010111111111111000001000101", 
    32 => "0100000100000001000000111110", 33 => "0101111100111110111011000010", 34 => "0101000011000001111101000010", 35 => "1111111101111110111011000000", 
    36 => "1011000111000100111110111110", 37 => "0110000001111110000110111100", 38 => "0000000011000001000001111100", 39 => "0100111110000100000100000001", 
    40 => "1111111101111101111110000000", 41 => "0001111101000100000001000001", 42 => "1101000000111101000000111111", 43 => "1101000000000001000011111111", 
    44 => "0011000001000111000000000000", 45 => "1010111011000001000000111010", 46 => "0011111110111110111110111100", 47 => "1110111111111011000010000010", 
    48 => "1010111101111111111110000100", 49 => "0011111100111011000110000100");



attribute syn_rom_style : string;

attribute syn_rom_style of mem0 : signal is "block_rom"; 
attribute ROM_STYLE : string;

attribute ROM_STYLE of mem0 : signal is "block";

begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

