
stm32f446_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000325c  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08003420  08003420  00004420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800345c  0800345c  0000500c  2**0
                  CONTENTS
  4 .ARM          00000008  0800345c  0800345c  0000445c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003464  08003464  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003464  08003464  00004464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003468  08003468  00004468  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800346c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000008c  2000000c  08003478  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000098  08003478  00005098  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009fe1  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e75  00000000  00000000  0000f01d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000910  00000000  00000000  00010e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006ef  00000000  00000000  000117a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021285  00000000  00000000  00011e97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bc51  00000000  00000000  0003311c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c848a  00000000  00000000  0003ed6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001071f7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023e4  00000000  00000000  0010723c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00109620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08003408 	.word	0x08003408

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	08003408 	.word	0x08003408

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b96a 	b.w	80004f0 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	460c      	mov	r4, r1
 800023c:	2b00      	cmp	r3, #0
 800023e:	d14e      	bne.n	80002de <__udivmoddi4+0xaa>
 8000240:	4694      	mov	ip, r2
 8000242:	458c      	cmp	ip, r1
 8000244:	4686      	mov	lr, r0
 8000246:	fab2 f282 	clz	r2, r2
 800024a:	d962      	bls.n	8000312 <__udivmoddi4+0xde>
 800024c:	b14a      	cbz	r2, 8000262 <__udivmoddi4+0x2e>
 800024e:	f1c2 0320 	rsb	r3, r2, #32
 8000252:	4091      	lsls	r1, r2
 8000254:	fa20 f303 	lsr.w	r3, r0, r3
 8000258:	fa0c fc02 	lsl.w	ip, ip, r2
 800025c:	4319      	orrs	r1, r3
 800025e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000262:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000266:	fa1f f68c 	uxth.w	r6, ip
 800026a:	fbb1 f4f7 	udiv	r4, r1, r7
 800026e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000272:	fb07 1114 	mls	r1, r7, r4, r1
 8000276:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027a:	fb04 f106 	mul.w	r1, r4, r6
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f104 30ff 	add.w	r0, r4, #4294967295
 800028a:	f080 8112 	bcs.w	80004b2 <__udivmoddi4+0x27e>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 810f 	bls.w	80004b2 <__udivmoddi4+0x27e>
 8000294:	3c02      	subs	r4, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a59      	subs	r1, r3, r1
 800029a:	fa1f f38e 	uxth.w	r3, lr
 800029e:	fbb1 f0f7 	udiv	r0, r1, r7
 80002a2:	fb07 1110 	mls	r1, r7, r0, r1
 80002a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002aa:	fb00 f606 	mul.w	r6, r0, r6
 80002ae:	429e      	cmp	r6, r3
 80002b0:	d90a      	bls.n	80002c8 <__udivmoddi4+0x94>
 80002b2:	eb1c 0303 	adds.w	r3, ip, r3
 80002b6:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ba:	f080 80fc 	bcs.w	80004b6 <__udivmoddi4+0x282>
 80002be:	429e      	cmp	r6, r3
 80002c0:	f240 80f9 	bls.w	80004b6 <__udivmoddi4+0x282>
 80002c4:	4463      	add	r3, ip
 80002c6:	3802      	subs	r0, #2
 80002c8:	1b9b      	subs	r3, r3, r6
 80002ca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ce:	2100      	movs	r1, #0
 80002d0:	b11d      	cbz	r5, 80002da <__udivmoddi4+0xa6>
 80002d2:	40d3      	lsrs	r3, r2
 80002d4:	2200      	movs	r2, #0
 80002d6:	e9c5 3200 	strd	r3, r2, [r5]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d905      	bls.n	80002ee <__udivmoddi4+0xba>
 80002e2:	b10d      	cbz	r5, 80002e8 <__udivmoddi4+0xb4>
 80002e4:	e9c5 0100 	strd	r0, r1, [r5]
 80002e8:	2100      	movs	r1, #0
 80002ea:	4608      	mov	r0, r1
 80002ec:	e7f5      	b.n	80002da <__udivmoddi4+0xa6>
 80002ee:	fab3 f183 	clz	r1, r3
 80002f2:	2900      	cmp	r1, #0
 80002f4:	d146      	bne.n	8000384 <__udivmoddi4+0x150>
 80002f6:	42a3      	cmp	r3, r4
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xcc>
 80002fa:	4290      	cmp	r0, r2
 80002fc:	f0c0 80f0 	bcc.w	80004e0 <__udivmoddi4+0x2ac>
 8000300:	1a86      	subs	r6, r0, r2
 8000302:	eb64 0303 	sbc.w	r3, r4, r3
 8000306:	2001      	movs	r0, #1
 8000308:	2d00      	cmp	r5, #0
 800030a:	d0e6      	beq.n	80002da <__udivmoddi4+0xa6>
 800030c:	e9c5 6300 	strd	r6, r3, [r5]
 8000310:	e7e3      	b.n	80002da <__udivmoddi4+0xa6>
 8000312:	2a00      	cmp	r2, #0
 8000314:	f040 8090 	bne.w	8000438 <__udivmoddi4+0x204>
 8000318:	eba1 040c 	sub.w	r4, r1, ip
 800031c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000320:	fa1f f78c 	uxth.w	r7, ip
 8000324:	2101      	movs	r1, #1
 8000326:	fbb4 f6f8 	udiv	r6, r4, r8
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb08 4416 	mls	r4, r8, r6, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb07 f006 	mul.w	r0, r7, r6
 800033a:	4298      	cmp	r0, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x11c>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 34ff 	add.w	r4, r6, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x11a>
 8000348:	4298      	cmp	r0, r3
 800034a:	f200 80cd 	bhi.w	80004e8 <__udivmoddi4+0x2b4>
 800034e:	4626      	mov	r6, r4
 8000350:	1a1c      	subs	r4, r3, r0
 8000352:	fa1f f38e 	uxth.w	r3, lr
 8000356:	fbb4 f0f8 	udiv	r0, r4, r8
 800035a:	fb08 4410 	mls	r4, r8, r0, r4
 800035e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000362:	fb00 f707 	mul.w	r7, r0, r7
 8000366:	429f      	cmp	r7, r3
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x148>
 800036a:	eb1c 0303 	adds.w	r3, ip, r3
 800036e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x146>
 8000374:	429f      	cmp	r7, r3
 8000376:	f200 80b0 	bhi.w	80004da <__udivmoddi4+0x2a6>
 800037a:	4620      	mov	r0, r4
 800037c:	1bdb      	subs	r3, r3, r7
 800037e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0x9c>
 8000384:	f1c1 0620 	rsb	r6, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 f706 	lsr.w	r7, r2, r6
 800038e:	431f      	orrs	r7, r3
 8000390:	fa20 fc06 	lsr.w	ip, r0, r6
 8000394:	fa04 f301 	lsl.w	r3, r4, r1
 8000398:	ea43 030c 	orr.w	r3, r3, ip
 800039c:	40f4      	lsrs	r4, r6
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	0c38      	lsrs	r0, r7, #16
 80003a4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a8:	fbb4 fef0 	udiv	lr, r4, r0
 80003ac:	fa1f fc87 	uxth.w	ip, r7
 80003b0:	fb00 441e 	mls	r4, r0, lr, r4
 80003b4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b8:	fb0e f90c 	mul.w	r9, lr, ip
 80003bc:	45a1      	cmp	r9, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	d90a      	bls.n	80003da <__udivmoddi4+0x1a6>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003ca:	f080 8084 	bcs.w	80004d6 <__udivmoddi4+0x2a2>
 80003ce:	45a1      	cmp	r9, r4
 80003d0:	f240 8081 	bls.w	80004d6 <__udivmoddi4+0x2a2>
 80003d4:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d8:	443c      	add	r4, r7
 80003da:	eba4 0409 	sub.w	r4, r4, r9
 80003de:	fa1f f983 	uxth.w	r9, r3
 80003e2:	fbb4 f3f0 	udiv	r3, r4, r0
 80003e6:	fb00 4413 	mls	r4, r0, r3, r4
 80003ea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ee:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d907      	bls.n	8000406 <__udivmoddi4+0x1d2>
 80003f6:	193c      	adds	r4, r7, r4
 80003f8:	f103 30ff 	add.w	r0, r3, #4294967295
 80003fc:	d267      	bcs.n	80004ce <__udivmoddi4+0x29a>
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d965      	bls.n	80004ce <__udivmoddi4+0x29a>
 8000402:	3b02      	subs	r3, #2
 8000404:	443c      	add	r4, r7
 8000406:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800040a:	fba0 9302 	umull	r9, r3, r0, r2
 800040e:	eba4 040c 	sub.w	r4, r4, ip
 8000412:	429c      	cmp	r4, r3
 8000414:	46ce      	mov	lr, r9
 8000416:	469c      	mov	ip, r3
 8000418:	d351      	bcc.n	80004be <__udivmoddi4+0x28a>
 800041a:	d04e      	beq.n	80004ba <__udivmoddi4+0x286>
 800041c:	b155      	cbz	r5, 8000434 <__udivmoddi4+0x200>
 800041e:	ebb8 030e 	subs.w	r3, r8, lr
 8000422:	eb64 040c 	sbc.w	r4, r4, ip
 8000426:	fa04 f606 	lsl.w	r6, r4, r6
 800042a:	40cb      	lsrs	r3, r1
 800042c:	431e      	orrs	r6, r3
 800042e:	40cc      	lsrs	r4, r1
 8000430:	e9c5 6400 	strd	r6, r4, [r5]
 8000434:	2100      	movs	r1, #0
 8000436:	e750      	b.n	80002da <__udivmoddi4+0xa6>
 8000438:	f1c2 0320 	rsb	r3, r2, #32
 800043c:	fa20 f103 	lsr.w	r1, r0, r3
 8000440:	fa0c fc02 	lsl.w	ip, ip, r2
 8000444:	fa24 f303 	lsr.w	r3, r4, r3
 8000448:	4094      	lsls	r4, r2
 800044a:	430c      	orrs	r4, r1
 800044c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000450:	fa00 fe02 	lsl.w	lr, r0, r2
 8000454:	fa1f f78c 	uxth.w	r7, ip
 8000458:	fbb3 f0f8 	udiv	r0, r3, r8
 800045c:	fb08 3110 	mls	r1, r8, r0, r3
 8000460:	0c23      	lsrs	r3, r4, #16
 8000462:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000466:	fb00 f107 	mul.w	r1, r0, r7
 800046a:	4299      	cmp	r1, r3
 800046c:	d908      	bls.n	8000480 <__udivmoddi4+0x24c>
 800046e:	eb1c 0303 	adds.w	r3, ip, r3
 8000472:	f100 36ff 	add.w	r6, r0, #4294967295
 8000476:	d22c      	bcs.n	80004d2 <__udivmoddi4+0x29e>
 8000478:	4299      	cmp	r1, r3
 800047a:	d92a      	bls.n	80004d2 <__udivmoddi4+0x29e>
 800047c:	3802      	subs	r0, #2
 800047e:	4463      	add	r3, ip
 8000480:	1a5b      	subs	r3, r3, r1
 8000482:	b2a4      	uxth	r4, r4
 8000484:	fbb3 f1f8 	udiv	r1, r3, r8
 8000488:	fb08 3311 	mls	r3, r8, r1, r3
 800048c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000490:	fb01 f307 	mul.w	r3, r1, r7
 8000494:	42a3      	cmp	r3, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x276>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f101 36ff 	add.w	r6, r1, #4294967295
 80004a0:	d213      	bcs.n	80004ca <__udivmoddi4+0x296>
 80004a2:	42a3      	cmp	r3, r4
 80004a4:	d911      	bls.n	80004ca <__udivmoddi4+0x296>
 80004a6:	3902      	subs	r1, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	1ae4      	subs	r4, r4, r3
 80004ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004b0:	e739      	b.n	8000326 <__udivmoddi4+0xf2>
 80004b2:	4604      	mov	r4, r0
 80004b4:	e6f0      	b.n	8000298 <__udivmoddi4+0x64>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e706      	b.n	80002c8 <__udivmoddi4+0x94>
 80004ba:	45c8      	cmp	r8, r9
 80004bc:	d2ae      	bcs.n	800041c <__udivmoddi4+0x1e8>
 80004be:	ebb9 0e02 	subs.w	lr, r9, r2
 80004c2:	eb63 0c07 	sbc.w	ip, r3, r7
 80004c6:	3801      	subs	r0, #1
 80004c8:	e7a8      	b.n	800041c <__udivmoddi4+0x1e8>
 80004ca:	4631      	mov	r1, r6
 80004cc:	e7ed      	b.n	80004aa <__udivmoddi4+0x276>
 80004ce:	4603      	mov	r3, r0
 80004d0:	e799      	b.n	8000406 <__udivmoddi4+0x1d2>
 80004d2:	4630      	mov	r0, r6
 80004d4:	e7d4      	b.n	8000480 <__udivmoddi4+0x24c>
 80004d6:	46d6      	mov	lr, sl
 80004d8:	e77f      	b.n	80003da <__udivmoddi4+0x1a6>
 80004da:	4463      	add	r3, ip
 80004dc:	3802      	subs	r0, #2
 80004de:	e74d      	b.n	800037c <__udivmoddi4+0x148>
 80004e0:	4606      	mov	r6, r0
 80004e2:	4623      	mov	r3, r4
 80004e4:	4608      	mov	r0, r1
 80004e6:	e70f      	b.n	8000308 <__udivmoddi4+0xd4>
 80004e8:	3e02      	subs	r6, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	e730      	b.n	8000350 <__udivmoddi4+0x11c>
 80004ee:	bf00      	nop

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <BL_voidHandlerGetVersionCmd>:
static uint8_t u8ExcuteFlashErase(uint8_t u8SectorNumber,uint8_t u8NumberofSectors);
static uint8_t u8ExcuteMemWrite(uint8_t* copy_pu8Bbuffer,uint32_t copy_u32Address,uint32_t copy_u8Length);
static uint8_t u8ExcuteMemRead(uint32_t copy_u32Addess,uint8_t copy_u8payloadLength,uint32_t* copy_32Data);

void BL_voidHandlerGetVersionCmd(uint8_t* copy_pu8cmdPacket)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b086      	sub	sp, #24
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	uint8_t local_u8Version    =0;
 80004fc:	2300      	movs	r3, #0
 80004fe:	73fb      	strb	r3, [r7, #15]
	uint8_t local_u8CRCStatus  =0;
 8000500:	2300      	movs	r3, #0
 8000502:	75fb      	strb	r3, [r7, #23]
	uint8_t local_u8CmdLength  =0;
 8000504:	2300      	movs	r3, #0
 8000506:	75bb      	strb	r3, [r7, #22]
	uint32_t local_u32HostCRC  =0;
 8000508:	2300      	movs	r3, #0
 800050a:	613b      	str	r3, [r7, #16]

	local_u8CmdLength = copy_pu8cmdPacket[0]+1;
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	3301      	adds	r3, #1
 8000512:	75bb      	strb	r3, [r7, #22]
	local_u32HostCRC  = *((uint32_t*)(copy_pu8cmdPacket + local_u8CmdLength -4));
 8000514:	7dbb      	ldrb	r3, [r7, #22]
 8000516:	3b04      	subs	r3, #4
 8000518:	687a      	ldr	r2, [r7, #4]
 800051a:	4413      	add	r3, r2
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	613b      	str	r3, [r7, #16]

	local_u8CRCStatus = u8VerifyCRC(copy_pu8cmdPacket,local_u8CmdLength-4,local_u32HostCRC);
 8000520:	7dbb      	ldrb	r3, [r7, #22]
 8000522:	3b04      	subs	r3, #4
 8000524:	b2db      	uxtb	r3, r3
 8000526:	693a      	ldr	r2, [r7, #16]
 8000528:	4619      	mov	r1, r3
 800052a:	6878      	ldr	r0, [r7, #4]
 800052c:	f000 fa40 	bl	80009b0 <u8VerifyCRC>
 8000530:	4603      	mov	r3, r0
 8000532:	75fb      	strb	r3, [r7, #23]



	if(local_u8CRCStatus == CRC_SUCCESS)
 8000534:	7dfb      	ldrb	r3, [r7, #23]
 8000536:	2b01      	cmp	r3, #1
 8000538:	d10d      	bne.n	8000556 <BL_voidHandlerGetVersionCmd+0x62>
	{
		voidSendAck(1u);
 800053a:	2001      	movs	r0, #1
 800053c:	f000 fa76 	bl	8000a2c <voidSendAck>
		local_u8Version = BL_VERISON;
 8000540:	2301      	movs	r3, #1
 8000542:	73fb      	strb	r3, [r7, #15]

		HAL_UART_Transmit(&huart2, &local_u8Version, 1, HAL_MAX_DELAY);
 8000544:	f107 010f 	add.w	r1, r7, #15
 8000548:	f04f 33ff 	mov.w	r3, #4294967295
 800054c:	2201      	movs	r2, #1
 800054e:	4805      	ldr	r0, [pc, #20]	@ (8000564 <BL_voidHandlerGetVersionCmd+0x70>)
 8000550:	f002 fb17 	bl	8002b82 <HAL_UART_Transmit>
	{
		voidSendNack();

	}

}
 8000554:	e001      	b.n	800055a <BL_voidHandlerGetVersionCmd+0x66>
		voidSendNack();
 8000556:	f000 fa81 	bl	8000a5c <voidSendNack>
}
 800055a:	bf00      	nop
 800055c:	3718      	adds	r7, #24
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	20000030 	.word	0x20000030

08000568 <BL_voidHandlerGetHelpCmd>:
void BL_voidHandlerGetHelpCmd(uint8_t* copy_pu8cmdPacket)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b088      	sub	sp, #32
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
	uint8_t local_u8CRCStatus  =0;
 8000570:	2300      	movs	r3, #0
 8000572:	77fb      	strb	r3, [r7, #31]
	uint8_t local_u8CmdLength  =0;
 8000574:	2300      	movs	r3, #0
 8000576:	77bb      	strb	r3, [r7, #30]
	uint32_t local_u32HostCRC  =0;
 8000578:	2300      	movs	r3, #0
 800057a:	61bb      	str	r3, [r7, #24]

	local_u8CmdLength = copy_pu8cmdPacket[0]+1;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	3301      	adds	r3, #1
 8000582:	77bb      	strb	r3, [r7, #30]
	local_u32HostCRC  = *((uint32_t*)(copy_pu8cmdPacket + local_u8CmdLength -4));
 8000584:	7fbb      	ldrb	r3, [r7, #30]
 8000586:	3b04      	subs	r3, #4
 8000588:	687a      	ldr	r2, [r7, #4]
 800058a:	4413      	add	r3, r2
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	61bb      	str	r3, [r7, #24]

	local_u8CRCStatus = u8VerifyCRC(copy_pu8cmdPacket,local_u8CmdLength-4,local_u32HostCRC);
 8000590:	7fbb      	ldrb	r3, [r7, #30]
 8000592:	3b04      	subs	r3, #4
 8000594:	b2db      	uxtb	r3, r3
 8000596:	69ba      	ldr	r2, [r7, #24]
 8000598:	4619      	mov	r1, r3
 800059a:	6878      	ldr	r0, [r7, #4]
 800059c:	f000 fa08 	bl	80009b0 <u8VerifyCRC>
 80005a0:	4603      	mov	r3, r0
 80005a2:	77fb      	strb	r3, [r7, #31]



	if(local_u8CRCStatus == CRC_SUCCESS)
 80005a4:	7ffb      	ldrb	r3, [r7, #31]
 80005a6:	2b01      	cmp	r3, #1
 80005a8:	d111      	bne.n	80005ce <BL_voidHandlerGetHelpCmd+0x66>
	{
		uint8_t local_u8CMDs[] =
 80005aa:	4a0c      	ldr	r2, [pc, #48]	@ (80005dc <BL_voidHandlerGetHelpCmd+0x74>)
 80005ac:	f107 030c 	add.w	r3, r7, #12
 80005b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80005b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				BL_MEM_READ           ,
				BL_READ_SECTOR_STATUS ,
				BL_OTP_READ           ,
				BL_DIS_RW_PROTECT
		};
		voidSendAck(sizeof(local_u8CMDs));
 80005b6:	200c      	movs	r0, #12
 80005b8:	f000 fa38 	bl	8000a2c <voidSendAck>
		HAL_UART_Transmit(&huart2, local_u8CMDs, sizeof(local_u8CMDs), HAL_MAX_DELAY);
 80005bc:	f107 010c 	add.w	r1, r7, #12
 80005c0:	f04f 33ff 	mov.w	r3, #4294967295
 80005c4:	220c      	movs	r2, #12
 80005c6:	4806      	ldr	r0, [pc, #24]	@ (80005e0 <BL_voidHandlerGetHelpCmd+0x78>)
 80005c8:	f002 fadb 	bl	8002b82 <HAL_UART_Transmit>
		voidSendNack();

	}


}
 80005cc:	e001      	b.n	80005d2 <BL_voidHandlerGetHelpCmd+0x6a>
		voidSendNack();
 80005ce:	f000 fa45 	bl	8000a5c <voidSendNack>
}
 80005d2:	bf00      	nop
 80005d4:	3720      	adds	r7, #32
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	08003420 	.word	0x08003420
 80005e0:	20000030 	.word	0x20000030

080005e4 <BL_voidHandlerGetCIDCmd>:
void BL_voidHandlerGetCIDCmd(uint8_t* copy_pu8cmdPacket)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b086      	sub	sp, #24
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	uint8_t local_u8CRCStatus  =0;
 80005ec:	2300      	movs	r3, #0
 80005ee:	75fb      	strb	r3, [r7, #23]
	uint8_t local_u8CmdLength  =0;
 80005f0:	2300      	movs	r3, #0
 80005f2:	75bb      	strb	r3, [r7, #22]
	uint32_t local_u32HostCRC  =0;
 80005f4:	2300      	movs	r3, #0
 80005f6:	613b      	str	r3, [r7, #16]

	local_u8CmdLength = copy_pu8cmdPacket[0]+1;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	3301      	adds	r3, #1
 80005fe:	75bb      	strb	r3, [r7, #22]
	local_u32HostCRC  = *((uint32_t*)(copy_pu8cmdPacket + local_u8CmdLength -4));
 8000600:	7dbb      	ldrb	r3, [r7, #22]
 8000602:	3b04      	subs	r3, #4
 8000604:	687a      	ldr	r2, [r7, #4]
 8000606:	4413      	add	r3, r2
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	613b      	str	r3, [r7, #16]

	local_u8CRCStatus = u8VerifyCRC(copy_pu8cmdPacket,local_u8CmdLength-4,local_u32HostCRC);
 800060c:	7dbb      	ldrb	r3, [r7, #22]
 800060e:	3b04      	subs	r3, #4
 8000610:	b2db      	uxtb	r3, r3
 8000612:	693a      	ldr	r2, [r7, #16]
 8000614:	4619      	mov	r1, r3
 8000616:	6878      	ldr	r0, [r7, #4]
 8000618:	f000 f9ca 	bl	80009b0 <u8VerifyCRC>
 800061c:	4603      	mov	r3, r0
 800061e:	75fb      	strb	r3, [r7, #23]




	if(local_u8CRCStatus == CRC_SUCCESS)
 8000620:	7dfb      	ldrb	r3, [r7, #23]
 8000622:	2b01      	cmp	r3, #1
 8000624:	d112      	bne.n	800064c <BL_voidHandlerGetCIDCmd+0x68>
	{
		uint16_t local_u16DeviceID ;
		local_u16DeviceID=((DBGMCU_IDCODE_REG) & (0x0FFF));
 8000626:	4b0c      	ldr	r3, [pc, #48]	@ (8000658 <BL_voidHandlerGetCIDCmd+0x74>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	b29b      	uxth	r3, r3
 800062c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000630:	b29b      	uxth	r3, r3
 8000632:	81fb      	strh	r3, [r7, #14]

		voidSendAck(2u);
 8000634:	2002      	movs	r0, #2
 8000636:	f000 f9f9 	bl	8000a2c <voidSendAck>

		HAL_UART_Transmit(&huart2, (uint8_t*)&local_u16DeviceID, 2, HAL_MAX_DELAY);
 800063a:	f107 010e 	add.w	r1, r7, #14
 800063e:	f04f 33ff 	mov.w	r3, #4294967295
 8000642:	2202      	movs	r2, #2
 8000644:	4805      	ldr	r0, [pc, #20]	@ (800065c <BL_voidHandlerGetCIDCmd+0x78>)
 8000646:	f002 fa9c 	bl	8002b82 <HAL_UART_Transmit>
	{
		voidSendNack();

	}

}
 800064a:	e001      	b.n	8000650 <BL_voidHandlerGetCIDCmd+0x6c>
		voidSendNack();
 800064c:	f000 fa06 	bl	8000a5c <voidSendNack>
}
 8000650:	bf00      	nop
 8000652:	3718      	adds	r7, #24
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	e0042000 	.word	0xe0042000
 800065c:	20000030 	.word	0x20000030

08000660 <BL_voidHandlerGetRDPStatusCmd>:
void BL_voidHandlerGetRDPStatusCmd(uint8_t* copy_pu8cmdPacket)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b086      	sub	sp, #24
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
	uint8_t local_u8CRCStatus  =0;
 8000668:	2300      	movs	r3, #0
 800066a:	75fb      	strb	r3, [r7, #23]
	uint8_t local_u8CmdLength  =0;
 800066c:	2300      	movs	r3, #0
 800066e:	75bb      	strb	r3, [r7, #22]
	uint32_t local_u32HostCRC  =0;
 8000670:	2300      	movs	r3, #0
 8000672:	613b      	str	r3, [r7, #16]

	local_u8CmdLength = copy_pu8cmdPacket[0]+1;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	3301      	adds	r3, #1
 800067a:	75bb      	strb	r3, [r7, #22]
	local_u32HostCRC  = *((uint32_t*)(copy_pu8cmdPacket + local_u8CmdLength -4));
 800067c:	7dbb      	ldrb	r3, [r7, #22]
 800067e:	3b04      	subs	r3, #4
 8000680:	687a      	ldr	r2, [r7, #4]
 8000682:	4413      	add	r3, r2
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	613b      	str	r3, [r7, #16]

	local_u8CRCStatus = u8VerifyCRC(copy_pu8cmdPacket,local_u8CmdLength-4,local_u32HostCRC);
 8000688:	7dbb      	ldrb	r3, [r7, #22]
 800068a:	3b04      	subs	r3, #4
 800068c:	b2db      	uxtb	r3, r3
 800068e:	693a      	ldr	r2, [r7, #16]
 8000690:	4619      	mov	r1, r3
 8000692:	6878      	ldr	r0, [r7, #4]
 8000694:	f000 f98c 	bl	80009b0 <u8VerifyCRC>
 8000698:	4603      	mov	r3, r0
 800069a:	75fb      	strb	r3, [r7, #23]




	if(local_u8CRCStatus == CRC_SUCCESS)
 800069c:	7dfb      	ldrb	r3, [r7, #23]
 800069e:	2b01      	cmp	r3, #1
 80006a0:	d110      	bne.n	80006c4 <BL_voidHandlerGetRDPStatusCmd+0x64>
	{
		uint8_t local_u8RDPStatus = (uint8_t)((RDP_USER_OPTION_WORD>>8)&(0xFF));
 80006a2:	4b0b      	ldr	r3, [pc, #44]	@ (80006d0 <BL_voidHandlerGetRDPStatusCmd+0x70>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	0a1b      	lsrs	r3, r3, #8
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	73fb      	strb	r3, [r7, #15]

		voidSendAck(1u);
 80006ac:	2001      	movs	r0, #1
 80006ae:	f000 f9bd 	bl	8000a2c <voidSendAck>

		HAL_UART_Transmit(&huart2, &local_u8RDPStatus, 1, HAL_MAX_DELAY);
 80006b2:	f107 010f 	add.w	r1, r7, #15
 80006b6:	f04f 33ff 	mov.w	r3, #4294967295
 80006ba:	2201      	movs	r2, #1
 80006bc:	4805      	ldr	r0, [pc, #20]	@ (80006d4 <BL_voidHandlerGetRDPStatusCmd+0x74>)
 80006be:	f002 fa60 	bl	8002b82 <HAL_UART_Transmit>
	else
	{
		voidSendNack();

	}
}
 80006c2:	e001      	b.n	80006c8 <BL_voidHandlerGetRDPStatusCmd+0x68>
		voidSendNack();
 80006c4:	f000 f9ca 	bl	8000a5c <voidSendNack>
}
 80006c8:	bf00      	nop
 80006ca:	3718      	adds	r7, #24
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	1fffc000 	.word	0x1fffc000
 80006d4:	20000030 	.word	0x20000030

080006d8 <BL_voidHandlerGoToAdressCmd>:
void BL_voidHandlerGoToAdressCmd(uint8_t* copy_pu8cmdPacket)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b088      	sub	sp, #32
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
	uint8_t local_u8CRCStatus  =0;
 80006e0:	2300      	movs	r3, #0
 80006e2:	77fb      	strb	r3, [r7, #31]
	uint8_t local_u8CmdLength  =0;
 80006e4:	2300      	movs	r3, #0
 80006e6:	77bb      	strb	r3, [r7, #30]
	uint32_t local_u32HostCRC  =0;
 80006e8:	2300      	movs	r3, #0
 80006ea:	61bb      	str	r3, [r7, #24]

	local_u8CmdLength = copy_pu8cmdPacket[0]+1;
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	3301      	adds	r3, #1
 80006f2:	77bb      	strb	r3, [r7, #30]
	local_u32HostCRC  = *((uint32_t*)(copy_pu8cmdPacket + local_u8CmdLength -4));
 80006f4:	7fbb      	ldrb	r3, [r7, #30]
 80006f6:	3b04      	subs	r3, #4
 80006f8:	687a      	ldr	r2, [r7, #4]
 80006fa:	4413      	add	r3, r2
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	61bb      	str	r3, [r7, #24]

	local_u8CRCStatus = u8VerifyCRC(copy_pu8cmdPacket,local_u8CmdLength-4,local_u32HostCRC);
 8000700:	7fbb      	ldrb	r3, [r7, #30]
 8000702:	3b04      	subs	r3, #4
 8000704:	b2db      	uxtb	r3, r3
 8000706:	69ba      	ldr	r2, [r7, #24]
 8000708:	4619      	mov	r1, r3
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f000 f950 	bl	80009b0 <u8VerifyCRC>
 8000710:	4603      	mov	r3, r0
 8000712:	77fb      	strb	r3, [r7, #31]




	if(local_u8CRCStatus == CRC_SUCCESS)
 8000714:	7ffb      	ldrb	r3, [r7, #31]
 8000716:	2b01      	cmp	r3, #1
 8000718:	d129      	bne.n	800076e <BL_voidHandlerGoToAdressCmd+0x96>
	{

		uint32_t local_u32Adress = *((uint32_t*)&copy_pu8cmdPacket[2]);
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000720:	617b      	str	r3, [r7, #20]
		uint8_t local_u8AdressStatus = u8ValidateAdress( local_u32Adress);
 8000722:	6978      	ldr	r0, [r7, #20]
 8000724:	f000 f9ac 	bl	8000a80 <u8ValidateAdress>
 8000728:	4603      	mov	r3, r0
 800072a:	73fb      	strb	r3, [r7, #15]

		voidSendAck(1u);
 800072c:	2001      	movs	r0, #1
 800072e:	f000 f97d 	bl	8000a2c <voidSendAck>

		if (local_u8AdressStatus == VALID_ADRESS) {
 8000732:	7bfb      	ldrb	r3, [r7, #15]
 8000734:	2b01      	cmp	r3, #1
 8000736:	d111      	bne.n	800075c <BL_voidHandlerGoToAdressCmd+0x84>

			void(*local_pvFunPtr)(void) = NULL;
 8000738:	2300      	movs	r3, #0
 800073a:	613b      	str	r3, [r7, #16]
			local_u32Adress++;//increment address by 1 to make t bit
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	3301      	adds	r3, #1
 8000740:	617b      	str	r3, [r7, #20]
			local_pvFunPtr = (void*)local_u32Adress;
 8000742:	697b      	ldr	r3, [r7, #20]
 8000744:	613b      	str	r3, [r7, #16]
			HAL_UART_Transmit(&huart2, &local_u8AdressStatus, 1, HAL_MAX_DELAY);
 8000746:	f107 010f 	add.w	r1, r7, #15
 800074a:	f04f 33ff 	mov.w	r3, #4294967295
 800074e:	2201      	movs	r2, #1
 8000750:	480a      	ldr	r0, [pc, #40]	@ (800077c <BL_voidHandlerGoToAdressCmd+0xa4>)
 8000752:	f002 fa16 	bl	8002b82 <HAL_UART_Transmit>

			local_pvFunPtr();
 8000756:	693b      	ldr	r3, [r7, #16]
 8000758:	4798      	blx	r3
	else
	{
		voidSendNack();

	}
}
 800075a:	e00a      	b.n	8000772 <BL_voidHandlerGoToAdressCmd+0x9a>
			HAL_UART_Transmit(&huart2, &local_u8AdressStatus, 1, HAL_MAX_DELAY);
 800075c:	f107 010f 	add.w	r1, r7, #15
 8000760:	f04f 33ff 	mov.w	r3, #4294967295
 8000764:	2201      	movs	r2, #1
 8000766:	4805      	ldr	r0, [pc, #20]	@ (800077c <BL_voidHandlerGoToAdressCmd+0xa4>)
 8000768:	f002 fa0b 	bl	8002b82 <HAL_UART_Transmit>
}
 800076c:	e001      	b.n	8000772 <BL_voidHandlerGoToAdressCmd+0x9a>
		voidSendNack();
 800076e:	f000 f975 	bl	8000a5c <voidSendNack>
}
 8000772:	bf00      	nop
 8000774:	3720      	adds	r7, #32
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	20000030 	.word	0x20000030

08000780 <BL_voidHandlerFlashEraseCmd>:
void BL_voidHandlerFlashEraseCmd(uint8_t* copy_pu8cmdPacket)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
	uint8_t local_u8CRCStatus  =0;
 8000788:	2300      	movs	r3, #0
 800078a:	75fb      	strb	r3, [r7, #23]
	uint8_t local_u8CmdLength  =0;
 800078c:	2300      	movs	r3, #0
 800078e:	75bb      	strb	r3, [r7, #22]
	uint32_t local_u32HostCRC  =0;
 8000790:	2300      	movs	r3, #0
 8000792:	613b      	str	r3, [r7, #16]

	local_u8CmdLength = copy_pu8cmdPacket[0]+1;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	3301      	adds	r3, #1
 800079a:	75bb      	strb	r3, [r7, #22]
	local_u32HostCRC  = *((uint32_t*)(copy_pu8cmdPacket + local_u8CmdLength -4));
 800079c:	7dbb      	ldrb	r3, [r7, #22]
 800079e:	3b04      	subs	r3, #4
 80007a0:	687a      	ldr	r2, [r7, #4]
 80007a2:	4413      	add	r3, r2
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	613b      	str	r3, [r7, #16]

	local_u8CRCStatus = u8VerifyCRC(copy_pu8cmdPacket,local_u8CmdLength-4,local_u32HostCRC);
 80007a8:	7dbb      	ldrb	r3, [r7, #22]
 80007aa:	3b04      	subs	r3, #4
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	693a      	ldr	r2, [r7, #16]
 80007b0:	4619      	mov	r1, r3
 80007b2:	6878      	ldr	r0, [r7, #4]
 80007b4:	f000 f8fc 	bl	80009b0 <u8VerifyCRC>
 80007b8:	4603      	mov	r3, r0
 80007ba:	75fb      	strb	r3, [r7, #23]




	if(local_u8CRCStatus == CRC_SUCCESS)
 80007bc:	7dfb      	ldrb	r3, [r7, #23]
 80007be:	2b01      	cmp	r3, #1
 80007c0:	d123      	bne.n	800080a <BL_voidHandlerFlashEraseCmd+0x8a>
	{

		uint8_t local_u8EraseStatus =0;
 80007c2:	2300      	movs	r3, #0
 80007c4:	73fb      	strb	r3, [r7, #15]
		voidSendAck(1u);
 80007c6:	2001      	movs	r0, #1
 80007c8:	f000 f930 	bl	8000a2c <voidSendAck>

		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80007cc:	2201      	movs	r2, #1
 80007ce:	2120      	movs	r1, #32
 80007d0:	4811      	ldr	r0, [pc, #68]	@ (8000818 <BL_voidHandlerFlashEraseCmd+0x98>)
 80007d2:	f001 fb87 	bl	8001ee4 <HAL_GPIO_WritePin>
		local_u8EraseStatus = u8ExcuteFlashErase(copy_pu8cmdPacket[2],copy_pu8cmdPacket[3]);
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	3302      	adds	r3, #2
 80007da:	781a      	ldrb	r2, [r3, #0]
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	3303      	adds	r3, #3
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	4619      	mov	r1, r3
 80007e4:	4610      	mov	r0, r2
 80007e6:	f000 f975 	bl	8000ad4 <u8ExcuteFlashErase>
 80007ea:	4603      	mov	r3, r0
 80007ec:	73fb      	strb	r3, [r7, #15]
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2120      	movs	r1, #32
 80007f2:	4809      	ldr	r0, [pc, #36]	@ (8000818 <BL_voidHandlerFlashEraseCmd+0x98>)
 80007f4:	f001 fb76 	bl	8001ee4 <HAL_GPIO_WritePin>

		HAL_UART_Transmit(&huart2, &local_u8EraseStatus, 1, HAL_MAX_DELAY);
 80007f8:	f107 010f 	add.w	r1, r7, #15
 80007fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000800:	2201      	movs	r2, #1
 8000802:	4806      	ldr	r0, [pc, #24]	@ (800081c <BL_voidHandlerFlashEraseCmd+0x9c>)
 8000804:	f002 f9bd 	bl	8002b82 <HAL_UART_Transmit>
	{
		voidSendNack();

	}

}
 8000808:	e001      	b.n	800080e <BL_voidHandlerFlashEraseCmd+0x8e>
		voidSendNack();
 800080a:	f000 f927 	bl	8000a5c <voidSendNack>
}
 800080e:	bf00      	nop
 8000810:	3718      	adds	r7, #24
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	40020000 	.word	0x40020000
 800081c:	20000030 	.word	0x20000030

08000820 <BL_voidHandlerMemWriteCmd>:
void BL_voidHandlerMemWriteCmd(uint8_t* copy_pu8cmdPacket)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
	uint8_t local_u8CRCStatus  =0;
 8000828:	2300      	movs	r3, #0
 800082a:	75fb      	strb	r3, [r7, #23]
	uint8_t local_u8CmdLength  =0;
 800082c:	2300      	movs	r3, #0
 800082e:	75bb      	strb	r3, [r7, #22]
	uint32_t local_u32HostCRC  =0;
 8000830:	2300      	movs	r3, #0
 8000832:	613b      	str	r3, [r7, #16]

	local_u8CmdLength = copy_pu8cmdPacket[0]+1;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	3301      	adds	r3, #1
 800083a:	75bb      	strb	r3, [r7, #22]
	local_u32HostCRC  = *((uint32_t*)(copy_pu8cmdPacket + local_u8CmdLength -4));
 800083c:	7dbb      	ldrb	r3, [r7, #22]
 800083e:	3b04      	subs	r3, #4
 8000840:	687a      	ldr	r2, [r7, #4]
 8000842:	4413      	add	r3, r2
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	613b      	str	r3, [r7, #16]

	local_u8CRCStatus = u8VerifyCRC(copy_pu8cmdPacket,local_u8CmdLength-4,local_u32HostCRC);
 8000848:	7dbb      	ldrb	r3, [r7, #22]
 800084a:	3b04      	subs	r3, #4
 800084c:	b2db      	uxtb	r3, r3
 800084e:	693a      	ldr	r2, [r7, #16]
 8000850:	4619      	mov	r1, r3
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	f000 f8ac 	bl	80009b0 <u8VerifyCRC>
 8000858:	4603      	mov	r3, r0
 800085a:	75fb      	strb	r3, [r7, #23]



	if(local_u8CRCStatus == CRC_SUCCESS)
 800085c:	7dfb      	ldrb	r3, [r7, #23]
 800085e:	2b01      	cmp	r3, #1
 8000860:	d126      	bne.n	80008b0 <BL_voidHandlerMemWriteCmd+0x90>
	{
		voidSendAck(1u);
 8000862:	2001      	movs	r0, #1
 8000864:	f000 f8e2 	bl	8000a2c <voidSendAck>

		uint8_t local_u8WritingStatus ;
		uint32_t local_u32Addess = *((uint32_t*)&copy_pu8cmdPacket[2]);
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800086e:	60fb      	str	r3, [r7, #12]

		uint8_t lacal_u8AddressStatus =u8ValidateAdress(local_u32Addess) ;
 8000870:	68f8      	ldr	r0, [r7, #12]
 8000872:	f000 f905 	bl	8000a80 <u8ValidateAdress>
 8000876:	4603      	mov	r3, r0
 8000878:	72fb      	strb	r3, [r7, #11]
		if (lacal_u8AddressStatus == VALID_ADRESS)
 800087a:	7afb      	ldrb	r3, [r7, #11]
 800087c:	2b01      	cmp	r3, #1
 800087e:	d10c      	bne.n	800089a <BL_voidHandlerMemWriteCmd+0x7a>
		{
			uint8_t local_u8payloadLength = copy_pu8cmdPacket[6];
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	799b      	ldrb	r3, [r3, #6]
 8000884:	72bb      	strb	r3, [r7, #10]
			local_u8WritingStatus = u8ExcuteMemWrite(&copy_pu8cmdPacket[7],local_u32Addess,local_u8payloadLength);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	3307      	adds	r3, #7
 800088a:	7aba      	ldrb	r2, [r7, #10]
 800088c:	68f9      	ldr	r1, [r7, #12]
 800088e:	4618      	mov	r0, r3
 8000890:	f000 f972 	bl	8000b78 <u8ExcuteMemWrite>
 8000894:	4603      	mov	r3, r0
 8000896:	727b      	strb	r3, [r7, #9]
 8000898:	e001      	b.n	800089e <BL_voidHandlerMemWriteCmd+0x7e>

		}
		else
		{
			local_u8WritingStatus = WRITING_ERROR;
 800089a:	2300      	movs	r3, #0
 800089c:	727b      	strb	r3, [r7, #9]
		}
		HAL_UART_Transmit(&huart2, &local_u8WritingStatus, 1, HAL_MAX_DELAY);
 800089e:	f107 0109 	add.w	r1, r7, #9
 80008a2:	f04f 33ff 	mov.w	r3, #4294967295
 80008a6:	2201      	movs	r2, #1
 80008a8:	4804      	ldr	r0, [pc, #16]	@ (80008bc <BL_voidHandlerMemWriteCmd+0x9c>)
 80008aa:	f002 f96a 	bl	8002b82 <HAL_UART_Transmit>
	{
		voidSendNack();

	}

}
 80008ae:	e001      	b.n	80008b4 <BL_voidHandlerMemWriteCmd+0x94>
		voidSendNack();
 80008b0:	f000 f8d4 	bl	8000a5c <voidSendNack>
}
 80008b4:	bf00      	nop
 80008b6:	3718      	adds	r7, #24
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	20000030 	.word	0x20000030

080008c0 <BL_voidHandlerEnRwProtectCmd>:
void BL_voidHandlerEnRwProtectCmd(uint8_t* copy_pu8cmdPacket)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]

}
 80008c8:	bf00      	nop
 80008ca:	370c      	adds	r7, #12
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <BL_voidHandlerMemReadCmd>:
void BL_voidHandlerMemReadCmd(uint8_t* copy_pu8cmdPacket)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b088      	sub	sp, #32
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
	uint8_t local_u8CRCStatus  =0;
 80008dc:	2300      	movs	r3, #0
 80008de:	77fb      	strb	r3, [r7, #31]
	uint8_t local_u8CmdLength  =0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	77bb      	strb	r3, [r7, #30]
	uint32_t local_u32HostCRC  =0;
 80008e4:	2300      	movs	r3, #0
 80008e6:	61bb      	str	r3, [r7, #24]

	local_u8CmdLength = copy_pu8cmdPacket[0]+1;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	3301      	adds	r3, #1
 80008ee:	77bb      	strb	r3, [r7, #30]
	local_u32HostCRC  = *((uint32_t*)(copy_pu8cmdPacket + local_u8CmdLength -4));
 80008f0:	7fbb      	ldrb	r3, [r7, #30]
 80008f2:	3b04      	subs	r3, #4
 80008f4:	687a      	ldr	r2, [r7, #4]
 80008f6:	4413      	add	r3, r2
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	61bb      	str	r3, [r7, #24]

	local_u8CRCStatus = u8VerifyCRC(copy_pu8cmdPacket,local_u8CmdLength-4,local_u32HostCRC);
 80008fc:	7fbb      	ldrb	r3, [r7, #30]
 80008fe:	3b04      	subs	r3, #4
 8000900:	b2db      	uxtb	r3, r3
 8000902:	69ba      	ldr	r2, [r7, #24]
 8000904:	4619      	mov	r1, r3
 8000906:	6878      	ldr	r0, [r7, #4]
 8000908:	f000 f852 	bl	80009b0 <u8VerifyCRC>
 800090c:	4603      	mov	r3, r0
 800090e:	77fb      	strb	r3, [r7, #31]



	if(local_u8CRCStatus == CRC_SUCCESS)
 8000910:	7ffb      	ldrb	r3, [r7, #31]
 8000912:	2b01      	cmp	r3, #1
 8000914:	d126      	bne.n	8000964 <BL_voidHandlerMemReadCmd+0x90>
	{
		voidSendAck(1u);
 8000916:	2001      	movs	r0, #1
 8000918:	f000 f888 	bl	8000a2c <voidSendAck>

		uint8_t local_u8ReadStatus ;
		uint32_t local_u32Addess = *((uint32_t*)&copy_pu8cmdPacket[2]);
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000922:	617b      	str	r3, [r7, #20]
		uint32_t local_u32Data ;

		uint8_t lacal_u8AddressStatus =u8ValidateAdress(local_u32Addess) ;
 8000924:	6978      	ldr	r0, [r7, #20]
 8000926:	f000 f8ab 	bl	8000a80 <u8ValidateAdress>
 800092a:	4603      	mov	r3, r0
 800092c:	74fb      	strb	r3, [r7, #19]
		if (lacal_u8AddressStatus == VALID_ADRESS)
 800092e:	7cfb      	ldrb	r3, [r7, #19]
 8000930:	2b01      	cmp	r3, #1
 8000932:	d10c      	bne.n	800094e <BL_voidHandlerMemReadCmd+0x7a>
		{
			uint8_t local_u8payloadLength = copy_pu8cmdPacket[6];
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	799b      	ldrb	r3, [r3, #6]
 8000938:	74bb      	strb	r3, [r7, #18]
			local_u8ReadStatus = u8ExcuteMemRead(local_u32Addess,local_u8payloadLength,&local_u32Data);
 800093a:	f107 020c 	add.w	r2, r7, #12
 800093e:	7cbb      	ldrb	r3, [r7, #18]
 8000940:	4619      	mov	r1, r3
 8000942:	6978      	ldr	r0, [r7, #20]
 8000944:	f000 f968 	bl	8000c18 <u8ExcuteMemRead>
 8000948:	4603      	mov	r3, r0
 800094a:	747b      	strb	r3, [r7, #17]
 800094c:	e001      	b.n	8000952 <BL_voidHandlerMemReadCmd+0x7e>

		}
		else
		{
			local_u8ReadStatus = READING_ERROR;
 800094e:	2300      	movs	r3, #0
 8000950:	747b      	strb	r3, [r7, #17]
		}
		HAL_UART_Transmit(&huart2, &local_u8ReadStatus, 1, HAL_MAX_DELAY);
 8000952:	f107 0111 	add.w	r1, r7, #17
 8000956:	f04f 33ff 	mov.w	r3, #4294967295
 800095a:	2201      	movs	r2, #1
 800095c:	4804      	ldr	r0, [pc, #16]	@ (8000970 <BL_voidHandlerMemReadCmd+0x9c>)
 800095e:	f002 f910 	bl	8002b82 <HAL_UART_Transmit>
	{
		voidSendNack();

	}

}
 8000962:	e001      	b.n	8000968 <BL_voidHandlerMemReadCmd+0x94>
		voidSendNack();
 8000964:	f000 f87a 	bl	8000a5c <voidSendNack>
}
 8000968:	bf00      	nop
 800096a:	3720      	adds	r7, #32
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	20000030 	.word	0x20000030

08000974 <BL_voidHandlerReadSectorStatusCmd>:
void BL_voidHandlerReadSectorStatusCmd(uint8_t* copy_pu8cmdPacket)
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]

}
 800097c:	bf00      	nop
 800097e:	370c      	adds	r7, #12
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr

08000988 <BL_voidHandlerOTPReadCmd>:
void BL_voidHandlerOTPReadCmd(uint8_t* copy_pu8cmdPacket)
{
 8000988:	b480      	push	{r7}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]

}
 8000990:	bf00      	nop
 8000992:	370c      	adds	r7, #12
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr

0800099c <BL_voidHandlerDisRwProtectCmd>:
void BL_voidHandlerDisRwProtectCmd(uint8_t* copy_pu8cmdPacket)
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]

}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <u8VerifyCRC>:
static uint8_t u8VerifyCRC(uint8_t* copy_pu8DataArr,uint8_t copy_u8Length,uint32_t copy_u32HostCRC)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b088      	sub	sp, #32
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	460b      	mov	r3, r1
 80009ba:	607a      	str	r2, [r7, #4]
 80009bc:	72fb      	strb	r3, [r7, #11]
	uint8_t status = 0;
 80009be:	2300      	movs	r3, #0
 80009c0:	77fb      	strb	r3, [r7, #31]
	uint8_t i =0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	77bb      	strb	r3, [r7, #30]
	uint32_t local_temp =0;
 80009c6:	2300      	movs	r3, #0
 80009c8:	617b      	str	r3, [r7, #20]
	uint32_t local_u32AccCRC =0 ;
 80009ca:	2300      	movs	r3, #0
 80009cc:	61bb      	str	r3, [r7, #24]
	for(i=0;i<copy_u8Length;i++)
 80009ce:	2300      	movs	r3, #0
 80009d0:	77bb      	strb	r3, [r7, #30]
 80009d2:	e00f      	b.n	80009f4 <u8VerifyCRC+0x44>
	{
		local_temp = copy_pu8DataArr[i];
 80009d4:	7fbb      	ldrb	r3, [r7, #30]
 80009d6:	68fa      	ldr	r2, [r7, #12]
 80009d8:	4413      	add	r3, r2
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	617b      	str	r3, [r7, #20]
		local_u32AccCRC= HAL_CRC_Accumulate(&hcrc, &local_temp, 1);
 80009de:	f107 0314 	add.w	r3, r7, #20
 80009e2:	2201      	movs	r2, #1
 80009e4:	4619      	mov	r1, r3
 80009e6:	4810      	ldr	r0, [pc, #64]	@ (8000a28 <u8VerifyCRC+0x78>)
 80009e8:	f000 fdbd 	bl	8001566 <HAL_CRC_Accumulate>
 80009ec:	61b8      	str	r0, [r7, #24]
	for(i=0;i<copy_u8Length;i++)
 80009ee:	7fbb      	ldrb	r3, [r7, #30]
 80009f0:	3301      	adds	r3, #1
 80009f2:	77bb      	strb	r3, [r7, #30]
 80009f4:	7fba      	ldrb	r2, [r7, #30]
 80009f6:	7afb      	ldrb	r3, [r7, #11]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	d3eb      	bcc.n	80009d4 <u8VerifyCRC+0x24>

	}
	__HAL_CRC_DR_RESET(&hcrc);
 80009fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000a28 <u8VerifyCRC+0x78>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	689a      	ldr	r2, [r3, #8]
 8000a02:	4b09      	ldr	r3, [pc, #36]	@ (8000a28 <u8VerifyCRC+0x78>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	f042 0201 	orr.w	r2, r2, #1
 8000a0a:	609a      	str	r2, [r3, #8]
	if (local_u32AccCRC == copy_u32HostCRC) {
 8000a0c:	69ba      	ldr	r2, [r7, #24]
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d102      	bne.n	8000a1a <u8VerifyCRC+0x6a>
		status =CRC_SUCCESS;
 8000a14:	2301      	movs	r3, #1
 8000a16:	77fb      	strb	r3, [r7, #31]
 8000a18:	e001      	b.n	8000a1e <u8VerifyCRC+0x6e>
	}
	else
	{
		status =CRC_FAIL;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	77fb      	strb	r3, [r7, #31]
	}




	return status;
 8000a1e:	7ffb      	ldrb	r3, [r7, #31]
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3720      	adds	r7, #32
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000028 	.word	0x20000028

08000a2c <voidSendAck>:
static void voidSendAck(uint8_t local_u8ReplyLength)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	71fb      	strb	r3, [r7, #7]


	uint8_t local_u8AckBuffer[2] = {BL_ACK,local_u8ReplyLength};
 8000a36:	23a5      	movs	r3, #165	@ 0xa5
 8000a38:	733b      	strb	r3, [r7, #12]
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(&huart2, local_u8AckBuffer, 2, HAL_MAX_DELAY);
 8000a3e:	f107 010c 	add.w	r1, r7, #12
 8000a42:	f04f 33ff 	mov.w	r3, #4294967295
 8000a46:	2202      	movs	r2, #2
 8000a48:	4803      	ldr	r0, [pc, #12]	@ (8000a58 <voidSendAck+0x2c>)
 8000a4a:	f002 f89a 	bl	8002b82 <HAL_UART_Transmit>

}
 8000a4e:	bf00      	nop
 8000a50:	3710      	adds	r7, #16
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	20000030 	.word	0x20000030

08000a5c <voidSendNack>:
static void voidSendNack(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
	uint8_t local_u8Nack = BL_NACK;
 8000a62:	237f      	movs	r3, #127	@ 0x7f
 8000a64:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart2,&local_u8Nack,1,HAL_MAX_DELAY);
 8000a66:	1df9      	adds	r1, r7, #7
 8000a68:	f04f 33ff 	mov.w	r3, #4294967295
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	4803      	ldr	r0, [pc, #12]	@ (8000a7c <voidSendNack+0x20>)
 8000a70:	f002 f887 	bl	8002b82 <HAL_UART_Transmit>
}
 8000a74:	bf00      	nop
 8000a76:	3708      	adds	r7, #8
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	20000030 	.word	0x20000030

08000a80 <u8ValidateAdress>:
static uint8_t u8ValidateAdress(uint32_t copy_u32Address)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]


	uint8_t local_u8AddressStatus = INVALID_ADRESS;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	73fb      	strb	r3, [r7, #15]

	if(((copy_u32Address >= FLASH_BASE) && (copy_u32Address < FLASH_END)) )
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8000a92:	d306      	bcc.n	8000aa2 <u8ValidateAdress+0x22>
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	4a0d      	ldr	r2, [pc, #52]	@ (8000acc <u8ValidateAdress+0x4c>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d202      	bcs.n	8000aa2 <u8ValidateAdress+0x22>
	{

		local_u8AddressStatus =VALID_ADRESS;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	73fb      	strb	r3, [r7, #15]
 8000aa0:	e00c      	b.n	8000abc <u8ValidateAdress+0x3c>

	}
	else if(((copy_u32Address >= SRAM1_BASE) && (copy_u32Address < (SRAM1_BASE+(128*1024)))) )
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000aa8:	d306      	bcc.n	8000ab8 <u8ValidateAdress+0x38>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	4a08      	ldr	r2, [pc, #32]	@ (8000ad0 <u8ValidateAdress+0x50>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d802      	bhi.n	8000ab8 <u8ValidateAdress+0x38>
	{

		local_u8AddressStatus =VALID_ADRESS;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	73fb      	strb	r3, [r7, #15]
 8000ab6:	e001      	b.n	8000abc <u8ValidateAdress+0x3c>

	}
	else
	{
		local_u8AddressStatus =INVALID_ADRESS;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	73fb      	strb	r3, [r7, #15]

	}
	return local_u8AddressStatus ;
 8000abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3714      	adds	r7, #20
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	0807ffff 	.word	0x0807ffff
 8000ad0:	2001ffff 	.word	0x2001ffff

08000ad4 <u8ExcuteFlashErase>:
static uint8_t u8ExcuteFlashErase(uint8_t u8SectorNumber,uint8_t u8NumberofSectors)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b08a      	sub	sp, #40	@ 0x28
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	4603      	mov	r3, r0
 8000adc:	460a      	mov	r2, r1
 8000ade:	71fb      	strb	r3, [r7, #7]
 8000ae0:	4613      	mov	r3, r2
 8000ae2:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef local_ErrorState = HAL_OK;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if((u8NumberofSectors>8)&&(u8NumberofSectors !=0xff))
 8000aea:	79bb      	ldrb	r3, [r7, #6]
 8000aec:	2b08      	cmp	r3, #8
 8000aee:	d906      	bls.n	8000afe <u8ExcuteFlashErase+0x2a>
 8000af0:	79bb      	ldrb	r3, [r7, #6]
 8000af2:	2bff      	cmp	r3, #255	@ 0xff
 8000af4:	d003      	beq.n	8000afe <u8ExcuteFlashErase+0x2a>
	{
		local_ErrorState = HAL_ERROR;
 8000af6:	2301      	movs	r3, #1
 8000af8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000afc:	e035      	b.n	8000b6a <u8ExcuteFlashErase+0x96>
	}
	else if((u8SectorNumber>7)&&(u8SectorNumber !=0xff))
 8000afe:	79fb      	ldrb	r3, [r7, #7]
 8000b00:	2b07      	cmp	r3, #7
 8000b02:	d906      	bls.n	8000b12 <u8ExcuteFlashErase+0x3e>
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	2bff      	cmp	r3, #255	@ 0xff
 8000b08:	d003      	beq.n	8000b12 <u8ExcuteFlashErase+0x3e>
	{
		local_ErrorState = HAL_ERROR;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000b10:	e02b      	b.n	8000b6a <u8ExcuteFlashErase+0x96>
	}
	else
	{
		FLASH_EraseInitTypeDef local_myErase ;
		uint32_t local_u32SectorError;
		if(u8SectorNumber ==0xff)
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	2bff      	cmp	r3, #255	@ 0xff
 8000b16:	d102      	bne.n	8000b1e <u8ExcuteFlashErase+0x4a>
		{
			local_myErase.TypeErase=FLASH_TYPEERASE_MASSERASE;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	613b      	str	r3, [r7, #16]
 8000b1c:	e012      	b.n	8000b44 <u8ExcuteFlashErase+0x70>
		}
		else
		{
			uint8_t local_u8RemainingSector = 8 - u8SectorNumber;
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	f1c3 0308 	rsb	r3, r3, #8
 8000b24:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if(u8NumberofSectors > local_u8RemainingSector )
 8000b28:	79ba      	ldrb	r2, [r7, #6]
 8000b2a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	d902      	bls.n	8000b38 <u8ExcuteFlashErase+0x64>
			{
				u8NumberofSectors = local_u8RemainingSector;
 8000b32:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000b36:	71bb      	strb	r3, [r7, #6]
			}
			local_myErase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	613b      	str	r3, [r7, #16]
			local_myErase.NbSectors = u8NumberofSectors;
 8000b3c:	79bb      	ldrb	r3, [r7, #6]
 8000b3e:	61fb      	str	r3, [r7, #28]
			local_myErase.Sector    = u8SectorNumber;
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	61bb      	str	r3, [r7, #24]
		}
		local_myErase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000b44:	2302      	movs	r3, #2
 8000b46:	623b      	str	r3, [r7, #32]
		local_myErase.Banks = FLASH_BANK_1;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	617b      	str	r3, [r7, #20]
		HAL_FLASH_Unlock();
 8000b4c:	f000 fd8a 	bl	8001664 <HAL_FLASH_Unlock>
		local_ErrorState = HAL_FLASHEx_Erase(&local_myErase, &local_u32SectorError) ;
 8000b50:	f107 020c 	add.w	r2, r7, #12
 8000b54:	f107 0310 	add.w	r3, r7, #16
 8000b58:	4611      	mov	r1, r2
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f000 fef4 	bl	8001948 <HAL_FLASHEx_Erase>
 8000b60:	4603      	mov	r3, r0
 8000b62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		HAL_FLASH_Lock();
 8000b66:	f000 fd9f 	bl	80016a8 <HAL_FLASH_Lock>
	}


	return local_ErrorState;
 8000b6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3728      	adds	r7, #40	@ 0x28
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
	...

08000b78 <u8ExcuteMemWrite>:
static uint8_t u8ExcuteMemWrite(uint8_t* copy_pu8Bbuffer,uint32_t copy_u32Address,uint32_t copy_u8Length)
{
 8000b78:	b5b0      	push	{r4, r5, r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	60f8      	str	r0, [r7, #12]
 8000b80:	60b9      	str	r1, [r7, #8]
 8000b82:	607a      	str	r2, [r7, #4]
	uint8_t local_u8ErrorStatus = HAL_OK;
 8000b84:	2300      	movs	r3, #0
 8000b86:	75fb      	strb	r3, [r7, #23]

	if ((copy_u32Address >= FLASH_BASE )&&(copy_u32Address <= FLASH_END))
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8000b8e:	d326      	bcc.n	8000bde <u8ExcuteMemWrite+0x66>
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	4a20      	ldr	r2, [pc, #128]	@ (8000c14 <u8ExcuteMemWrite+0x9c>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d822      	bhi.n	8000bde <u8ExcuteMemWrite+0x66>
	{
		uint8_t local_u8Iterator =0 ;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	75bb      	strb	r3, [r7, #22]
		/*unloch the flash */
		HAL_FLASH_Unlock();
 8000b9c:	f000 fd62 	bl	8001664 <HAL_FLASH_Unlock>
		for(local_u8Iterator =0 ;local_u8Iterator <copy_u8Length;local_u8Iterator++)
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	75bb      	strb	r3, [r7, #22]
 8000ba4:	e014      	b.n	8000bd0 <u8ExcuteMemWrite+0x58>
		{
			local_u8ErrorStatus=HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, copy_u32Address+local_u8Iterator,(uint64_t)copy_pu8Bbuffer[local_u8Iterator]);
 8000ba6:	7dba      	ldrb	r2, [r7, #22]
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	18d1      	adds	r1, r2, r3
 8000bac:	7dbb      	ldrb	r3, [r7, #22]
 8000bae:	68fa      	ldr	r2, [r7, #12]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	461c      	mov	r4, r3
 8000bba:	4615      	mov	r5, r2
 8000bbc:	4622      	mov	r2, r4
 8000bbe:	462b      	mov	r3, r5
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f000 fcfb 	bl	80015bc <HAL_FLASH_Program>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	75fb      	strb	r3, [r7, #23]
		for(local_u8Iterator =0 ;local_u8Iterator <copy_u8Length;local_u8Iterator++)
 8000bca:	7dbb      	ldrb	r3, [r7, #22]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	75bb      	strb	r3, [r7, #22]
 8000bd0:	7dbb      	ldrb	r3, [r7, #22]
 8000bd2:	687a      	ldr	r2, [r7, #4]
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	d8e6      	bhi.n	8000ba6 <u8ExcuteMemWrite+0x2e>
		}
		/*unloch the flash */
		HAL_FLASH_Lock();
 8000bd8:	f000 fd66 	bl	80016a8 <HAL_FLASH_Lock>
	{
 8000bdc:	e015      	b.n	8000c0a <u8ExcuteMemWrite+0x92>

	}
	else
	{
		uint8_t  local_u8Iterator =0 ;
 8000bde:	2300      	movs	r3, #0
 8000be0:	757b      	strb	r3, [r7, #21]
		uint8_t* local_pu8Dest = (uint8_t*)copy_u32Address;
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	613b      	str	r3, [r7, #16]
		for(local_u8Iterator =0 ;local_u8Iterator <copy_u8Length;local_u8Iterator++)
 8000be6:	2300      	movs	r3, #0
 8000be8:	757b      	strb	r3, [r7, #21]
 8000bea:	e00a      	b.n	8000c02 <u8ExcuteMemWrite+0x8a>
		{
			local_pu8Dest[local_u8Iterator] = copy_pu8Bbuffer[local_u8Iterator];
 8000bec:	7d7b      	ldrb	r3, [r7, #21]
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	441a      	add	r2, r3
 8000bf2:	7d7b      	ldrb	r3, [r7, #21]
 8000bf4:	6939      	ldr	r1, [r7, #16]
 8000bf6:	440b      	add	r3, r1
 8000bf8:	7812      	ldrb	r2, [r2, #0]
 8000bfa:	701a      	strb	r2, [r3, #0]
		for(local_u8Iterator =0 ;local_u8Iterator <copy_u8Length;local_u8Iterator++)
 8000bfc:	7d7b      	ldrb	r3, [r7, #21]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	757b      	strb	r3, [r7, #21]
 8000c02:	7d7b      	ldrb	r3, [r7, #21]
 8000c04:	687a      	ldr	r2, [r7, #4]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d8f0      	bhi.n	8000bec <u8ExcuteMemWrite+0x74>
		}
	}

	return local_u8ErrorStatus;
 8000c0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	3718      	adds	r7, #24
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bdb0      	pop	{r4, r5, r7, pc}
 8000c14:	0807ffff 	.word	0x0807ffff

08000c18 <u8ExcuteMemRead>:
static uint8_t u8ExcuteMemRead(uint32_t copy_u32Addess,uint8_t copy_u8payloadLength,uint32_t* copy_32Data)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b087      	sub	sp, #28
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	60f8      	str	r0, [r7, #12]
 8000c20:	460b      	mov	r3, r1
 8000c22:	607a      	str	r2, [r7, #4]
 8000c24:	72fb      	strb	r3, [r7, #11]
	uint8_t local_u8ErrorStatus = HAL_OK;
 8000c26:	2300      	movs	r3, #0
 8000c28:	75fb      	strb	r3, [r7, #23]
	uint8_t local_u8iterator =0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	75bb      	strb	r3, [r7, #22]

	(*copy_32Data) = (*((uint32_t*)copy_u32Addess));
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	681a      	ldr	r2, [r3, #0]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	601a      	str	r2, [r3, #0]

	return local_u8ErrorStatus;
 8000c36:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	371c      	adds	r7, #28
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000c44:	b5b0      	push	{r4, r5, r7, lr}
 8000c46:	b086      	sub	sp, #24
 8000c48:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000c4a:	f000 faf5 	bl	8001238 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000c4e:	f000 f82f 	bl	8000cb0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000c52:	f000 f8d9 	bl	8000e08 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000c56:	f000 f8ad 	bl	8000db4 <MX_USART2_UART_Init>
	MX_CRC_Init();
 8000c5a:	f000 f897 	bl	8000d8c <MX_CRC_Init>
	/* USER CODE BEGIN 2 */
	if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET)
 8000c5e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c62:	4810      	ldr	r0, [pc, #64]	@ (8000ca4 <main+0x60>)
 8000c64:	f001 f926 	bl	8001eb4 <HAL_GPIO_ReadPin>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d102      	bne.n	8000c74 <main+0x30>
	{
		Bootloader_UartReadData();
 8000c6e:	f000 f939 	bl	8000ee4 <Bootloader_UartReadData>
 8000c72:	e001      	b.n	8000c78 <main+0x34>
	}
	else
	{

		Bootloader_jumpToUserApp();
 8000c74:	f000 f9c2 	bl	8000ffc <Bootloader_jumpToUserApp>
	}
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	char b[]="hello from bootloader\r\n";
 8000c78:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca8 <main+0x64>)
 8000c7a:	463c      	mov	r4, r7
 8000c7c:	461d      	mov	r5, r3
 8000c7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c82:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c86:	e884 0003 	stmia.w	r4, {r0, r1}
	while (1)
	{
		/* USER CODE END WHILE */
		HAL_UART_Transmit(&huart2,(uint8_t*)b, sizeof(b), HAL_MAX_DELAY);
 8000c8a:	4639      	mov	r1, r7
 8000c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8000c90:	2218      	movs	r2, #24
 8000c92:	4806      	ldr	r0, [pc, #24]	@ (8000cac <main+0x68>)
 8000c94:	f001 ff75 	bl	8002b82 <HAL_UART_Transmit>
		HAL_Delay(1000);
 8000c98:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c9c:	f000 fb3e 	bl	800131c <HAL_Delay>
		HAL_UART_Transmit(&huart2,(uint8_t*)b, sizeof(b), HAL_MAX_DELAY);
 8000ca0:	bf00      	nop
 8000ca2:	e7f2      	b.n	8000c8a <main+0x46>
 8000ca4:	40020800 	.word	0x40020800
 8000ca8:	0800342c 	.word	0x0800342c
 8000cac:	20000030 	.word	0x20000030

08000cb0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b094      	sub	sp, #80	@ 0x50
 8000cb4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cb6:	f107 031c 	add.w	r3, r7, #28
 8000cba:	2234      	movs	r2, #52	@ 0x34
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f002 fb76 	bl	80033b0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cc4:	f107 0308 	add.w	r3, r7, #8
 8000cc8:	2200      	movs	r2, #0
 8000cca:	601a      	str	r2, [r3, #0]
 8000ccc:	605a      	str	r2, [r3, #4]
 8000cce:	609a      	str	r2, [r3, #8]
 8000cd0:	60da      	str	r2, [r3, #12]
 8000cd2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	607b      	str	r3, [r7, #4]
 8000cd8:	4b2a      	ldr	r3, [pc, #168]	@ (8000d84 <SystemClock_Config+0xd4>)
 8000cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cdc:	4a29      	ldr	r2, [pc, #164]	@ (8000d84 <SystemClock_Config+0xd4>)
 8000cde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ce2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ce4:	4b27      	ldr	r3, [pc, #156]	@ (8000d84 <SystemClock_Config+0xd4>)
 8000ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cec:	607b      	str	r3, [r7, #4]
 8000cee:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	603b      	str	r3, [r7, #0]
 8000cf4:	4b24      	ldr	r3, [pc, #144]	@ (8000d88 <SystemClock_Config+0xd8>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000cfc:	4a22      	ldr	r2, [pc, #136]	@ (8000d88 <SystemClock_Config+0xd8>)
 8000cfe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d02:	6013      	str	r3, [r2, #0]
 8000d04:	4b20      	ldr	r3, [pc, #128]	@ (8000d88 <SystemClock_Config+0xd8>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d0c:	603b      	str	r3, [r7, #0]
 8000d0e:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d10:	2302      	movs	r3, #2
 8000d12:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d14:	2301      	movs	r3, #1
 8000d16:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d18:	2310      	movs	r3, #16
 8000d1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d20:	2300      	movs	r3, #0
 8000d22:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 8000d24:	2310      	movs	r3, #16
 8000d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 8000d28:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000d2c:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000d2e:	2304      	movs	r3, #4
 8000d30:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8000d32:	2302      	movs	r3, #2
 8000d34:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 8000d36:	2302      	movs	r3, #2
 8000d38:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d3a:	f107 031c 	add.w	r3, r7, #28
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f001 fc34 	bl	80025ac <HAL_RCC_OscConfig>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8000d4a:	f000 f971 	bl	8001030 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d4e:	230f      	movs	r3, #15
 8000d50:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d52:	2302      	movs	r3, #2
 8000d54:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d56:	2300      	movs	r3, #0
 8000d58:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d5e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d60:	2300      	movs	r3, #0
 8000d62:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d64:	f107 0308 	add.w	r3, r7, #8
 8000d68:	2102      	movs	r1, #2
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f001 f8d4 	bl	8001f18 <HAL_RCC_ClockConfig>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <SystemClock_Config+0xca>
	{
		Error_Handler();
 8000d76:	f000 f95b 	bl	8001030 <Error_Handler>
	}
}
 8000d7a:	bf00      	nop
 8000d7c:	3750      	adds	r7, #80	@ 0x50
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	40023800 	.word	0x40023800
 8000d88:	40007000 	.word	0x40007000

08000d8c <MX_CRC_Init>:
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
	/* USER CODE END CRC_Init 0 */

	/* USER CODE BEGIN CRC_Init 1 */

	/* USER CODE END CRC_Init 1 */
	hcrc.Instance = CRC;
 8000d90:	4b06      	ldr	r3, [pc, #24]	@ (8000dac <MX_CRC_Init+0x20>)
 8000d92:	4a07      	ldr	r2, [pc, #28]	@ (8000db0 <MX_CRC_Init+0x24>)
 8000d94:	601a      	str	r2, [r3, #0]
	if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000d96:	4805      	ldr	r0, [pc, #20]	@ (8000dac <MX_CRC_Init+0x20>)
 8000d98:	f000 fbc9 	bl	800152e <HAL_CRC_Init>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_CRC_Init+0x1a>
	{
		Error_Handler();
 8000da2:	f000 f945 	bl	8001030 <Error_Handler>
	}
	/* USER CODE BEGIN CRC_Init 2 */

	/* USER CODE END CRC_Init 2 */

}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	20000028 	.word	0x20000028
 8000db0:	40023000 	.word	0x40023000

08000db4 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000db8:	4b11      	ldr	r3, [pc, #68]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000dba:	4a12      	ldr	r2, [pc, #72]	@ (8000e04 <MX_USART2_UART_Init+0x50>)
 8000dbc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000dc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dc4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000dd8:	4b09      	ldr	r3, [pc, #36]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000dda:	220c      	movs	r2, #12
 8000ddc:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dde:	4b08      	ldr	r3, [pc, #32]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000de4:	4b06      	ldr	r3, [pc, #24]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8000dea:	4805      	ldr	r0, [pc, #20]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000dec:	f001 fe7c 	bl	8002ae8 <HAL_UART_Init>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8000df6:	f000 f91b 	bl	8001030 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000030 	.word	0x20000030
 8000e04:	40004400 	.word	0x40004400

08000e08 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08a      	sub	sp, #40	@ 0x28
 8000e0c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0e:	f107 0314 	add.w	r3, r7, #20
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	609a      	str	r2, [r3, #8]
 8000e1a:	60da      	str	r2, [r3, #12]
 8000e1c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000e1e:	2300      	movs	r3, #0
 8000e20:	613b      	str	r3, [r7, #16]
 8000e22:	4b2d      	ldr	r3, [pc, #180]	@ (8000ed8 <MX_GPIO_Init+0xd0>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e26:	4a2c      	ldr	r2, [pc, #176]	@ (8000ed8 <MX_GPIO_Init+0xd0>)
 8000e28:	f043 0304 	orr.w	r3, r3, #4
 8000e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e2e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ed8 <MX_GPIO_Init+0xd0>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e32:	f003 0304 	and.w	r3, r3, #4
 8000e36:	613b      	str	r3, [r7, #16]
 8000e38:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	60fb      	str	r3, [r7, #12]
 8000e3e:	4b26      	ldr	r3, [pc, #152]	@ (8000ed8 <MX_GPIO_Init+0xd0>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e42:	4a25      	ldr	r2, [pc, #148]	@ (8000ed8 <MX_GPIO_Init+0xd0>)
 8000e44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e4a:	4b23      	ldr	r3, [pc, #140]	@ (8000ed8 <MX_GPIO_Init+0xd0>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e56:	2300      	movs	r3, #0
 8000e58:	60bb      	str	r3, [r7, #8]
 8000e5a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ed8 <MX_GPIO_Init+0xd0>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ed8 <MX_GPIO_Init+0xd0>)
 8000e60:	f043 0301 	orr.w	r3, r3, #1
 8000e64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e66:	4b1c      	ldr	r3, [pc, #112]	@ (8000ed8 <MX_GPIO_Init+0xd0>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6a:	f003 0301 	and.w	r3, r3, #1
 8000e6e:	60bb      	str	r3, [r7, #8]
 8000e70:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	607b      	str	r3, [r7, #4]
 8000e76:	4b18      	ldr	r3, [pc, #96]	@ (8000ed8 <MX_GPIO_Init+0xd0>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7a:	4a17      	ldr	r2, [pc, #92]	@ (8000ed8 <MX_GPIO_Init+0xd0>)
 8000e7c:	f043 0302 	orr.w	r3, r3, #2
 8000e80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e82:	4b15      	ldr	r3, [pc, #84]	@ (8000ed8 <MX_GPIO_Init+0xd0>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e86:	f003 0302 	and.w	r3, r3, #2
 8000e8a:	607b      	str	r3, [r7, #4]
 8000e8c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2120      	movs	r1, #32
 8000e92:	4812      	ldr	r0, [pc, #72]	@ (8000edc <MX_GPIO_Init+0xd4>)
 8000e94:	f001 f826 	bl	8001ee4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000e98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e9c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e9e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ea2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ea8:	f107 0314 	add.w	r3, r7, #20
 8000eac:	4619      	mov	r1, r3
 8000eae:	480c      	ldr	r0, [pc, #48]	@ (8000ee0 <MX_GPIO_Init+0xd8>)
 8000eb0:	f000 fe6c 	bl	8001b8c <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 8000eb4:	2320      	movs	r3, #32
 8000eb6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ec4:	f107 0314 	add.w	r3, r7, #20
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4804      	ldr	r0, [pc, #16]	@ (8000edc <MX_GPIO_Init+0xd4>)
 8000ecc:	f000 fe5e 	bl	8001b8c <HAL_GPIO_Init>

}
 8000ed0:	bf00      	nop
 8000ed2:	3728      	adds	r7, #40	@ 0x28
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	40023800 	.word	0x40023800
 8000edc:	40020000 	.word	0x40020000
 8000ee0:	40020800 	.word	0x40020800

08000ee4 <Bootloader_UartReadData>:

/* USER CODE BEGIN 4 */
void Bootloader_UartReadData()
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b0c0      	sub	sp, #256	@ 0x100
 8000ee8:	af00      	add	r7, sp, #0
	/*  this function is used to read command from host */
		uint8_t local_u8CmdPacket[255]= {0};
 8000eea:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000eee:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	3304      	adds	r3, #4
 8000ef8:	22fb      	movs	r2, #251	@ 0xfb
 8000efa:	2100      	movs	r1, #0
 8000efc:	4618      	mov	r0, r3
 8000efe:	f002 fa57 	bl	80033b0 <memset>
		while(1)
		{
	       /* clear the command packet every iteration */
			memset(local_u8CmdPacket,0,255);
 8000f02:	463b      	mov	r3, r7
 8000f04:	22ff      	movs	r2, #255	@ 0xff
 8000f06:	2100      	movs	r1, #0
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f002 fa51 	bl	80033b0 <memset>

			/*1st : read the first byte which include the " length to follow " field of the command */
			HAL_UART_Receive(&huart2, &local_u8CmdPacket[0],1,HAL_MAX_DELAY);
 8000f0e:	4639      	mov	r1, r7
 8000f10:	f04f 33ff 	mov.w	r3, #4294967295
 8000f14:	2201      	movs	r2, #1
 8000f16:	4838      	ldr	r0, [pc, #224]	@ (8000ff8 <Bootloader_UartReadData+0x114>)
 8000f18:	f001 fec5 	bl	8002ca6 <HAL_UART_Receive>


			/*2nd : read the reset of the command , its size is the previously byte value   */
			HAL_UART_Receive(&huart2, &local_u8CmdPacket[1],local_u8CmdPacket[0],HAL_MAX_DELAY);
 8000f1c:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000f20:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	461a      	mov	r2, r3
 8000f28:	463b      	mov	r3, r7
 8000f2a:	1c59      	adds	r1, r3, #1
 8000f2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f30:	4831      	ldr	r0, [pc, #196]	@ (8000ff8 <Bootloader_UartReadData+0x114>)
 8000f32:	f001 feb8 	bl	8002ca6 <HAL_UART_Receive>

			/*3rd : check the command code , then handler the command  */
			switch(local_u8CmdPacket[1])
 8000f36:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000f3a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000f3e:	785b      	ldrb	r3, [r3, #1]
 8000f40:	3b51      	subs	r3, #81	@ 0x51
 8000f42:	2b0b      	cmp	r3, #11
 8000f44:	d856      	bhi.n	8000ff4 <Bootloader_UartReadData+0x110>
 8000f46:	a201      	add	r2, pc, #4	@ (adr r2, 8000f4c <Bootloader_UartReadData+0x68>)
 8000f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f87 	.word	0x08000f87
 8000f54:	08000f91 	.word	0x08000f91
 8000f58:	08000f9b 	.word	0x08000f9b
 8000f5c:	08000fa5 	.word	0x08000fa5
 8000f60:	08000faf 	.word	0x08000faf
 8000f64:	08000fb9 	.word	0x08000fb9
 8000f68:	08000fc3 	.word	0x08000fc3
 8000f6c:	08000fcd 	.word	0x08000fcd
 8000f70:	08000fd7 	.word	0x08000fd7
 8000f74:	08000fe1 	.word	0x08000fe1
 8000f78:	08000feb 	.word	0x08000feb
			{
			case BL_GET_VERSION       :  BL_voidHandlerGetVersionCmd(local_u8CmdPacket);     break;
 8000f7c:	463b      	mov	r3, r7
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff fab8 	bl	80004f4 <BL_voidHandlerGetVersionCmd>
 8000f84:	e037      	b.n	8000ff6 <Bootloader_UartReadData+0x112>
			case BL_GET_HELP          :  BL_voidHandlerGetHelpCmd( local_u8CmdPacket);        break;
 8000f86:	463b      	mov	r3, r7
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff faed 	bl	8000568 <BL_voidHandlerGetHelpCmd>
 8000f8e:	e032      	b.n	8000ff6 <Bootloader_UartReadData+0x112>
			case BL_GET_CID           :  BL_voidHandlerGetCIDCmd(local_u8CmdPacket);         break;
 8000f90:	463b      	mov	r3, r7
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff fb26 	bl	80005e4 <BL_voidHandlerGetCIDCmd>
 8000f98:	e02d      	b.n	8000ff6 <Bootloader_UartReadData+0x112>
			case BL_GET_RDP_STATUS    :  BL_voidHandlerGetRDPStatusCmd(local_u8CmdPacket);   break;
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff fb5f 	bl	8000660 <BL_voidHandlerGetRDPStatusCmd>
 8000fa2:	e028      	b.n	8000ff6 <Bootloader_UartReadData+0x112>
			case BL_GO_TO_ADDRESS     :  BL_voidHandlerGoToAdressCmd(local_u8CmdPacket);     break;
 8000fa4:	463b      	mov	r3, r7
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff fb96 	bl	80006d8 <BL_voidHandlerGoToAdressCmd>
 8000fac:	e023      	b.n	8000ff6 <Bootloader_UartReadData+0x112>
			case BL_FLASH_ERASE       :  BL_voidHandlerFlashEraseCmd(local_u8CmdPacket);     break;
 8000fae:	463b      	mov	r3, r7
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff fbe5 	bl	8000780 <BL_voidHandlerFlashEraseCmd>
 8000fb6:	e01e      	b.n	8000ff6 <Bootloader_UartReadData+0x112>
			case BL_MEM_WRITE         :  BL_voidHandlerMemWriteCmd(local_u8CmdPacket);       break;
 8000fb8:	463b      	mov	r3, r7
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f7ff fc30 	bl	8000820 <BL_voidHandlerMemWriteCmd>
 8000fc0:	e019      	b.n	8000ff6 <Bootloader_UartReadData+0x112>
			case BL_EN_RW_PROTECT     :  BL_voidHandlerEnRwProtectCmd(local_u8CmdPacket);    break;
 8000fc2:	463b      	mov	r3, r7
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff fc7b 	bl	80008c0 <BL_voidHandlerEnRwProtectCmd>
 8000fca:	e014      	b.n	8000ff6 <Bootloader_UartReadData+0x112>
			case BL_MEM_READ          :  BL_voidHandlerMemReadCmd(local_u8CmdPacket);        break;
 8000fcc:	463b      	mov	r3, r7
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff fc80 	bl	80008d4 <BL_voidHandlerMemReadCmd>
 8000fd4:	e00f      	b.n	8000ff6 <Bootloader_UartReadData+0x112>
			case BL_READ_SECTOR_STATUS:  BL_voidHandlerReadSectorStatusCmd(local_u8CmdPacket);     break;
 8000fd6:	463b      	mov	r3, r7
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff fccb 	bl	8000974 <BL_voidHandlerReadSectorStatusCmd>
 8000fde:	e00a      	b.n	8000ff6 <Bootloader_UartReadData+0x112>
			case BL_OTP_READ          :  BL_voidHandlerOTPReadCmd(local_u8CmdPacket);        break;
 8000fe0:	463b      	mov	r3, r7
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff fcd0 	bl	8000988 <BL_voidHandlerOTPReadCmd>
 8000fe8:	e005      	b.n	8000ff6 <Bootloader_UartReadData+0x112>
			case BL_DIS_RW_PROTECT    :  BL_voidHandlerDisRwProtectCmd(local_u8CmdPacket);   break;
 8000fea:	463b      	mov	r3, r7
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff fcd5 	bl	800099c <BL_voidHandlerDisRwProtectCmd>
 8000ff2:	e000      	b.n	8000ff6 <Bootloader_UartReadData+0x112>
			default                   :     break;
 8000ff4:	bf00      	nop
			memset(local_u8CmdPacket,0,255);
 8000ff6:	e784      	b.n	8000f02 <Bootloader_UartReadData+0x1e>
 8000ff8:	20000030 	.word	0x20000030

08000ffc <Bootloader_jumpToUserApp>:
		}

}

void Bootloader_jumpToUserApp()
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
	void (*App_ResetHandler)() ;
	uint32_t resetHandlerAddress;

	uint32_t Local_MSP = *((volatile uint8_t*)(FLASH_SECTOR2_BASE_ADDRESS));
 8001002:	4b09      	ldr	r3, [pc, #36]	@ (8001028 <Bootloader_jumpToUserApp+0x2c>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	b2db      	uxtb	r3, r3
 8001008:	60fb      	str	r3, [r7, #12]
	__asm volatile("MSR MSP ,%0"::"r"(Local_MSP));
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	f383 8808 	msr	MSP, r3
	resetHandlerAddress = *((volatile uint32_t* )(FLASH_SECTOR2_BASE_ADDRESS+4));
 8001010:	4b06      	ldr	r3, [pc, #24]	@ (800102c <Bootloader_jumpToUserApp+0x30>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	60bb      	str	r3, [r7, #8]

	App_ResetHandler = (void*)(resetHandlerAddress);
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	607b      	str	r3, [r7, #4]
	/* Jump to user App reset handler  */
	App_ResetHandler();
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4798      	blx	r3
}
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	08008000 	.word	0x08008000
 800102c:	08008004 	.word	0x08008004

08001030 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001034:	b672      	cpsid	i
}
 8001036:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001038:	bf00      	nop
 800103a:	e7fd      	b.n	8001038 <Error_Handler+0x8>

0800103c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	4b10      	ldr	r3, [pc, #64]	@ (8001088 <HAL_MspInit+0x4c>)
 8001048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800104a:	4a0f      	ldr	r2, [pc, #60]	@ (8001088 <HAL_MspInit+0x4c>)
 800104c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001050:	6453      	str	r3, [r2, #68]	@ 0x44
 8001052:	4b0d      	ldr	r3, [pc, #52]	@ (8001088 <HAL_MspInit+0x4c>)
 8001054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001056:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800105a:	607b      	str	r3, [r7, #4]
 800105c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	603b      	str	r3, [r7, #0]
 8001062:	4b09      	ldr	r3, [pc, #36]	@ (8001088 <HAL_MspInit+0x4c>)
 8001064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001066:	4a08      	ldr	r2, [pc, #32]	@ (8001088 <HAL_MspInit+0x4c>)
 8001068:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800106c:	6413      	str	r3, [r2, #64]	@ 0x40
 800106e:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <HAL_MspInit+0x4c>)
 8001070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001072:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001076:	603b      	str	r3, [r7, #0]
 8001078:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800107a:	2007      	movs	r0, #7
 800107c:	f000 fa24 	bl	80014c8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40023800 	.word	0x40023800

0800108c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800108c:	b480      	push	{r7}
 800108e:	b085      	sub	sp, #20
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a0b      	ldr	r2, [pc, #44]	@ (80010c8 <HAL_CRC_MspInit+0x3c>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d10d      	bne.n	80010ba <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
 80010a2:	4b0a      	ldr	r3, [pc, #40]	@ (80010cc <HAL_CRC_MspInit+0x40>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a6:	4a09      	ldr	r2, [pc, #36]	@ (80010cc <HAL_CRC_MspInit+0x40>)
 80010a8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ae:	4b07      	ldr	r3, [pc, #28]	@ (80010cc <HAL_CRC_MspInit+0x40>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80010ba:	bf00      	nop
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	40023000 	.word	0x40023000
 80010cc:	40023800 	.word	0x40023800

080010d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08a      	sub	sp, #40	@ 0x28
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	f107 0314 	add.w	r3, r7, #20
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
 80010e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a19      	ldr	r2, [pc, #100]	@ (8001154 <HAL_UART_MspInit+0x84>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d12b      	bne.n	800114a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	613b      	str	r3, [r7, #16]
 80010f6:	4b18      	ldr	r3, [pc, #96]	@ (8001158 <HAL_UART_MspInit+0x88>)
 80010f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010fa:	4a17      	ldr	r2, [pc, #92]	@ (8001158 <HAL_UART_MspInit+0x88>)
 80010fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001100:	6413      	str	r3, [r2, #64]	@ 0x40
 8001102:	4b15      	ldr	r3, [pc, #84]	@ (8001158 <HAL_UART_MspInit+0x88>)
 8001104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800110a:	613b      	str	r3, [r7, #16]
 800110c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	60fb      	str	r3, [r7, #12]
 8001112:	4b11      	ldr	r3, [pc, #68]	@ (8001158 <HAL_UART_MspInit+0x88>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001116:	4a10      	ldr	r2, [pc, #64]	@ (8001158 <HAL_UART_MspInit+0x88>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	6313      	str	r3, [r2, #48]	@ 0x30
 800111e:	4b0e      	ldr	r3, [pc, #56]	@ (8001158 <HAL_UART_MspInit+0x88>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800112a:	230c      	movs	r3, #12
 800112c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112e:	2302      	movs	r3, #2
 8001130:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001136:	2303      	movs	r3, #3
 8001138:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800113a:	2307      	movs	r3, #7
 800113c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113e:	f107 0314 	add.w	r3, r7, #20
 8001142:	4619      	mov	r1, r3
 8001144:	4805      	ldr	r0, [pc, #20]	@ (800115c <HAL_UART_MspInit+0x8c>)
 8001146:	f000 fd21 	bl	8001b8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800114a:	bf00      	nop
 800114c:	3728      	adds	r7, #40	@ 0x28
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40004400 	.word	0x40004400
 8001158:	40023800 	.word	0x40023800
 800115c:	40020000 	.word	0x40020000

08001160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001164:	bf00      	nop
 8001166:	e7fd      	b.n	8001164 <NMI_Handler+0x4>

08001168 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <HardFault_Handler+0x4>

08001170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <MemManage_Handler+0x4>

08001178 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <BusFault_Handler+0x4>

08001180 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <UsageFault_Handler+0x4>

08001188 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr

08001196 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001196:	b480      	push	{r7}
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800119a:	bf00      	nop
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011b6:	f000 f891 	bl	80012dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <SystemInit+0x20>)
 80011c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011ca:	4a05      	ldr	r2, [pc, #20]	@ (80011e0 <SystemInit+0x20>)
 80011cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800121c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011e8:	480d      	ldr	r0, [pc, #52]	@ (8001220 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011ea:	490e      	ldr	r1, [pc, #56]	@ (8001224 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011ec:	4a0e      	ldr	r2, [pc, #56]	@ (8001228 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011f0:	e002      	b.n	80011f8 <LoopCopyDataInit>

080011f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011f6:	3304      	adds	r3, #4

080011f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011fc:	d3f9      	bcc.n	80011f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011fe:	4a0b      	ldr	r2, [pc, #44]	@ (800122c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001200:	4c0b      	ldr	r4, [pc, #44]	@ (8001230 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001202:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001204:	e001      	b.n	800120a <LoopFillZerobss>

08001206 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001206:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001208:	3204      	adds	r2, #4

0800120a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800120a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800120c:	d3fb      	bcc.n	8001206 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800120e:	f7ff ffd7 	bl	80011c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001212:	f002 f8d5 	bl	80033c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001216:	f7ff fd15 	bl	8000c44 <main>
  bx  lr    
 800121a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800121c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001220:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001224:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001228:	0800346c 	.word	0x0800346c
  ldr r2, =_sbss
 800122c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001230:	20000098 	.word	0x20000098

08001234 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001234:	e7fe      	b.n	8001234 <ADC_IRQHandler>
	...

08001238 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800123c:	4b0e      	ldr	r3, [pc, #56]	@ (8001278 <HAL_Init+0x40>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a0d      	ldr	r2, [pc, #52]	@ (8001278 <HAL_Init+0x40>)
 8001242:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001246:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001248:	4b0b      	ldr	r3, [pc, #44]	@ (8001278 <HAL_Init+0x40>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a0a      	ldr	r2, [pc, #40]	@ (8001278 <HAL_Init+0x40>)
 800124e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001252:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001254:	4b08      	ldr	r3, [pc, #32]	@ (8001278 <HAL_Init+0x40>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a07      	ldr	r2, [pc, #28]	@ (8001278 <HAL_Init+0x40>)
 800125a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800125e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001260:	2003      	movs	r0, #3
 8001262:	f000 f931 	bl	80014c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001266:	2000      	movs	r0, #0
 8001268:	f000 f808 	bl	800127c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800126c:	f7ff fee6 	bl	800103c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40023c00 	.word	0x40023c00

0800127c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001284:	4b12      	ldr	r3, [pc, #72]	@ (80012d0 <HAL_InitTick+0x54>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4b12      	ldr	r3, [pc, #72]	@ (80012d4 <HAL_InitTick+0x58>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	4619      	mov	r1, r3
 800128e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001292:	fbb3 f3f1 	udiv	r3, r3, r1
 8001296:	fbb2 f3f3 	udiv	r3, r2, r3
 800129a:	4618      	mov	r0, r3
 800129c:	f000 f93b 	bl	8001516 <HAL_SYSTICK_Config>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e00e      	b.n	80012c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2b0f      	cmp	r3, #15
 80012ae:	d80a      	bhi.n	80012c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012b0:	2200      	movs	r2, #0
 80012b2:	6879      	ldr	r1, [r7, #4]
 80012b4:	f04f 30ff 	mov.w	r0, #4294967295
 80012b8:	f000 f911 	bl	80014de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012bc:	4a06      	ldr	r2, [pc, #24]	@ (80012d8 <HAL_InitTick+0x5c>)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012c2:	2300      	movs	r3, #0
 80012c4:	e000      	b.n	80012c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	20000000 	.word	0x20000000
 80012d4:	20000008 	.word	0x20000008
 80012d8:	20000004 	.word	0x20000004

080012dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012e0:	4b06      	ldr	r3, [pc, #24]	@ (80012fc <HAL_IncTick+0x20>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	461a      	mov	r2, r3
 80012e6:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <HAL_IncTick+0x24>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4413      	add	r3, r2
 80012ec:	4a04      	ldr	r2, [pc, #16]	@ (8001300 <HAL_IncTick+0x24>)
 80012ee:	6013      	str	r3, [r2, #0]
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	20000008 	.word	0x20000008
 8001300:	20000074 	.word	0x20000074

08001304 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  return uwTick;
 8001308:	4b03      	ldr	r3, [pc, #12]	@ (8001318 <HAL_GetTick+0x14>)
 800130a:	681b      	ldr	r3, [r3, #0]
}
 800130c:	4618      	mov	r0, r3
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	20000074 	.word	0x20000074

0800131c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001324:	f7ff ffee 	bl	8001304 <HAL_GetTick>
 8001328:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001334:	d005      	beq.n	8001342 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001336:	4b0a      	ldr	r3, [pc, #40]	@ (8001360 <HAL_Delay+0x44>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	461a      	mov	r2, r3
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	4413      	add	r3, r2
 8001340:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001342:	bf00      	nop
 8001344:	f7ff ffde 	bl	8001304 <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	68fa      	ldr	r2, [r7, #12]
 8001350:	429a      	cmp	r2, r3
 8001352:	d8f7      	bhi.n	8001344 <HAL_Delay+0x28>
  {
  }
}
 8001354:	bf00      	nop
 8001356:	bf00      	nop
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	20000008 	.word	0x20000008

08001364 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001374:	4b0c      	ldr	r3, [pc, #48]	@ (80013a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800137a:	68ba      	ldr	r2, [r7, #8]
 800137c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001380:	4013      	ands	r3, r2
 8001382:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800138c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001390:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001394:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001396:	4a04      	ldr	r2, [pc, #16]	@ (80013a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	60d3      	str	r3, [r2, #12]
}
 800139c:	bf00      	nop
 800139e:	3714      	adds	r7, #20
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	e000ed00 	.word	0xe000ed00

080013ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013b0:	4b04      	ldr	r3, [pc, #16]	@ (80013c4 <__NVIC_GetPriorityGrouping+0x18>)
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	0a1b      	lsrs	r3, r3, #8
 80013b6:	f003 0307 	and.w	r3, r3, #7
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr
 80013c4:	e000ed00 	.word	0xe000ed00

080013c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	6039      	str	r1, [r7, #0]
 80013d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	db0a      	blt.n	80013f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	b2da      	uxtb	r2, r3
 80013e0:	490c      	ldr	r1, [pc, #48]	@ (8001414 <__NVIC_SetPriority+0x4c>)
 80013e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e6:	0112      	lsls	r2, r2, #4
 80013e8:	b2d2      	uxtb	r2, r2
 80013ea:	440b      	add	r3, r1
 80013ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013f0:	e00a      	b.n	8001408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	b2da      	uxtb	r2, r3
 80013f6:	4908      	ldr	r1, [pc, #32]	@ (8001418 <__NVIC_SetPriority+0x50>)
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	f003 030f 	and.w	r3, r3, #15
 80013fe:	3b04      	subs	r3, #4
 8001400:	0112      	lsls	r2, r2, #4
 8001402:	b2d2      	uxtb	r2, r2
 8001404:	440b      	add	r3, r1
 8001406:	761a      	strb	r2, [r3, #24]
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	e000e100 	.word	0xe000e100
 8001418:	e000ed00 	.word	0xe000ed00

0800141c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800141c:	b480      	push	{r7}
 800141e:	b089      	sub	sp, #36	@ 0x24
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	f1c3 0307 	rsb	r3, r3, #7
 8001436:	2b04      	cmp	r3, #4
 8001438:	bf28      	it	cs
 800143a:	2304      	movcs	r3, #4
 800143c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	3304      	adds	r3, #4
 8001442:	2b06      	cmp	r3, #6
 8001444:	d902      	bls.n	800144c <NVIC_EncodePriority+0x30>
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	3b03      	subs	r3, #3
 800144a:	e000      	b.n	800144e <NVIC_EncodePriority+0x32>
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001450:	f04f 32ff 	mov.w	r2, #4294967295
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	43da      	mvns	r2, r3
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	401a      	ands	r2, r3
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001464:	f04f 31ff 	mov.w	r1, #4294967295
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	fa01 f303 	lsl.w	r3, r1, r3
 800146e:	43d9      	mvns	r1, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001474:	4313      	orrs	r3, r2
         );
}
 8001476:	4618      	mov	r0, r3
 8001478:	3724      	adds	r7, #36	@ 0x24
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
	...

08001484 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3b01      	subs	r3, #1
 8001490:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001494:	d301      	bcc.n	800149a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001496:	2301      	movs	r3, #1
 8001498:	e00f      	b.n	80014ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800149a:	4a0a      	ldr	r2, [pc, #40]	@ (80014c4 <SysTick_Config+0x40>)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	3b01      	subs	r3, #1
 80014a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014a2:	210f      	movs	r1, #15
 80014a4:	f04f 30ff 	mov.w	r0, #4294967295
 80014a8:	f7ff ff8e 	bl	80013c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014ac:	4b05      	ldr	r3, [pc, #20]	@ (80014c4 <SysTick_Config+0x40>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014b2:	4b04      	ldr	r3, [pc, #16]	@ (80014c4 <SysTick_Config+0x40>)
 80014b4:	2207      	movs	r2, #7
 80014b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	e000e010 	.word	0xe000e010

080014c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f7ff ff47 	bl	8001364 <__NVIC_SetPriorityGrouping>
}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014de:	b580      	push	{r7, lr}
 80014e0:	b086      	sub	sp, #24
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	4603      	mov	r3, r0
 80014e6:	60b9      	str	r1, [r7, #8]
 80014e8:	607a      	str	r2, [r7, #4]
 80014ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014ec:	2300      	movs	r3, #0
 80014ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014f0:	f7ff ff5c 	bl	80013ac <__NVIC_GetPriorityGrouping>
 80014f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	68b9      	ldr	r1, [r7, #8]
 80014fa:	6978      	ldr	r0, [r7, #20]
 80014fc:	f7ff ff8e 	bl	800141c <NVIC_EncodePriority>
 8001500:	4602      	mov	r2, r0
 8001502:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001506:	4611      	mov	r1, r2
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff ff5d 	bl	80013c8 <__NVIC_SetPriority>
}
 800150e:	bf00      	nop
 8001510:	3718      	adds	r7, #24
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	b082      	sub	sp, #8
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f7ff ffb0 	bl	8001484 <SysTick_Config>
 8001524:	4603      	mov	r3, r0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b082      	sub	sp, #8
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d101      	bne.n	8001540 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e00e      	b.n	800155e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	795b      	ldrb	r3, [r3, #5]
 8001544:	b2db      	uxtb	r3, r3
 8001546:	2b00      	cmp	r3, #0
 8001548:	d105      	bne.n	8001556 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2200      	movs	r2, #0
 800154e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff fd9b 	bl	800108c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2201      	movs	r2, #1
 800155a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}

08001566 <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001566:	b480      	push	{r7}
 8001568:	b087      	sub	sp, #28
 800156a:	af00      	add	r7, sp, #0
 800156c:	60f8      	str	r0, [r7, #12]
 800156e:	60b9      	str	r1, [r7, #8]
 8001570:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001572:	2300      	movs	r3, #0
 8001574:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2202      	movs	r2, #2
 800157a:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 800157c:	2300      	movs	r3, #0
 800157e:	617b      	str	r3, [r7, #20]
 8001580:	e00a      	b.n	8001598 <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	68ba      	ldr	r2, [r7, #8]
 8001588:	441a      	add	r2, r3
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	6812      	ldr	r2, [r2, #0]
 8001590:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	3301      	adds	r3, #1
 8001596:	617b      	str	r3, [r7, #20]
 8001598:	697a      	ldr	r2, [r7, #20]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	429a      	cmp	r2, r3
 800159e:	d3f0      	bcc.n	8001582 <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	2201      	movs	r2, #1
 80015ac:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80015ae:	693b      	ldr	r3, [r7, #16]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	371c      	adds	r7, #28
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80015ce:	4b23      	ldr	r3, [pc, #140]	@ (800165c <HAL_FLASH_Program+0xa0>)
 80015d0:	7e1b      	ldrb	r3, [r3, #24]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d101      	bne.n	80015da <HAL_FLASH_Program+0x1e>
 80015d6:	2302      	movs	r3, #2
 80015d8:	e03b      	b.n	8001652 <HAL_FLASH_Program+0x96>
 80015da:	4b20      	ldr	r3, [pc, #128]	@ (800165c <HAL_FLASH_Program+0xa0>)
 80015dc:	2201      	movs	r2, #1
 80015de:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80015e0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80015e4:	f000 f870 	bl	80016c8 <FLASH_WaitForLastOperation>
 80015e8:	4603      	mov	r3, r0
 80015ea:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80015ec:	7dfb      	ldrb	r3, [r7, #23]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d12b      	bne.n	800164a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d105      	bne.n	8001604 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80015f8:	783b      	ldrb	r3, [r7, #0]
 80015fa:	4619      	mov	r1, r3
 80015fc:	68b8      	ldr	r0, [r7, #8]
 80015fe:	f000 f91b 	bl	8001838 <FLASH_Program_Byte>
 8001602:	e016      	b.n	8001632 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	2b01      	cmp	r3, #1
 8001608:	d105      	bne.n	8001616 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800160a:	883b      	ldrh	r3, [r7, #0]
 800160c:	4619      	mov	r1, r3
 800160e:	68b8      	ldr	r0, [r7, #8]
 8001610:	f000 f8ee 	bl	80017f0 <FLASH_Program_HalfWord>
 8001614:	e00d      	b.n	8001632 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	2b02      	cmp	r3, #2
 800161a:	d105      	bne.n	8001628 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	4619      	mov	r1, r3
 8001620:	68b8      	ldr	r0, [r7, #8]
 8001622:	f000 f8c3 	bl	80017ac <FLASH_Program_Word>
 8001626:	e004      	b.n	8001632 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001628:	e9d7 2300 	ldrd	r2, r3, [r7]
 800162c:	68b8      	ldr	r0, [r7, #8]
 800162e:	f000 f88b 	bl	8001748 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001632:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001636:	f000 f847 	bl	80016c8 <FLASH_WaitForLastOperation>
 800163a:	4603      	mov	r3, r0
 800163c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800163e:	4b08      	ldr	r3, [pc, #32]	@ (8001660 <HAL_FLASH_Program+0xa4>)
 8001640:	691b      	ldr	r3, [r3, #16]
 8001642:	4a07      	ldr	r2, [pc, #28]	@ (8001660 <HAL_FLASH_Program+0xa4>)
 8001644:	f023 0301 	bic.w	r3, r3, #1
 8001648:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800164a:	4b04      	ldr	r3, [pc, #16]	@ (800165c <HAL_FLASH_Program+0xa0>)
 800164c:	2200      	movs	r2, #0
 800164e:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001650:	7dfb      	ldrb	r3, [r7, #23]
}
 8001652:	4618      	mov	r0, r3
 8001654:	3718      	adds	r7, #24
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000078 	.word	0x20000078
 8001660:	40023c00 	.word	0x40023c00

08001664 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800166a:	2300      	movs	r3, #0
 800166c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800166e:	4b0b      	ldr	r3, [pc, #44]	@ (800169c <HAL_FLASH_Unlock+0x38>)
 8001670:	691b      	ldr	r3, [r3, #16]
 8001672:	2b00      	cmp	r3, #0
 8001674:	da0b      	bge.n	800168e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001676:	4b09      	ldr	r3, [pc, #36]	@ (800169c <HAL_FLASH_Unlock+0x38>)
 8001678:	4a09      	ldr	r2, [pc, #36]	@ (80016a0 <HAL_FLASH_Unlock+0x3c>)
 800167a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800167c:	4b07      	ldr	r3, [pc, #28]	@ (800169c <HAL_FLASH_Unlock+0x38>)
 800167e:	4a09      	ldr	r2, [pc, #36]	@ (80016a4 <HAL_FLASH_Unlock+0x40>)
 8001680:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001682:	4b06      	ldr	r3, [pc, #24]	@ (800169c <HAL_FLASH_Unlock+0x38>)
 8001684:	691b      	ldr	r3, [r3, #16]
 8001686:	2b00      	cmp	r3, #0
 8001688:	da01      	bge.n	800168e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800168e:	79fb      	ldrb	r3, [r7, #7]
}
 8001690:	4618      	mov	r0, r3
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	40023c00 	.word	0x40023c00
 80016a0:	45670123 	.word	0x45670123
 80016a4:	cdef89ab 	.word	0xcdef89ab

080016a8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80016ac:	4b05      	ldr	r3, [pc, #20]	@ (80016c4 <HAL_FLASH_Lock+0x1c>)
 80016ae:	691b      	ldr	r3, [r3, #16]
 80016b0:	4a04      	ldr	r2, [pc, #16]	@ (80016c4 <HAL_FLASH_Lock+0x1c>)
 80016b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80016b6:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	40023c00 	.word	0x40023c00

080016c8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80016d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001740 <FLASH_WaitForLastOperation+0x78>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80016da:	f7ff fe13 	bl	8001304 <HAL_GetTick>
 80016de:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80016e0:	e010      	b.n	8001704 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016e8:	d00c      	beq.n	8001704 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d007      	beq.n	8001700 <FLASH_WaitForLastOperation+0x38>
 80016f0:	f7ff fe08 	bl	8001304 <HAL_GetTick>
 80016f4:	4602      	mov	r2, r0
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d201      	bcs.n	8001704 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	e019      	b.n	8001738 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001704:	4b0f      	ldr	r3, [pc, #60]	@ (8001744 <FLASH_WaitForLastOperation+0x7c>)
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1e8      	bne.n	80016e2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001710:	4b0c      	ldr	r3, [pc, #48]	@ (8001744 <FLASH_WaitForLastOperation+0x7c>)
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	f003 0301 	and.w	r3, r3, #1
 8001718:	2b00      	cmp	r3, #0
 800171a:	d002      	beq.n	8001722 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800171c:	4b09      	ldr	r3, [pc, #36]	@ (8001744 <FLASH_WaitForLastOperation+0x7c>)
 800171e:	2201      	movs	r2, #1
 8001720:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001722:	4b08      	ldr	r3, [pc, #32]	@ (8001744 <FLASH_WaitForLastOperation+0x7c>)
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d003      	beq.n	8001736 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800172e:	f000 f8a5 	bl	800187c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e000      	b.n	8001738 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001736:	2300      	movs	r3, #0
  
}  
 8001738:	4618      	mov	r0, r3
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20000078 	.word	0x20000078
 8001744:	40023c00 	.word	0x40023c00

08001748 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001754:	4b14      	ldr	r3, [pc, #80]	@ (80017a8 <FLASH_Program_DoubleWord+0x60>)
 8001756:	691b      	ldr	r3, [r3, #16]
 8001758:	4a13      	ldr	r2, [pc, #76]	@ (80017a8 <FLASH_Program_DoubleWord+0x60>)
 800175a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800175e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001760:	4b11      	ldr	r3, [pc, #68]	@ (80017a8 <FLASH_Program_DoubleWord+0x60>)
 8001762:	691b      	ldr	r3, [r3, #16]
 8001764:	4a10      	ldr	r2, [pc, #64]	@ (80017a8 <FLASH_Program_DoubleWord+0x60>)
 8001766:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800176a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800176c:	4b0e      	ldr	r3, [pc, #56]	@ (80017a8 <FLASH_Program_DoubleWord+0x60>)
 800176e:	691b      	ldr	r3, [r3, #16]
 8001770:	4a0d      	ldr	r2, [pc, #52]	@ (80017a8 <FLASH_Program_DoubleWord+0x60>)
 8001772:	f043 0301 	orr.w	r3, r3, #1
 8001776:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800177e:	f3bf 8f6f 	isb	sy
}
 8001782:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001784:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001788:	f04f 0200 	mov.w	r2, #0
 800178c:	f04f 0300 	mov.w	r3, #0
 8001790:	000a      	movs	r2, r1
 8001792:	2300      	movs	r3, #0
 8001794:	68f9      	ldr	r1, [r7, #12]
 8001796:	3104      	adds	r1, #4
 8001798:	4613      	mov	r3, r2
 800179a:	600b      	str	r3, [r1, #0]
}
 800179c:	bf00      	nop
 800179e:	3714      	adds	r7, #20
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	40023c00 	.word	0x40023c00

080017ac <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80017b6:	4b0d      	ldr	r3, [pc, #52]	@ (80017ec <FLASH_Program_Word+0x40>)
 80017b8:	691b      	ldr	r3, [r3, #16]
 80017ba:	4a0c      	ldr	r2, [pc, #48]	@ (80017ec <FLASH_Program_Word+0x40>)
 80017bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80017c0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80017c2:	4b0a      	ldr	r3, [pc, #40]	@ (80017ec <FLASH_Program_Word+0x40>)
 80017c4:	691b      	ldr	r3, [r3, #16]
 80017c6:	4a09      	ldr	r2, [pc, #36]	@ (80017ec <FLASH_Program_Word+0x40>)
 80017c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017cc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80017ce:	4b07      	ldr	r3, [pc, #28]	@ (80017ec <FLASH_Program_Word+0x40>)
 80017d0:	691b      	ldr	r3, [r3, #16]
 80017d2:	4a06      	ldr	r2, [pc, #24]	@ (80017ec <FLASH_Program_Word+0x40>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	683a      	ldr	r2, [r7, #0]
 80017de:	601a      	str	r2, [r3, #0]
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr
 80017ec:	40023c00 	.word	0x40023c00

080017f0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	460b      	mov	r3, r1
 80017fa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80017fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001834 <FLASH_Program_HalfWord+0x44>)
 80017fe:	691b      	ldr	r3, [r3, #16]
 8001800:	4a0c      	ldr	r2, [pc, #48]	@ (8001834 <FLASH_Program_HalfWord+0x44>)
 8001802:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001806:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001808:	4b0a      	ldr	r3, [pc, #40]	@ (8001834 <FLASH_Program_HalfWord+0x44>)
 800180a:	691b      	ldr	r3, [r3, #16]
 800180c:	4a09      	ldr	r2, [pc, #36]	@ (8001834 <FLASH_Program_HalfWord+0x44>)
 800180e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001812:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001814:	4b07      	ldr	r3, [pc, #28]	@ (8001834 <FLASH_Program_HalfWord+0x44>)
 8001816:	691b      	ldr	r3, [r3, #16]
 8001818:	4a06      	ldr	r2, [pc, #24]	@ (8001834 <FLASH_Program_HalfWord+0x44>)
 800181a:	f043 0301 	orr.w	r3, r3, #1
 800181e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	887a      	ldrh	r2, [r7, #2]
 8001824:	801a      	strh	r2, [r3, #0]
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	40023c00 	.word	0x40023c00

08001838 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	460b      	mov	r3, r1
 8001842:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001844:	4b0c      	ldr	r3, [pc, #48]	@ (8001878 <FLASH_Program_Byte+0x40>)
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	4a0b      	ldr	r2, [pc, #44]	@ (8001878 <FLASH_Program_Byte+0x40>)
 800184a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800184e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001850:	4b09      	ldr	r3, [pc, #36]	@ (8001878 <FLASH_Program_Byte+0x40>)
 8001852:	4a09      	ldr	r2, [pc, #36]	@ (8001878 <FLASH_Program_Byte+0x40>)
 8001854:	691b      	ldr	r3, [r3, #16]
 8001856:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001858:	4b07      	ldr	r3, [pc, #28]	@ (8001878 <FLASH_Program_Byte+0x40>)
 800185a:	691b      	ldr	r3, [r3, #16]
 800185c:	4a06      	ldr	r2, [pc, #24]	@ (8001878 <FLASH_Program_Byte+0x40>)
 800185e:	f043 0301 	orr.w	r3, r3, #1
 8001862:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	78fa      	ldrb	r2, [r7, #3]
 8001868:	701a      	strb	r2, [r3, #0]
}
 800186a:	bf00      	nop
 800186c:	370c      	adds	r7, #12
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	40023c00 	.word	0x40023c00

0800187c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001880:	4b2f      	ldr	r3, [pc, #188]	@ (8001940 <FLASH_SetErrorCode+0xc4>)
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	f003 0310 	and.w	r3, r3, #16
 8001888:	2b00      	cmp	r3, #0
 800188a:	d008      	beq.n	800189e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800188c:	4b2d      	ldr	r3, [pc, #180]	@ (8001944 <FLASH_SetErrorCode+0xc8>)
 800188e:	69db      	ldr	r3, [r3, #28]
 8001890:	f043 0310 	orr.w	r3, r3, #16
 8001894:	4a2b      	ldr	r2, [pc, #172]	@ (8001944 <FLASH_SetErrorCode+0xc8>)
 8001896:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001898:	4b29      	ldr	r3, [pc, #164]	@ (8001940 <FLASH_SetErrorCode+0xc4>)
 800189a:	2210      	movs	r2, #16
 800189c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800189e:	4b28      	ldr	r3, [pc, #160]	@ (8001940 <FLASH_SetErrorCode+0xc4>)
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	f003 0320 	and.w	r3, r3, #32
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d008      	beq.n	80018bc <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80018aa:	4b26      	ldr	r3, [pc, #152]	@ (8001944 <FLASH_SetErrorCode+0xc8>)
 80018ac:	69db      	ldr	r3, [r3, #28]
 80018ae:	f043 0308 	orr.w	r3, r3, #8
 80018b2:	4a24      	ldr	r2, [pc, #144]	@ (8001944 <FLASH_SetErrorCode+0xc8>)
 80018b4:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80018b6:	4b22      	ldr	r3, [pc, #136]	@ (8001940 <FLASH_SetErrorCode+0xc4>)
 80018b8:	2220      	movs	r2, #32
 80018ba:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80018bc:	4b20      	ldr	r3, [pc, #128]	@ (8001940 <FLASH_SetErrorCode+0xc4>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d008      	beq.n	80018da <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80018c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001944 <FLASH_SetErrorCode+0xc8>)
 80018ca:	69db      	ldr	r3, [r3, #28]
 80018cc:	f043 0304 	orr.w	r3, r3, #4
 80018d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001944 <FLASH_SetErrorCode+0xc8>)
 80018d2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80018d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001940 <FLASH_SetErrorCode+0xc4>)
 80018d6:	2240      	movs	r2, #64	@ 0x40
 80018d8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80018da:	4b19      	ldr	r3, [pc, #100]	@ (8001940 <FLASH_SetErrorCode+0xc4>)
 80018dc:	68db      	ldr	r3, [r3, #12]
 80018de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d008      	beq.n	80018f8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80018e6:	4b17      	ldr	r3, [pc, #92]	@ (8001944 <FLASH_SetErrorCode+0xc8>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	f043 0302 	orr.w	r3, r3, #2
 80018ee:	4a15      	ldr	r2, [pc, #84]	@ (8001944 <FLASH_SetErrorCode+0xc8>)
 80018f0:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80018f2:	4b13      	ldr	r3, [pc, #76]	@ (8001940 <FLASH_SetErrorCode+0xc4>)
 80018f4:	2280      	movs	r2, #128	@ 0x80
 80018f6:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80018f8:	4b11      	ldr	r3, [pc, #68]	@ (8001940 <FLASH_SetErrorCode+0xc4>)
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001900:	2b00      	cmp	r3, #0
 8001902:	d009      	beq.n	8001918 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8001904:	4b0f      	ldr	r3, [pc, #60]	@ (8001944 <FLASH_SetErrorCode+0xc8>)
 8001906:	69db      	ldr	r3, [r3, #28]
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	4a0d      	ldr	r2, [pc, #52]	@ (8001944 <FLASH_SetErrorCode+0xc8>)
 800190e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8001910:	4b0b      	ldr	r3, [pc, #44]	@ (8001940 <FLASH_SetErrorCode+0xc4>)
 8001912:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001916:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001918:	4b09      	ldr	r3, [pc, #36]	@ (8001940 <FLASH_SetErrorCode+0xc4>)
 800191a:	68db      	ldr	r3, [r3, #12]
 800191c:	f003 0302 	and.w	r3, r3, #2
 8001920:	2b00      	cmp	r3, #0
 8001922:	d008      	beq.n	8001936 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001924:	4b07      	ldr	r3, [pc, #28]	@ (8001944 <FLASH_SetErrorCode+0xc8>)
 8001926:	69db      	ldr	r3, [r3, #28]
 8001928:	f043 0320 	orr.w	r3, r3, #32
 800192c:	4a05      	ldr	r2, [pc, #20]	@ (8001944 <FLASH_SetErrorCode+0xc8>)
 800192e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001930:	4b03      	ldr	r3, [pc, #12]	@ (8001940 <FLASH_SetErrorCode+0xc4>)
 8001932:	2202      	movs	r2, #2
 8001934:	60da      	str	r2, [r3, #12]
  }
}
 8001936:	bf00      	nop
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	40023c00 	.word	0x40023c00
 8001944:	20000078 	.word	0x20000078

08001948 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8001956:	2300      	movs	r3, #0
 8001958:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800195a:	4b31      	ldr	r3, [pc, #196]	@ (8001a20 <HAL_FLASHEx_Erase+0xd8>)
 800195c:	7e1b      	ldrb	r3, [r3, #24]
 800195e:	2b01      	cmp	r3, #1
 8001960:	d101      	bne.n	8001966 <HAL_FLASHEx_Erase+0x1e>
 8001962:	2302      	movs	r3, #2
 8001964:	e058      	b.n	8001a18 <HAL_FLASHEx_Erase+0xd0>
 8001966:	4b2e      	ldr	r3, [pc, #184]	@ (8001a20 <HAL_FLASHEx_Erase+0xd8>)
 8001968:	2201      	movs	r2, #1
 800196a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800196c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001970:	f7ff feaa 	bl	80016c8 <FLASH_WaitForLastOperation>
 8001974:	4603      	mov	r3, r0
 8001976:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001978:	7bfb      	ldrb	r3, [r7, #15]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d148      	bne.n	8001a10 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	f04f 32ff 	mov.w	r2, #4294967295
 8001984:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2b01      	cmp	r3, #1
 800198c:	d115      	bne.n	80019ba <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	691b      	ldr	r3, [r3, #16]
 8001992:	b2da      	uxtb	r2, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	4619      	mov	r1, r3
 800199a:	4610      	mov	r0, r2
 800199c:	f000 f844 	bl	8001a28 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019a0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80019a4:	f7ff fe90 	bl	80016c8 <FLASH_WaitForLastOperation>
 80019a8:	4603      	mov	r3, r0
 80019aa:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80019ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001a24 <HAL_FLASHEx_Erase+0xdc>)
 80019ae:	691b      	ldr	r3, [r3, #16]
 80019b0:	4a1c      	ldr	r2, [pc, #112]	@ (8001a24 <HAL_FLASHEx_Erase+0xdc>)
 80019b2:	f023 0304 	bic.w	r3, r3, #4
 80019b6:	6113      	str	r3, [r2, #16]
 80019b8:	e028      	b.n	8001a0c <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	60bb      	str	r3, [r7, #8]
 80019c0:	e01c      	b.n	80019fc <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	691b      	ldr	r3, [r3, #16]
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	4619      	mov	r1, r3
 80019ca:	68b8      	ldr	r0, [r7, #8]
 80019cc:	f000 f850 	bl	8001a70 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019d0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80019d4:	f7ff fe78 	bl	80016c8 <FLASH_WaitForLastOperation>
 80019d8:	4603      	mov	r3, r0
 80019da:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80019dc:	4b11      	ldr	r3, [pc, #68]	@ (8001a24 <HAL_FLASHEx_Erase+0xdc>)
 80019de:	691b      	ldr	r3, [r3, #16]
 80019e0:	4a10      	ldr	r2, [pc, #64]	@ (8001a24 <HAL_FLASHEx_Erase+0xdc>)
 80019e2:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 80019e6:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d003      	beq.n	80019f6 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	68ba      	ldr	r2, [r7, #8]
 80019f2:	601a      	str	r2, [r3, #0]
          break;
 80019f4:	e00a      	b.n	8001a0c <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	3301      	adds	r3, #1
 80019fa:	60bb      	str	r3, [r7, #8]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	68da      	ldr	r2, [r3, #12]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	4413      	add	r3, r2
 8001a06:	68ba      	ldr	r2, [r7, #8]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d3da      	bcc.n	80019c2 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001a0c:	f000 f878 	bl	8001b00 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001a10:	4b03      	ldr	r3, [pc, #12]	@ (8001a20 <HAL_FLASHEx_Erase+0xd8>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	761a      	strb	r2, [r3, #24]

  return status;
 8001a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3710      	adds	r7, #16
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20000078 	.word	0x20000078
 8001a24:	40023c00 	.word	0x40023c00

08001a28 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	6039      	str	r1, [r7, #0]
 8001a32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001a34:	4b0d      	ldr	r3, [pc, #52]	@ (8001a6c <FLASH_MassErase+0x44>)
 8001a36:	691b      	ldr	r3, [r3, #16]
 8001a38:	4a0c      	ldr	r2, [pc, #48]	@ (8001a6c <FLASH_MassErase+0x44>)
 8001a3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a3e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001a40:	4b0a      	ldr	r3, [pc, #40]	@ (8001a6c <FLASH_MassErase+0x44>)
 8001a42:	691b      	ldr	r3, [r3, #16]
 8001a44:	4a09      	ldr	r2, [pc, #36]	@ (8001a6c <FLASH_MassErase+0x44>)
 8001a46:	f043 0304 	orr.w	r3, r3, #4
 8001a4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8001a4c:	4b07      	ldr	r3, [pc, #28]	@ (8001a6c <FLASH_MassErase+0x44>)
 8001a4e:	691a      	ldr	r2, [r3, #16]
 8001a50:	79fb      	ldrb	r3, [r7, #7]
 8001a52:	021b      	lsls	r3, r3, #8
 8001a54:	4313      	orrs	r3, r2
 8001a56:	4a05      	ldr	r2, [pc, #20]	@ (8001a6c <FLASH_MassErase+0x44>)
 8001a58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a5c:	6113      	str	r3, [r2, #16]
}
 8001a5e:	bf00      	nop
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	40023c00 	.word	0x40023c00

08001a70 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	460b      	mov	r3, r1
 8001a7a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001a80:	78fb      	ldrb	r3, [r7, #3]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d102      	bne.n	8001a8c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8001a86:	2300      	movs	r3, #0
 8001a88:	60fb      	str	r3, [r7, #12]
 8001a8a:	e010      	b.n	8001aae <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001a8c:	78fb      	ldrb	r3, [r7, #3]
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d103      	bne.n	8001a9a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001a92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	e009      	b.n	8001aae <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001a9a:	78fb      	ldrb	r3, [r7, #3]
 8001a9c:	2b02      	cmp	r3, #2
 8001a9e:	d103      	bne.n	8001aa8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001aa0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	e002      	b.n	8001aae <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001aa8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001aac:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001aae:	4b13      	ldr	r3, [pc, #76]	@ (8001afc <FLASH_Erase_Sector+0x8c>)
 8001ab0:	691b      	ldr	r3, [r3, #16]
 8001ab2:	4a12      	ldr	r2, [pc, #72]	@ (8001afc <FLASH_Erase_Sector+0x8c>)
 8001ab4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ab8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001aba:	4b10      	ldr	r3, [pc, #64]	@ (8001afc <FLASH_Erase_Sector+0x8c>)
 8001abc:	691a      	ldr	r2, [r3, #16]
 8001abe:	490f      	ldr	r1, [pc, #60]	@ (8001afc <FLASH_Erase_Sector+0x8c>)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8001afc <FLASH_Erase_Sector+0x8c>)
 8001ac8:	691b      	ldr	r3, [r3, #16]
 8001aca:	4a0c      	ldr	r2, [pc, #48]	@ (8001afc <FLASH_Erase_Sector+0x8c>)
 8001acc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001ad0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8001afc <FLASH_Erase_Sector+0x8c>)
 8001ad4:	691a      	ldr	r2, [r3, #16]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	00db      	lsls	r3, r3, #3
 8001ada:	4313      	orrs	r3, r2
 8001adc:	4a07      	ldr	r2, [pc, #28]	@ (8001afc <FLASH_Erase_Sector+0x8c>)
 8001ade:	f043 0302 	orr.w	r3, r3, #2
 8001ae2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001ae4:	4b05      	ldr	r3, [pc, #20]	@ (8001afc <FLASH_Erase_Sector+0x8c>)
 8001ae6:	691b      	ldr	r3, [r3, #16]
 8001ae8:	4a04      	ldr	r2, [pc, #16]	@ (8001afc <FLASH_Erase_Sector+0x8c>)
 8001aea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aee:	6113      	str	r3, [r2, #16]
}
 8001af0:	bf00      	nop
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	40023c00 	.word	0x40023c00

08001b00 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8001b04:	4b20      	ldr	r3, [pc, #128]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d017      	beq.n	8001b40 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001b10:	4b1d      	ldr	r3, [pc, #116]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a1c      	ldr	r2, [pc, #112]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b16:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001b1a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001b1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a19      	ldr	r2, [pc, #100]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b22:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b26:	6013      	str	r3, [r2, #0]
 8001b28:	4b17      	ldr	r3, [pc, #92]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a16      	ldr	r2, [pc, #88]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001b32:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b34:	4b14      	ldr	r3, [pc, #80]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a13      	ldr	r2, [pc, #76]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b3e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001b40:	4b11      	ldr	r3, [pc, #68]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d017      	beq.n	8001b7c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a0d      	ldr	r2, [pc, #52]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001b56:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001b58:	4b0b      	ldr	r3, [pc, #44]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a0a      	ldr	r2, [pc, #40]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b5e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b62:	6013      	str	r3, [r2, #0]
 8001b64:	4b08      	ldr	r3, [pc, #32]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a07      	ldr	r2, [pc, #28]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001b6e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b70:	4b05      	ldr	r3, [pc, #20]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a04      	ldr	r2, [pc, #16]	@ (8001b88 <FLASH_FlushCaches+0x88>)
 8001b76:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b7a:	6013      	str	r3, [r2, #0]
  }
}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	40023c00 	.word	0x40023c00

08001b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b089      	sub	sp, #36	@ 0x24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b96:	2300      	movs	r3, #0
 8001b98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	61fb      	str	r3, [r7, #28]
 8001ba6:	e165      	b.n	8001e74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ba8:	2201      	movs	r2, #1
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	697a      	ldr	r2, [r7, #20]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	f040 8154 	bne.w	8001e6e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f003 0303 	and.w	r3, r3, #3
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d005      	beq.n	8001bde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d130      	bne.n	8001c40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	2203      	movs	r2, #3
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	43db      	mvns	r3, r3
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	68da      	ldr	r2, [r3, #12]
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	69ba      	ldr	r2, [r7, #24]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	69ba      	ldr	r2, [r7, #24]
 8001c0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c14:	2201      	movs	r2, #1
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	69ba      	ldr	r2, [r7, #24]
 8001c20:	4013      	ands	r3, r2
 8001c22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	091b      	lsrs	r3, r3, #4
 8001c2a:	f003 0201 	and.w	r2, r3, #1
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 0303 	and.w	r3, r3, #3
 8001c48:	2b03      	cmp	r3, #3
 8001c4a:	d017      	beq.n	8001c7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	2203      	movs	r2, #3
 8001c58:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5c:	43db      	mvns	r3, r3
 8001c5e:	69ba      	ldr	r2, [r7, #24]
 8001c60:	4013      	ands	r3, r2
 8001c62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f003 0303 	and.w	r3, r3, #3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d123      	bne.n	8001cd0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	08da      	lsrs	r2, r3, #3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	3208      	adds	r2, #8
 8001c90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	220f      	movs	r2, #15
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	69ba      	ldr	r2, [r7, #24]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	691a      	ldr	r2, [r3, #16]
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	f003 0307 	and.w	r3, r3, #7
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	08da      	lsrs	r2, r3, #3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	3208      	adds	r2, #8
 8001cca:	69b9      	ldr	r1, [r7, #24]
 8001ccc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	2203      	movs	r2, #3
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	69ba      	ldr	r2, [r7, #24]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f003 0203 	and.w	r2, r3, #3
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	f000 80ae 	beq.w	8001e6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	60fb      	str	r3, [r7, #12]
 8001d16:	4b5d      	ldr	r3, [pc, #372]	@ (8001e8c <HAL_GPIO_Init+0x300>)
 8001d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d1a:	4a5c      	ldr	r2, [pc, #368]	@ (8001e8c <HAL_GPIO_Init+0x300>)
 8001d1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d20:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d22:	4b5a      	ldr	r3, [pc, #360]	@ (8001e8c <HAL_GPIO_Init+0x300>)
 8001d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d2e:	4a58      	ldr	r2, [pc, #352]	@ (8001e90 <HAL_GPIO_Init+0x304>)
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	089b      	lsrs	r3, r3, #2
 8001d34:	3302      	adds	r3, #2
 8001d36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	220f      	movs	r2, #15
 8001d46:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4a:	43db      	mvns	r3, r3
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	4013      	ands	r3, r2
 8001d50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a4f      	ldr	r2, [pc, #316]	@ (8001e94 <HAL_GPIO_Init+0x308>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d025      	beq.n	8001da6 <HAL_GPIO_Init+0x21a>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a4e      	ldr	r2, [pc, #312]	@ (8001e98 <HAL_GPIO_Init+0x30c>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d01f      	beq.n	8001da2 <HAL_GPIO_Init+0x216>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a4d      	ldr	r2, [pc, #308]	@ (8001e9c <HAL_GPIO_Init+0x310>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d019      	beq.n	8001d9e <HAL_GPIO_Init+0x212>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a4c      	ldr	r2, [pc, #304]	@ (8001ea0 <HAL_GPIO_Init+0x314>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d013      	beq.n	8001d9a <HAL_GPIO_Init+0x20e>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a4b      	ldr	r2, [pc, #300]	@ (8001ea4 <HAL_GPIO_Init+0x318>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d00d      	beq.n	8001d96 <HAL_GPIO_Init+0x20a>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a4a      	ldr	r2, [pc, #296]	@ (8001ea8 <HAL_GPIO_Init+0x31c>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d007      	beq.n	8001d92 <HAL_GPIO_Init+0x206>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a49      	ldr	r2, [pc, #292]	@ (8001eac <HAL_GPIO_Init+0x320>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d101      	bne.n	8001d8e <HAL_GPIO_Init+0x202>
 8001d8a:	2306      	movs	r3, #6
 8001d8c:	e00c      	b.n	8001da8 <HAL_GPIO_Init+0x21c>
 8001d8e:	2307      	movs	r3, #7
 8001d90:	e00a      	b.n	8001da8 <HAL_GPIO_Init+0x21c>
 8001d92:	2305      	movs	r3, #5
 8001d94:	e008      	b.n	8001da8 <HAL_GPIO_Init+0x21c>
 8001d96:	2304      	movs	r3, #4
 8001d98:	e006      	b.n	8001da8 <HAL_GPIO_Init+0x21c>
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e004      	b.n	8001da8 <HAL_GPIO_Init+0x21c>
 8001d9e:	2302      	movs	r3, #2
 8001da0:	e002      	b.n	8001da8 <HAL_GPIO_Init+0x21c>
 8001da2:	2301      	movs	r3, #1
 8001da4:	e000      	b.n	8001da8 <HAL_GPIO_Init+0x21c>
 8001da6:	2300      	movs	r3, #0
 8001da8:	69fa      	ldr	r2, [r7, #28]
 8001daa:	f002 0203 	and.w	r2, r2, #3
 8001dae:	0092      	lsls	r2, r2, #2
 8001db0:	4093      	lsls	r3, r2
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001db8:	4935      	ldr	r1, [pc, #212]	@ (8001e90 <HAL_GPIO_Init+0x304>)
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	089b      	lsrs	r3, r3, #2
 8001dbe:	3302      	adds	r3, #2
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dc6:	4b3a      	ldr	r3, [pc, #232]	@ (8001eb0 <HAL_GPIO_Init+0x324>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	43db      	mvns	r3, r3
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001dea:	4a31      	ldr	r2, [pc, #196]	@ (8001eb0 <HAL_GPIO_Init+0x324>)
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001df0:	4b2f      	ldr	r3, [pc, #188]	@ (8001eb0 <HAL_GPIO_Init+0x324>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	43db      	mvns	r3, r3
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d003      	beq.n	8001e14 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e14:	4a26      	ldr	r2, [pc, #152]	@ (8001eb0 <HAL_GPIO_Init+0x324>)
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e1a:	4b25      	ldr	r3, [pc, #148]	@ (8001eb0 <HAL_GPIO_Init+0x324>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	43db      	mvns	r3, r3
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	4013      	ands	r3, r2
 8001e28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d003      	beq.n	8001e3e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e3e:	4a1c      	ldr	r2, [pc, #112]	@ (8001eb0 <HAL_GPIO_Init+0x324>)
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e44:	4b1a      	ldr	r3, [pc, #104]	@ (8001eb0 <HAL_GPIO_Init+0x324>)
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	4013      	ands	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d003      	beq.n	8001e68 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e68:	4a11      	ldr	r2, [pc, #68]	@ (8001eb0 <HAL_GPIO_Init+0x324>)
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3301      	adds	r3, #1
 8001e72:	61fb      	str	r3, [r7, #28]
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	2b0f      	cmp	r3, #15
 8001e78:	f67f ae96 	bls.w	8001ba8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e7c:	bf00      	nop
 8001e7e:	bf00      	nop
 8001e80:	3724      	adds	r7, #36	@ 0x24
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	40013800 	.word	0x40013800
 8001e94:	40020000 	.word	0x40020000
 8001e98:	40020400 	.word	0x40020400
 8001e9c:	40020800 	.word	0x40020800
 8001ea0:	40020c00 	.word	0x40020c00
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	40021400 	.word	0x40021400
 8001eac:	40021800 	.word	0x40021800
 8001eb0:	40013c00 	.word	0x40013c00

08001eb4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	691a      	ldr	r2, [r3, #16]
 8001ec4:	887b      	ldrh	r3, [r7, #2]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d002      	beq.n	8001ed2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	73fb      	strb	r3, [r7, #15]
 8001ed0:	e001      	b.n	8001ed6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ed6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3714      	adds	r7, #20
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	460b      	mov	r3, r1
 8001eee:	807b      	strh	r3, [r7, #2]
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ef4:	787b      	ldrb	r3, [r7, #1]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d003      	beq.n	8001f02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001efa:	887a      	ldrh	r2, [r7, #2]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f00:	e003      	b.n	8001f0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f02:	887b      	ldrh	r3, [r7, #2]
 8001f04:	041a      	lsls	r2, r3, #16
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	619a      	str	r2, [r3, #24]
}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
	...

08001f18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d101      	bne.n	8001f2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e0cc      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f2c:	4b68      	ldr	r3, [pc, #416]	@ (80020d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 030f 	and.w	r3, r3, #15
 8001f34:	683a      	ldr	r2, [r7, #0]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d90c      	bls.n	8001f54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f3a:	4b65      	ldr	r3, [pc, #404]	@ (80020d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f3c:	683a      	ldr	r2, [r7, #0]
 8001f3e:	b2d2      	uxtb	r2, r2
 8001f40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f42:	4b63      	ldr	r3, [pc, #396]	@ (80020d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 030f 	and.w	r3, r3, #15
 8001f4a:	683a      	ldr	r2, [r7, #0]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d001      	beq.n	8001f54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e0b8      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d020      	beq.n	8001fa2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0304 	and.w	r3, r3, #4
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d005      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f6c:	4b59      	ldr	r3, [pc, #356]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	4a58      	ldr	r2, [pc, #352]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f72:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001f76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0308 	and.w	r3, r3, #8
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d005      	beq.n	8001f90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f84:	4b53      	ldr	r3, [pc, #332]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	4a52      	ldr	r2, [pc, #328]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f8a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001f8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f90:	4b50      	ldr	r3, [pc, #320]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	494d      	ldr	r1, [pc, #308]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d044      	beq.n	8002038 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d107      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb6:	4b47      	ldr	r3, [pc, #284]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d119      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e07f      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d003      	beq.n	8001fd6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001fd2:	2b03      	cmp	r3, #3
 8001fd4:	d107      	bne.n	8001fe6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fd6:	4b3f      	ldr	r3, [pc, #252]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d109      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e06f      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fe6:	4b3b      	ldr	r3, [pc, #236]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d101      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e067      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ff6:	4b37      	ldr	r3, [pc, #220]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f023 0203 	bic.w	r2, r3, #3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	4934      	ldr	r1, [pc, #208]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002004:	4313      	orrs	r3, r2
 8002006:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002008:	f7ff f97c 	bl	8001304 <HAL_GetTick>
 800200c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800200e:	e00a      	b.n	8002026 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002010:	f7ff f978 	bl	8001304 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800201e:	4293      	cmp	r3, r2
 8002020:	d901      	bls.n	8002026 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e04f      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002026:	4b2b      	ldr	r3, [pc, #172]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f003 020c 	and.w	r2, r3, #12
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	429a      	cmp	r2, r3
 8002036:	d1eb      	bne.n	8002010 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002038:	4b25      	ldr	r3, [pc, #148]	@ (80020d0 <HAL_RCC_ClockConfig+0x1b8>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 030f 	and.w	r3, r3, #15
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	429a      	cmp	r2, r3
 8002044:	d20c      	bcs.n	8002060 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002046:	4b22      	ldr	r3, [pc, #136]	@ (80020d0 <HAL_RCC_ClockConfig+0x1b8>)
 8002048:	683a      	ldr	r2, [r7, #0]
 800204a:	b2d2      	uxtb	r2, r2
 800204c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800204e:	4b20      	ldr	r3, [pc, #128]	@ (80020d0 <HAL_RCC_ClockConfig+0x1b8>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 030f 	and.w	r3, r3, #15
 8002056:	683a      	ldr	r2, [r7, #0]
 8002058:	429a      	cmp	r2, r3
 800205a:	d001      	beq.n	8002060 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e032      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	2b00      	cmp	r3, #0
 800206a:	d008      	beq.n	800207e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800206c:	4b19      	ldr	r3, [pc, #100]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	4916      	ldr	r1, [pc, #88]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 800207a:	4313      	orrs	r3, r2
 800207c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0308 	and.w	r3, r3, #8
 8002086:	2b00      	cmp	r3, #0
 8002088:	d009      	beq.n	800209e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800208a:	4b12      	ldr	r3, [pc, #72]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	691b      	ldr	r3, [r3, #16]
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	490e      	ldr	r1, [pc, #56]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 800209a:	4313      	orrs	r3, r2
 800209c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800209e:	f000 f855 	bl	800214c <HAL_RCC_GetSysClockFreq>
 80020a2:	4602      	mov	r2, r0
 80020a4:	4b0b      	ldr	r3, [pc, #44]	@ (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	091b      	lsrs	r3, r3, #4
 80020aa:	f003 030f 	and.w	r3, r3, #15
 80020ae:	490a      	ldr	r1, [pc, #40]	@ (80020d8 <HAL_RCC_ClockConfig+0x1c0>)
 80020b0:	5ccb      	ldrb	r3, [r1, r3]
 80020b2:	fa22 f303 	lsr.w	r3, r2, r3
 80020b6:	4a09      	ldr	r2, [pc, #36]	@ (80020dc <HAL_RCC_ClockConfig+0x1c4>)
 80020b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80020ba:	4b09      	ldr	r3, [pc, #36]	@ (80020e0 <HAL_RCC_ClockConfig+0x1c8>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff f8dc 	bl	800127c <HAL_InitTick>

  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	40023c00 	.word	0x40023c00
 80020d4:	40023800 	.word	0x40023800
 80020d8:	08003444 	.word	0x08003444
 80020dc:	20000000 	.word	0x20000000
 80020e0:	20000004 	.word	0x20000004

080020e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020e8:	4b03      	ldr	r3, [pc, #12]	@ (80020f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80020ea:	681b      	ldr	r3, [r3, #0]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	20000000 	.word	0x20000000

080020fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002100:	f7ff fff0 	bl	80020e4 <HAL_RCC_GetHCLKFreq>
 8002104:	4602      	mov	r2, r0
 8002106:	4b05      	ldr	r3, [pc, #20]	@ (800211c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	0a9b      	lsrs	r3, r3, #10
 800210c:	f003 0307 	and.w	r3, r3, #7
 8002110:	4903      	ldr	r1, [pc, #12]	@ (8002120 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002112:	5ccb      	ldrb	r3, [r1, r3]
 8002114:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002118:	4618      	mov	r0, r3
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40023800 	.word	0x40023800
 8002120:	08003454 	.word	0x08003454

08002124 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002128:	f7ff ffdc 	bl	80020e4 <HAL_RCC_GetHCLKFreq>
 800212c:	4602      	mov	r2, r0
 800212e:	4b05      	ldr	r3, [pc, #20]	@ (8002144 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	0b5b      	lsrs	r3, r3, #13
 8002134:	f003 0307 	and.w	r3, r3, #7
 8002138:	4903      	ldr	r1, [pc, #12]	@ (8002148 <HAL_RCC_GetPCLK2Freq+0x24>)
 800213a:	5ccb      	ldrb	r3, [r1, r3]
 800213c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002140:	4618      	mov	r0, r3
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40023800 	.word	0x40023800
 8002148:	08003454 	.word	0x08003454

0800214c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800214c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002150:	b0ae      	sub	sp, #184	@ 0xb8
 8002152:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002154:	2300      	movs	r3, #0
 8002156:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800215a:	2300      	movs	r3, #0
 800215c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002160:	2300      	movs	r3, #0
 8002162:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002166:	2300      	movs	r3, #0
 8002168:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800216c:	2300      	movs	r3, #0
 800216e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002172:	4bcb      	ldr	r3, [pc, #812]	@ (80024a0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f003 030c 	and.w	r3, r3, #12
 800217a:	2b0c      	cmp	r3, #12
 800217c:	f200 8206 	bhi.w	800258c <HAL_RCC_GetSysClockFreq+0x440>
 8002180:	a201      	add	r2, pc, #4	@ (adr r2, 8002188 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002186:	bf00      	nop
 8002188:	080021bd 	.word	0x080021bd
 800218c:	0800258d 	.word	0x0800258d
 8002190:	0800258d 	.word	0x0800258d
 8002194:	0800258d 	.word	0x0800258d
 8002198:	080021c5 	.word	0x080021c5
 800219c:	0800258d 	.word	0x0800258d
 80021a0:	0800258d 	.word	0x0800258d
 80021a4:	0800258d 	.word	0x0800258d
 80021a8:	080021cd 	.word	0x080021cd
 80021ac:	0800258d 	.word	0x0800258d
 80021b0:	0800258d 	.word	0x0800258d
 80021b4:	0800258d 	.word	0x0800258d
 80021b8:	080023bd 	.word	0x080023bd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021bc:	4bb9      	ldr	r3, [pc, #740]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0x358>)
 80021be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 80021c2:	e1e7      	b.n	8002594 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80021c4:	4bb8      	ldr	r3, [pc, #736]	@ (80024a8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80021c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80021ca:	e1e3      	b.n	8002594 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021cc:	4bb4      	ldr	r3, [pc, #720]	@ (80024a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021d8:	4bb1      	ldr	r3, [pc, #708]	@ (80024a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d071      	beq.n	80022c8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021e4:	4bae      	ldr	r3, [pc, #696]	@ (80024a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	099b      	lsrs	r3, r3, #6
 80021ea:	2200      	movs	r2, #0
 80021ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80021f0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80021f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80021f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002200:	2300      	movs	r3, #0
 8002202:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002206:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800220a:	4622      	mov	r2, r4
 800220c:	462b      	mov	r3, r5
 800220e:	f04f 0000 	mov.w	r0, #0
 8002212:	f04f 0100 	mov.w	r1, #0
 8002216:	0159      	lsls	r1, r3, #5
 8002218:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800221c:	0150      	lsls	r0, r2, #5
 800221e:	4602      	mov	r2, r0
 8002220:	460b      	mov	r3, r1
 8002222:	4621      	mov	r1, r4
 8002224:	1a51      	subs	r1, r2, r1
 8002226:	6439      	str	r1, [r7, #64]	@ 0x40
 8002228:	4629      	mov	r1, r5
 800222a:	eb63 0301 	sbc.w	r3, r3, r1
 800222e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002230:	f04f 0200 	mov.w	r2, #0
 8002234:	f04f 0300 	mov.w	r3, #0
 8002238:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800223c:	4649      	mov	r1, r9
 800223e:	018b      	lsls	r3, r1, #6
 8002240:	4641      	mov	r1, r8
 8002242:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002246:	4641      	mov	r1, r8
 8002248:	018a      	lsls	r2, r1, #6
 800224a:	4641      	mov	r1, r8
 800224c:	1a51      	subs	r1, r2, r1
 800224e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002250:	4649      	mov	r1, r9
 8002252:	eb63 0301 	sbc.w	r3, r3, r1
 8002256:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002258:	f04f 0200 	mov.w	r2, #0
 800225c:	f04f 0300 	mov.w	r3, #0
 8002260:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002264:	4649      	mov	r1, r9
 8002266:	00cb      	lsls	r3, r1, #3
 8002268:	4641      	mov	r1, r8
 800226a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800226e:	4641      	mov	r1, r8
 8002270:	00ca      	lsls	r2, r1, #3
 8002272:	4610      	mov	r0, r2
 8002274:	4619      	mov	r1, r3
 8002276:	4603      	mov	r3, r0
 8002278:	4622      	mov	r2, r4
 800227a:	189b      	adds	r3, r3, r2
 800227c:	633b      	str	r3, [r7, #48]	@ 0x30
 800227e:	462b      	mov	r3, r5
 8002280:	460a      	mov	r2, r1
 8002282:	eb42 0303 	adc.w	r3, r2, r3
 8002286:	637b      	str	r3, [r7, #52]	@ 0x34
 8002288:	f04f 0200 	mov.w	r2, #0
 800228c:	f04f 0300 	mov.w	r3, #0
 8002290:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002294:	4629      	mov	r1, r5
 8002296:	024b      	lsls	r3, r1, #9
 8002298:	4621      	mov	r1, r4
 800229a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800229e:	4621      	mov	r1, r4
 80022a0:	024a      	lsls	r2, r1, #9
 80022a2:	4610      	mov	r0, r2
 80022a4:	4619      	mov	r1, r3
 80022a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80022aa:	2200      	movs	r2, #0
 80022ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80022b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80022b4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80022b8:	f7fd ffa4 	bl	8000204 <__aeabi_uldivmod>
 80022bc:	4602      	mov	r2, r0
 80022be:	460b      	mov	r3, r1
 80022c0:	4613      	mov	r3, r2
 80022c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80022c6:	e067      	b.n	8002398 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022c8:	4b75      	ldr	r3, [pc, #468]	@ (80024a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	099b      	lsrs	r3, r3, #6
 80022ce:	2200      	movs	r2, #0
 80022d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80022d4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80022d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80022dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80022e2:	2300      	movs	r3, #0
 80022e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80022e6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80022ea:	4622      	mov	r2, r4
 80022ec:	462b      	mov	r3, r5
 80022ee:	f04f 0000 	mov.w	r0, #0
 80022f2:	f04f 0100 	mov.w	r1, #0
 80022f6:	0159      	lsls	r1, r3, #5
 80022f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022fc:	0150      	lsls	r0, r2, #5
 80022fe:	4602      	mov	r2, r0
 8002300:	460b      	mov	r3, r1
 8002302:	4621      	mov	r1, r4
 8002304:	1a51      	subs	r1, r2, r1
 8002306:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002308:	4629      	mov	r1, r5
 800230a:	eb63 0301 	sbc.w	r3, r3, r1
 800230e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002310:	f04f 0200 	mov.w	r2, #0
 8002314:	f04f 0300 	mov.w	r3, #0
 8002318:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800231c:	4649      	mov	r1, r9
 800231e:	018b      	lsls	r3, r1, #6
 8002320:	4641      	mov	r1, r8
 8002322:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002326:	4641      	mov	r1, r8
 8002328:	018a      	lsls	r2, r1, #6
 800232a:	4641      	mov	r1, r8
 800232c:	ebb2 0a01 	subs.w	sl, r2, r1
 8002330:	4649      	mov	r1, r9
 8002332:	eb63 0b01 	sbc.w	fp, r3, r1
 8002336:	f04f 0200 	mov.w	r2, #0
 800233a:	f04f 0300 	mov.w	r3, #0
 800233e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002342:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002346:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800234a:	4692      	mov	sl, r2
 800234c:	469b      	mov	fp, r3
 800234e:	4623      	mov	r3, r4
 8002350:	eb1a 0303 	adds.w	r3, sl, r3
 8002354:	623b      	str	r3, [r7, #32]
 8002356:	462b      	mov	r3, r5
 8002358:	eb4b 0303 	adc.w	r3, fp, r3
 800235c:	627b      	str	r3, [r7, #36]	@ 0x24
 800235e:	f04f 0200 	mov.w	r2, #0
 8002362:	f04f 0300 	mov.w	r3, #0
 8002366:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800236a:	4629      	mov	r1, r5
 800236c:	028b      	lsls	r3, r1, #10
 800236e:	4621      	mov	r1, r4
 8002370:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002374:	4621      	mov	r1, r4
 8002376:	028a      	lsls	r2, r1, #10
 8002378:	4610      	mov	r0, r2
 800237a:	4619      	mov	r1, r3
 800237c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002380:	2200      	movs	r2, #0
 8002382:	673b      	str	r3, [r7, #112]	@ 0x70
 8002384:	677a      	str	r2, [r7, #116]	@ 0x74
 8002386:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800238a:	f7fd ff3b 	bl	8000204 <__aeabi_uldivmod>
 800238e:	4602      	mov	r2, r0
 8002390:	460b      	mov	r3, r1
 8002392:	4613      	mov	r3, r2
 8002394:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002398:	4b41      	ldr	r3, [pc, #260]	@ (80024a0 <HAL_RCC_GetSysClockFreq+0x354>)
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	0c1b      	lsrs	r3, r3, #16
 800239e:	f003 0303 	and.w	r3, r3, #3
 80023a2:	3301      	adds	r3, #1
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 80023aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80023ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80023b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80023ba:	e0eb      	b.n	8002594 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023bc:	4b38      	ldr	r3, [pc, #224]	@ (80024a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80023c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023c8:	4b35      	ldr	r3, [pc, #212]	@ (80024a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d06b      	beq.n	80024ac <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023d4:	4b32      	ldr	r3, [pc, #200]	@ (80024a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	099b      	lsrs	r3, r3, #6
 80023da:	2200      	movs	r2, #0
 80023dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80023de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80023e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023e6:	663b      	str	r3, [r7, #96]	@ 0x60
 80023e8:	2300      	movs	r3, #0
 80023ea:	667b      	str	r3, [r7, #100]	@ 0x64
 80023ec:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80023f0:	4622      	mov	r2, r4
 80023f2:	462b      	mov	r3, r5
 80023f4:	f04f 0000 	mov.w	r0, #0
 80023f8:	f04f 0100 	mov.w	r1, #0
 80023fc:	0159      	lsls	r1, r3, #5
 80023fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002402:	0150      	lsls	r0, r2, #5
 8002404:	4602      	mov	r2, r0
 8002406:	460b      	mov	r3, r1
 8002408:	4621      	mov	r1, r4
 800240a:	1a51      	subs	r1, r2, r1
 800240c:	61b9      	str	r1, [r7, #24]
 800240e:	4629      	mov	r1, r5
 8002410:	eb63 0301 	sbc.w	r3, r3, r1
 8002414:	61fb      	str	r3, [r7, #28]
 8002416:	f04f 0200 	mov.w	r2, #0
 800241a:	f04f 0300 	mov.w	r3, #0
 800241e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002422:	4659      	mov	r1, fp
 8002424:	018b      	lsls	r3, r1, #6
 8002426:	4651      	mov	r1, sl
 8002428:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800242c:	4651      	mov	r1, sl
 800242e:	018a      	lsls	r2, r1, #6
 8002430:	4651      	mov	r1, sl
 8002432:	ebb2 0801 	subs.w	r8, r2, r1
 8002436:	4659      	mov	r1, fp
 8002438:	eb63 0901 	sbc.w	r9, r3, r1
 800243c:	f04f 0200 	mov.w	r2, #0
 8002440:	f04f 0300 	mov.w	r3, #0
 8002444:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002448:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800244c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002450:	4690      	mov	r8, r2
 8002452:	4699      	mov	r9, r3
 8002454:	4623      	mov	r3, r4
 8002456:	eb18 0303 	adds.w	r3, r8, r3
 800245a:	613b      	str	r3, [r7, #16]
 800245c:	462b      	mov	r3, r5
 800245e:	eb49 0303 	adc.w	r3, r9, r3
 8002462:	617b      	str	r3, [r7, #20]
 8002464:	f04f 0200 	mov.w	r2, #0
 8002468:	f04f 0300 	mov.w	r3, #0
 800246c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002470:	4629      	mov	r1, r5
 8002472:	024b      	lsls	r3, r1, #9
 8002474:	4621      	mov	r1, r4
 8002476:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800247a:	4621      	mov	r1, r4
 800247c:	024a      	lsls	r2, r1, #9
 800247e:	4610      	mov	r0, r2
 8002480:	4619      	mov	r1, r3
 8002482:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002486:	2200      	movs	r2, #0
 8002488:	65bb      	str	r3, [r7, #88]	@ 0x58
 800248a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800248c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002490:	f7fd feb8 	bl	8000204 <__aeabi_uldivmod>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	4613      	mov	r3, r2
 800249a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800249e:	e065      	b.n	800256c <HAL_RCC_GetSysClockFreq+0x420>
 80024a0:	40023800 	.word	0x40023800
 80024a4:	00f42400 	.word	0x00f42400
 80024a8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024ac:	4b3d      	ldr	r3, [pc, #244]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x458>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	099b      	lsrs	r3, r3, #6
 80024b2:	2200      	movs	r2, #0
 80024b4:	4618      	mov	r0, r3
 80024b6:	4611      	mov	r1, r2
 80024b8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80024bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80024be:	2300      	movs	r3, #0
 80024c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80024c2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80024c6:	4642      	mov	r2, r8
 80024c8:	464b      	mov	r3, r9
 80024ca:	f04f 0000 	mov.w	r0, #0
 80024ce:	f04f 0100 	mov.w	r1, #0
 80024d2:	0159      	lsls	r1, r3, #5
 80024d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024d8:	0150      	lsls	r0, r2, #5
 80024da:	4602      	mov	r2, r0
 80024dc:	460b      	mov	r3, r1
 80024de:	4641      	mov	r1, r8
 80024e0:	1a51      	subs	r1, r2, r1
 80024e2:	60b9      	str	r1, [r7, #8]
 80024e4:	4649      	mov	r1, r9
 80024e6:	eb63 0301 	sbc.w	r3, r3, r1
 80024ea:	60fb      	str	r3, [r7, #12]
 80024ec:	f04f 0200 	mov.w	r2, #0
 80024f0:	f04f 0300 	mov.w	r3, #0
 80024f4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80024f8:	4659      	mov	r1, fp
 80024fa:	018b      	lsls	r3, r1, #6
 80024fc:	4651      	mov	r1, sl
 80024fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002502:	4651      	mov	r1, sl
 8002504:	018a      	lsls	r2, r1, #6
 8002506:	4651      	mov	r1, sl
 8002508:	1a54      	subs	r4, r2, r1
 800250a:	4659      	mov	r1, fp
 800250c:	eb63 0501 	sbc.w	r5, r3, r1
 8002510:	f04f 0200 	mov.w	r2, #0
 8002514:	f04f 0300 	mov.w	r3, #0
 8002518:	00eb      	lsls	r3, r5, #3
 800251a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800251e:	00e2      	lsls	r2, r4, #3
 8002520:	4614      	mov	r4, r2
 8002522:	461d      	mov	r5, r3
 8002524:	4643      	mov	r3, r8
 8002526:	18e3      	adds	r3, r4, r3
 8002528:	603b      	str	r3, [r7, #0]
 800252a:	464b      	mov	r3, r9
 800252c:	eb45 0303 	adc.w	r3, r5, r3
 8002530:	607b      	str	r3, [r7, #4]
 8002532:	f04f 0200 	mov.w	r2, #0
 8002536:	f04f 0300 	mov.w	r3, #0
 800253a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800253e:	4629      	mov	r1, r5
 8002540:	028b      	lsls	r3, r1, #10
 8002542:	4621      	mov	r1, r4
 8002544:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002548:	4621      	mov	r1, r4
 800254a:	028a      	lsls	r2, r1, #10
 800254c:	4610      	mov	r0, r2
 800254e:	4619      	mov	r1, r3
 8002550:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002554:	2200      	movs	r2, #0
 8002556:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002558:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800255a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800255e:	f7fd fe51 	bl	8000204 <__aeabi_uldivmod>
 8002562:	4602      	mov	r2, r0
 8002564:	460b      	mov	r3, r1
 8002566:	4613      	mov	r3, r2
 8002568:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800256c:	4b0d      	ldr	r3, [pc, #52]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x458>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	0f1b      	lsrs	r3, r3, #28
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 800257a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800257e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002582:	fbb2 f3f3 	udiv	r3, r2, r3
 8002586:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800258a:	e003      	b.n	8002594 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800258c:	4b06      	ldr	r3, [pc, #24]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x45c>)
 800258e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002592:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002594:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002598:	4618      	mov	r0, r3
 800259a:	37b8      	adds	r7, #184	@ 0xb8
 800259c:	46bd      	mov	sp, r7
 800259e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025a2:	bf00      	nop
 80025a4:	40023800 	.word	0x40023800
 80025a8:	00f42400 	.word	0x00f42400

080025ac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e28d      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f000 8083 	beq.w	80026d2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80025cc:	4b94      	ldr	r3, [pc, #592]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f003 030c 	and.w	r3, r3, #12
 80025d4:	2b04      	cmp	r3, #4
 80025d6:	d019      	beq.n	800260c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80025d8:	4b91      	ldr	r3, [pc, #580]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80025e0:	2b08      	cmp	r3, #8
 80025e2:	d106      	bne.n	80025f2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80025e4:	4b8e      	ldr	r3, [pc, #568]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80025f0:	d00c      	beq.n	800260c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025f2:	4b8b      	ldr	r3, [pc, #556]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80025fa:	2b0c      	cmp	r3, #12
 80025fc:	d112      	bne.n	8002624 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025fe:	4b88      	ldr	r3, [pc, #544]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002606:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800260a:	d10b      	bne.n	8002624 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800260c:	4b84      	ldr	r3, [pc, #528]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d05b      	beq.n	80026d0 <HAL_RCC_OscConfig+0x124>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d157      	bne.n	80026d0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e25a      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800262c:	d106      	bne.n	800263c <HAL_RCC_OscConfig+0x90>
 800262e:	4b7c      	ldr	r3, [pc, #496]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a7b      	ldr	r2, [pc, #492]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 8002634:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002638:	6013      	str	r3, [r2, #0]
 800263a:	e01d      	b.n	8002678 <HAL_RCC_OscConfig+0xcc>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002644:	d10c      	bne.n	8002660 <HAL_RCC_OscConfig+0xb4>
 8002646:	4b76      	ldr	r3, [pc, #472]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a75      	ldr	r2, [pc, #468]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 800264c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002650:	6013      	str	r3, [r2, #0]
 8002652:	4b73      	ldr	r3, [pc, #460]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a72      	ldr	r2, [pc, #456]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 8002658:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800265c:	6013      	str	r3, [r2, #0]
 800265e:	e00b      	b.n	8002678 <HAL_RCC_OscConfig+0xcc>
 8002660:	4b6f      	ldr	r3, [pc, #444]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a6e      	ldr	r2, [pc, #440]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 8002666:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800266a:	6013      	str	r3, [r2, #0]
 800266c:	4b6c      	ldr	r3, [pc, #432]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a6b      	ldr	r2, [pc, #428]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 8002672:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002676:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d013      	beq.n	80026a8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002680:	f7fe fe40 	bl	8001304 <HAL_GetTick>
 8002684:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002686:	e008      	b.n	800269a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002688:	f7fe fe3c 	bl	8001304 <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b64      	cmp	r3, #100	@ 0x64
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e21f      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800269a:	4b61      	ldr	r3, [pc, #388]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d0f0      	beq.n	8002688 <HAL_RCC_OscConfig+0xdc>
 80026a6:	e014      	b.n	80026d2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a8:	f7fe fe2c 	bl	8001304 <HAL_GetTick>
 80026ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ae:	e008      	b.n	80026c2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026b0:	f7fe fe28 	bl	8001304 <HAL_GetTick>
 80026b4:	4602      	mov	r2, r0
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	1ad3      	subs	r3, r2, r3
 80026ba:	2b64      	cmp	r3, #100	@ 0x64
 80026bc:	d901      	bls.n	80026c2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80026be:	2303      	movs	r3, #3
 80026c0:	e20b      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026c2:	4b57      	ldr	r3, [pc, #348]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1f0      	bne.n	80026b0 <HAL_RCC_OscConfig+0x104>
 80026ce:	e000      	b.n	80026d2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d06f      	beq.n	80027be <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80026de:	4b50      	ldr	r3, [pc, #320]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	f003 030c 	and.w	r3, r3, #12
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d017      	beq.n	800271a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80026ea:	4b4d      	ldr	r3, [pc, #308]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80026f2:	2b08      	cmp	r3, #8
 80026f4:	d105      	bne.n	8002702 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80026f6:	4b4a      	ldr	r3, [pc, #296]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00b      	beq.n	800271a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002702:	4b47      	ldr	r3, [pc, #284]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800270a:	2b0c      	cmp	r3, #12
 800270c:	d11c      	bne.n	8002748 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800270e:	4b44      	ldr	r3, [pc, #272]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d116      	bne.n	8002748 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800271a:	4b41      	ldr	r3, [pc, #260]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d005      	beq.n	8002732 <HAL_RCC_OscConfig+0x186>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	2b01      	cmp	r3, #1
 800272c:	d001      	beq.n	8002732 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e1d3      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002732:	4b3b      	ldr	r3, [pc, #236]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	691b      	ldr	r3, [r3, #16]
 800273e:	00db      	lsls	r3, r3, #3
 8002740:	4937      	ldr	r1, [pc, #220]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 8002742:	4313      	orrs	r3, r2
 8002744:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002746:	e03a      	b.n	80027be <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d020      	beq.n	8002792 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002750:	4b34      	ldr	r3, [pc, #208]	@ (8002824 <HAL_RCC_OscConfig+0x278>)
 8002752:	2201      	movs	r2, #1
 8002754:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002756:	f7fe fdd5 	bl	8001304 <HAL_GetTick>
 800275a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800275c:	e008      	b.n	8002770 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800275e:	f7fe fdd1 	bl	8001304 <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	2b02      	cmp	r3, #2
 800276a:	d901      	bls.n	8002770 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e1b4      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002770:	4b2b      	ldr	r3, [pc, #172]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	2b00      	cmp	r3, #0
 800277a:	d0f0      	beq.n	800275e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800277c:	4b28      	ldr	r3, [pc, #160]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	691b      	ldr	r3, [r3, #16]
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	4925      	ldr	r1, [pc, #148]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 800278c:	4313      	orrs	r3, r2
 800278e:	600b      	str	r3, [r1, #0]
 8002790:	e015      	b.n	80027be <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002792:	4b24      	ldr	r3, [pc, #144]	@ (8002824 <HAL_RCC_OscConfig+0x278>)
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002798:	f7fe fdb4 	bl	8001304 <HAL_GetTick>
 800279c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800279e:	e008      	b.n	80027b2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027a0:	f7fe fdb0 	bl	8001304 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e193      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1f0      	bne.n	80027a0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0308 	and.w	r3, r3, #8
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d036      	beq.n	8002838 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	695b      	ldr	r3, [r3, #20]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d016      	beq.n	8002800 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027d2:	4b15      	ldr	r3, [pc, #84]	@ (8002828 <HAL_RCC_OscConfig+0x27c>)
 80027d4:	2201      	movs	r2, #1
 80027d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d8:	f7fe fd94 	bl	8001304 <HAL_GetTick>
 80027dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027e0:	f7fe fd90 	bl	8001304 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e173      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002820 <HAL_RCC_OscConfig+0x274>)
 80027f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d0f0      	beq.n	80027e0 <HAL_RCC_OscConfig+0x234>
 80027fe:	e01b      	b.n	8002838 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002800:	4b09      	ldr	r3, [pc, #36]	@ (8002828 <HAL_RCC_OscConfig+0x27c>)
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002806:	f7fe fd7d 	bl	8001304 <HAL_GetTick>
 800280a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800280c:	e00e      	b.n	800282c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800280e:	f7fe fd79 	bl	8001304 <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	2b02      	cmp	r3, #2
 800281a:	d907      	bls.n	800282c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800281c:	2303      	movs	r3, #3
 800281e:	e15c      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
 8002820:	40023800 	.word	0x40023800
 8002824:	42470000 	.word	0x42470000
 8002828:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800282c:	4b8a      	ldr	r3, [pc, #552]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 800282e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002830:	f003 0302 	and.w	r3, r3, #2
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1ea      	bne.n	800280e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0304 	and.w	r3, r3, #4
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 8097 	beq.w	8002974 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002846:	2300      	movs	r3, #0
 8002848:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800284a:	4b83      	ldr	r3, [pc, #524]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 800284c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10f      	bne.n	8002876 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002856:	2300      	movs	r3, #0
 8002858:	60bb      	str	r3, [r7, #8]
 800285a:	4b7f      	ldr	r3, [pc, #508]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	4a7e      	ldr	r2, [pc, #504]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 8002860:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002864:	6413      	str	r3, [r2, #64]	@ 0x40
 8002866:	4b7c      	ldr	r3, [pc, #496]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 8002868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800286e:	60bb      	str	r3, [r7, #8]
 8002870:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002872:	2301      	movs	r3, #1
 8002874:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002876:	4b79      	ldr	r3, [pc, #484]	@ (8002a5c <HAL_RCC_OscConfig+0x4b0>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800287e:	2b00      	cmp	r3, #0
 8002880:	d118      	bne.n	80028b4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002882:	4b76      	ldr	r3, [pc, #472]	@ (8002a5c <HAL_RCC_OscConfig+0x4b0>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a75      	ldr	r2, [pc, #468]	@ (8002a5c <HAL_RCC_OscConfig+0x4b0>)
 8002888:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800288c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800288e:	f7fe fd39 	bl	8001304 <HAL_GetTick>
 8002892:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002894:	e008      	b.n	80028a8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002896:	f7fe fd35 	bl	8001304 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d901      	bls.n	80028a8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e118      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a8:	4b6c      	ldr	r3, [pc, #432]	@ (8002a5c <HAL_RCC_OscConfig+0x4b0>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d0f0      	beq.n	8002896 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d106      	bne.n	80028ca <HAL_RCC_OscConfig+0x31e>
 80028bc:	4b66      	ldr	r3, [pc, #408]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 80028be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028c0:	4a65      	ldr	r2, [pc, #404]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 80028c2:	f043 0301 	orr.w	r3, r3, #1
 80028c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80028c8:	e01c      	b.n	8002904 <HAL_RCC_OscConfig+0x358>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	2b05      	cmp	r3, #5
 80028d0:	d10c      	bne.n	80028ec <HAL_RCC_OscConfig+0x340>
 80028d2:	4b61      	ldr	r3, [pc, #388]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 80028d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d6:	4a60      	ldr	r2, [pc, #384]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 80028d8:	f043 0304 	orr.w	r3, r3, #4
 80028dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80028de:	4b5e      	ldr	r3, [pc, #376]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 80028e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e2:	4a5d      	ldr	r2, [pc, #372]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 80028e4:	f043 0301 	orr.w	r3, r3, #1
 80028e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80028ea:	e00b      	b.n	8002904 <HAL_RCC_OscConfig+0x358>
 80028ec:	4b5a      	ldr	r3, [pc, #360]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 80028ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f0:	4a59      	ldr	r2, [pc, #356]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 80028f2:	f023 0301 	bic.w	r3, r3, #1
 80028f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80028f8:	4b57      	ldr	r3, [pc, #348]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 80028fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028fc:	4a56      	ldr	r2, [pc, #344]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 80028fe:	f023 0304 	bic.w	r3, r3, #4
 8002902:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d015      	beq.n	8002938 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800290c:	f7fe fcfa 	bl	8001304 <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002912:	e00a      	b.n	800292a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002914:	f7fe fcf6 	bl	8001304 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002922:	4293      	cmp	r3, r2
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e0d7      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800292a:	4b4b      	ldr	r3, [pc, #300]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 800292c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800292e:	f003 0302 	and.w	r3, r3, #2
 8002932:	2b00      	cmp	r3, #0
 8002934:	d0ee      	beq.n	8002914 <HAL_RCC_OscConfig+0x368>
 8002936:	e014      	b.n	8002962 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002938:	f7fe fce4 	bl	8001304 <HAL_GetTick>
 800293c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800293e:	e00a      	b.n	8002956 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002940:	f7fe fce0 	bl	8001304 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800294e:	4293      	cmp	r3, r2
 8002950:	d901      	bls.n	8002956 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e0c1      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002956:	4b40      	ldr	r3, [pc, #256]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 8002958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1ee      	bne.n	8002940 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002962:	7dfb      	ldrb	r3, [r7, #23]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d105      	bne.n	8002974 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002968:	4b3b      	ldr	r3, [pc, #236]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 800296a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296c:	4a3a      	ldr	r2, [pc, #232]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 800296e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002972:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	2b00      	cmp	r3, #0
 800297a:	f000 80ad 	beq.w	8002ad8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800297e:	4b36      	ldr	r3, [pc, #216]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f003 030c 	and.w	r3, r3, #12
 8002986:	2b08      	cmp	r3, #8
 8002988:	d060      	beq.n	8002a4c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	2b02      	cmp	r3, #2
 8002990:	d145      	bne.n	8002a1e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002992:	4b33      	ldr	r3, [pc, #204]	@ (8002a60 <HAL_RCC_OscConfig+0x4b4>)
 8002994:	2200      	movs	r2, #0
 8002996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002998:	f7fe fcb4 	bl	8001304 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029a0:	f7fe fcb0 	bl	8001304 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e093      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029b2:	4b29      	ldr	r3, [pc, #164]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1f0      	bne.n	80029a0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	69da      	ldr	r2, [r3, #28]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a1b      	ldr	r3, [r3, #32]
 80029c6:	431a      	orrs	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029cc:	019b      	lsls	r3, r3, #6
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d4:	085b      	lsrs	r3, r3, #1
 80029d6:	3b01      	subs	r3, #1
 80029d8:	041b      	lsls	r3, r3, #16
 80029da:	431a      	orrs	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e0:	061b      	lsls	r3, r3, #24
 80029e2:	431a      	orrs	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e8:	071b      	lsls	r3, r3, #28
 80029ea:	491b      	ldr	r1, [pc, #108]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a60 <HAL_RCC_OscConfig+0x4b4>)
 80029f2:	2201      	movs	r2, #1
 80029f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f6:	f7fe fc85 	bl	8001304 <HAL_GetTick>
 80029fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029fc:	e008      	b.n	8002a10 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029fe:	f7fe fc81 	bl	8001304 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e064      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a10:	4b11      	ldr	r3, [pc, #68]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0f0      	beq.n	80029fe <HAL_RCC_OscConfig+0x452>
 8002a1c:	e05c      	b.n	8002ad8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a1e:	4b10      	ldr	r3, [pc, #64]	@ (8002a60 <HAL_RCC_OscConfig+0x4b4>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a24:	f7fe fc6e 	bl	8001304 <HAL_GetTick>
 8002a28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a2a:	e008      	b.n	8002a3e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a2c:	f7fe fc6a 	bl	8001304 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e04d      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a3e:	4b06      	ldr	r3, [pc, #24]	@ (8002a58 <HAL_RCC_OscConfig+0x4ac>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1f0      	bne.n	8002a2c <HAL_RCC_OscConfig+0x480>
 8002a4a:	e045      	b.n	8002ad8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d107      	bne.n	8002a64 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e040      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	40007000 	.word	0x40007000
 8002a60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a64:	4b1f      	ldr	r3, [pc, #124]	@ (8002ae4 <HAL_RCC_OscConfig+0x538>)
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d030      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d129      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d122      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a8e:	68fa      	ldr	r2, [r7, #12]
 8002a90:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a94:	4013      	ands	r3, r2
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d119      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aaa:	085b      	lsrs	r3, r3, #1
 8002aac:	3b01      	subs	r3, #1
 8002aae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d10f      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002abe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d107      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ace:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d001      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e000      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3718      	adds	r7, #24
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	40023800 	.word	0x40023800

08002ae8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d101      	bne.n	8002afa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e03f      	b.n	8002b7a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d106      	bne.n	8002b14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f7fe fade 	bl	80010d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2224      	movs	r2, #36	@ 0x24
 8002b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68da      	ldr	r2, [r3, #12]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f000 f9cb 	bl	8002ec8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	691a      	ldr	r2, [r3, #16]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	695a      	ldr	r2, [r3, #20]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	68da      	ldr	r2, [r3, #12]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2220      	movs	r2, #32
 8002b6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2220      	movs	r2, #32
 8002b74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b08a      	sub	sp, #40	@ 0x28
 8002b86:	af02      	add	r7, sp, #8
 8002b88:	60f8      	str	r0, [r7, #12]
 8002b8a:	60b9      	str	r1, [r7, #8]
 8002b8c:	603b      	str	r3, [r7, #0]
 8002b8e:	4613      	mov	r3, r2
 8002b90:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b92:	2300      	movs	r3, #0
 8002b94:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b20      	cmp	r3, #32
 8002ba0:	d17c      	bne.n	8002c9c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d002      	beq.n	8002bae <HAL_UART_Transmit+0x2c>
 8002ba8:	88fb      	ldrh	r3, [r7, #6]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e075      	b.n	8002c9e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d101      	bne.n	8002bc0 <HAL_UART_Transmit+0x3e>
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	e06e      	b.n	8002c9e <HAL_UART_Transmit+0x11c>
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2221      	movs	r2, #33	@ 0x21
 8002bd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bd6:	f7fe fb95 	bl	8001304 <HAL_GetTick>
 8002bda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	88fa      	ldrh	r2, [r7, #6]
 8002be0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	88fa      	ldrh	r2, [r7, #6]
 8002be6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bf0:	d108      	bne.n	8002c04 <HAL_UART_Transmit+0x82>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	691b      	ldr	r3, [r3, #16]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d104      	bne.n	8002c04 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	61bb      	str	r3, [r7, #24]
 8002c02:	e003      	b.n	8002c0c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8002c14:	e02a      	b.n	8002c6c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	9300      	str	r3, [sp, #0]
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	2180      	movs	r1, #128	@ 0x80
 8002c20:	68f8      	ldr	r0, [r7, #12]
 8002c22:	f000 f8e2 	bl	8002dea <UART_WaitOnFlagUntilTimeout>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e036      	b.n	8002c9e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d10b      	bne.n	8002c4e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	881b      	ldrh	r3, [r3, #0]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	3302      	adds	r3, #2
 8002c4a:	61bb      	str	r3, [r7, #24]
 8002c4c:	e007      	b.n	8002c5e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	781a      	ldrb	r2, [r3, #0]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	3b01      	subs	r3, #1
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1cf      	bne.n	8002c16 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	2140      	movs	r1, #64	@ 0x40
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f000 f8b2 	bl	8002dea <UART_WaitOnFlagUntilTimeout>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e006      	b.n	8002c9e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	e000      	b.n	8002c9e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002c9c:	2302      	movs	r3, #2
  }
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3720      	adds	r7, #32
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b08a      	sub	sp, #40	@ 0x28
 8002caa:	af02      	add	r7, sp, #8
 8002cac:	60f8      	str	r0, [r7, #12]
 8002cae:	60b9      	str	r1, [r7, #8]
 8002cb0:	603b      	str	r3, [r7, #0]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b20      	cmp	r3, #32
 8002cc4:	f040 808c 	bne.w	8002de0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d002      	beq.n	8002cd4 <HAL_UART_Receive+0x2e>
 8002cce:	88fb      	ldrh	r3, [r7, #6]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e084      	b.n	8002de2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d101      	bne.n	8002ce6 <HAL_UART_Receive+0x40>
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	e07d      	b.n	8002de2 <HAL_UART_Receive+0x13c>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2222      	movs	r2, #34	@ 0x22
 8002cf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d02:	f7fe faff 	bl	8001304 <HAL_GetTick>
 8002d06:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	88fa      	ldrh	r2, [r7, #6]
 8002d0c:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	88fa      	ldrh	r2, [r7, #6]
 8002d12:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d1c:	d108      	bne.n	8002d30 <HAL_UART_Receive+0x8a>
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	691b      	ldr	r3, [r3, #16]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d104      	bne.n	8002d30 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002d26:	2300      	movs	r3, #0
 8002d28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	61bb      	str	r3, [r7, #24]
 8002d2e:	e003      	b.n	8002d38 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d34:	2300      	movs	r3, #0
 8002d36:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002d40:	e043      	b.n	8002dca <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	9300      	str	r3, [sp, #0]
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	2120      	movs	r1, #32
 8002d4c:	68f8      	ldr	r0, [r7, #12]
 8002d4e:	f000 f84c 	bl	8002dea <UART_WaitOnFlagUntilTimeout>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e042      	b.n	8002de2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10c      	bne.n	8002d7c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	3302      	adds	r3, #2
 8002d78:	61bb      	str	r3, [r7, #24]
 8002d7a:	e01f      	b.n	8002dbc <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d84:	d007      	beq.n	8002d96 <HAL_UART_Receive+0xf0>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10a      	bne.n	8002da4 <HAL_UART_Receive+0xfe>
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d106      	bne.n	8002da4 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	b2da      	uxtb	r2, r3
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	701a      	strb	r2, [r3, #0]
 8002da2:	e008      	b.n	8002db6 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002db0:	b2da      	uxtb	r2, r3
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	3301      	adds	r3, #1
 8002dba:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d1b6      	bne.n	8002d42 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2220      	movs	r2, #32
 8002dd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	e000      	b.n	8002de2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8002de0:	2302      	movs	r3, #2
  }
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3720      	adds	r7, #32
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}

08002dea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002dea:	b580      	push	{r7, lr}
 8002dec:	b090      	sub	sp, #64	@ 0x40
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	60f8      	str	r0, [r7, #12]
 8002df2:	60b9      	str	r1, [r7, #8]
 8002df4:	603b      	str	r3, [r7, #0]
 8002df6:	4613      	mov	r3, r2
 8002df8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dfa:	e050      	b.n	8002e9e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e02:	d04c      	beq.n	8002e9e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002e04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d007      	beq.n	8002e1a <UART_WaitOnFlagUntilTimeout+0x30>
 8002e0a:	f7fe fa7b 	bl	8001304 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d241      	bcs.n	8002e9e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	330c      	adds	r3, #12
 8002e20:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e24:	e853 3f00 	ldrex	r3, [r3]
 8002e28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8002e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	330c      	adds	r3, #12
 8002e38:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002e3a:	637a      	str	r2, [r7, #52]	@ 0x34
 8002e3c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e3e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002e40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e42:	e841 2300 	strex	r3, r2, [r1]
 8002e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8002e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1e5      	bne.n	8002e1a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	3314      	adds	r3, #20
 8002e54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	e853 3f00 	ldrex	r3, [r3]
 8002e5c:	613b      	str	r3, [r7, #16]
   return(result);
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	f023 0301 	bic.w	r3, r3, #1
 8002e64:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	3314      	adds	r3, #20
 8002e6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002e6e:	623a      	str	r2, [r7, #32]
 8002e70:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e72:	69f9      	ldr	r1, [r7, #28]
 8002e74:	6a3a      	ldr	r2, [r7, #32]
 8002e76:	e841 2300 	strex	r3, r2, [r1]
 8002e7a:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1e5      	bne.n	8002e4e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2220      	movs	r2, #32
 8002e86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2220      	movs	r2, #32
 8002e8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e00f      	b.n	8002ebe <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	bf0c      	ite	eq
 8002eae:	2301      	moveq	r3, #1
 8002eb0:	2300      	movne	r3, #0
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	79fb      	ldrb	r3, [r7, #7]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d09f      	beq.n	8002dfc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3740      	adds	r7, #64	@ 0x40
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
	...

08002ec8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ec8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ecc:	b0c0      	sub	sp, #256	@ 0x100
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ee4:	68d9      	ldr	r1, [r3, #12]
 8002ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	ea40 0301 	orr.w	r3, r0, r1
 8002ef0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	431a      	orrs	r2, r3
 8002f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f04:	695b      	ldr	r3, [r3, #20]
 8002f06:	431a      	orrs	r2, r3
 8002f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f0c:	69db      	ldr	r3, [r3, #28]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002f20:	f021 010c 	bic.w	r1, r1, #12
 8002f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002f2e:	430b      	orrs	r3, r1
 8002f30:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	695b      	ldr	r3, [r3, #20]
 8002f3a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f42:	6999      	ldr	r1, [r3, #24]
 8002f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	ea40 0301 	orr.w	r3, r0, r1
 8002f4e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	4b8f      	ldr	r3, [pc, #572]	@ (8003194 <UART_SetConfig+0x2cc>)
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d005      	beq.n	8002f68 <UART_SetConfig+0xa0>
 8002f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	4b8d      	ldr	r3, [pc, #564]	@ (8003198 <UART_SetConfig+0x2d0>)
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d104      	bne.n	8002f72 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f68:	f7ff f8dc 	bl	8002124 <HAL_RCC_GetPCLK2Freq>
 8002f6c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002f70:	e003      	b.n	8002f7a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002f72:	f7ff f8c3 	bl	80020fc <HAL_RCC_GetPCLK1Freq>
 8002f76:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f7e:	69db      	ldr	r3, [r3, #28]
 8002f80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f84:	f040 810c 	bne.w	80031a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002f92:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002f96:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002f9a:	4622      	mov	r2, r4
 8002f9c:	462b      	mov	r3, r5
 8002f9e:	1891      	adds	r1, r2, r2
 8002fa0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002fa2:	415b      	adcs	r3, r3
 8002fa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002fa6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002faa:	4621      	mov	r1, r4
 8002fac:	eb12 0801 	adds.w	r8, r2, r1
 8002fb0:	4629      	mov	r1, r5
 8002fb2:	eb43 0901 	adc.w	r9, r3, r1
 8002fb6:	f04f 0200 	mov.w	r2, #0
 8002fba:	f04f 0300 	mov.w	r3, #0
 8002fbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fca:	4690      	mov	r8, r2
 8002fcc:	4699      	mov	r9, r3
 8002fce:	4623      	mov	r3, r4
 8002fd0:	eb18 0303 	adds.w	r3, r8, r3
 8002fd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002fd8:	462b      	mov	r3, r5
 8002fda:	eb49 0303 	adc.w	r3, r9, r3
 8002fde:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002fee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002ff2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	18db      	adds	r3, r3, r3
 8002ffa:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	eb42 0303 	adc.w	r3, r2, r3
 8003002:	657b      	str	r3, [r7, #84]	@ 0x54
 8003004:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003008:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800300c:	f7fd f8fa 	bl	8000204 <__aeabi_uldivmod>
 8003010:	4602      	mov	r2, r0
 8003012:	460b      	mov	r3, r1
 8003014:	4b61      	ldr	r3, [pc, #388]	@ (800319c <UART_SetConfig+0x2d4>)
 8003016:	fba3 2302 	umull	r2, r3, r3, r2
 800301a:	095b      	lsrs	r3, r3, #5
 800301c:	011c      	lsls	r4, r3, #4
 800301e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003022:	2200      	movs	r2, #0
 8003024:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003028:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800302c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003030:	4642      	mov	r2, r8
 8003032:	464b      	mov	r3, r9
 8003034:	1891      	adds	r1, r2, r2
 8003036:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003038:	415b      	adcs	r3, r3
 800303a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800303c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003040:	4641      	mov	r1, r8
 8003042:	eb12 0a01 	adds.w	sl, r2, r1
 8003046:	4649      	mov	r1, r9
 8003048:	eb43 0b01 	adc.w	fp, r3, r1
 800304c:	f04f 0200 	mov.w	r2, #0
 8003050:	f04f 0300 	mov.w	r3, #0
 8003054:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003058:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800305c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003060:	4692      	mov	sl, r2
 8003062:	469b      	mov	fp, r3
 8003064:	4643      	mov	r3, r8
 8003066:	eb1a 0303 	adds.w	r3, sl, r3
 800306a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800306e:	464b      	mov	r3, r9
 8003070:	eb4b 0303 	adc.w	r3, fp, r3
 8003074:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003084:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003088:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800308c:	460b      	mov	r3, r1
 800308e:	18db      	adds	r3, r3, r3
 8003090:	643b      	str	r3, [r7, #64]	@ 0x40
 8003092:	4613      	mov	r3, r2
 8003094:	eb42 0303 	adc.w	r3, r2, r3
 8003098:	647b      	str	r3, [r7, #68]	@ 0x44
 800309a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800309e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80030a2:	f7fd f8af 	bl	8000204 <__aeabi_uldivmod>
 80030a6:	4602      	mov	r2, r0
 80030a8:	460b      	mov	r3, r1
 80030aa:	4611      	mov	r1, r2
 80030ac:	4b3b      	ldr	r3, [pc, #236]	@ (800319c <UART_SetConfig+0x2d4>)
 80030ae:	fba3 2301 	umull	r2, r3, r3, r1
 80030b2:	095b      	lsrs	r3, r3, #5
 80030b4:	2264      	movs	r2, #100	@ 0x64
 80030b6:	fb02 f303 	mul.w	r3, r2, r3
 80030ba:	1acb      	subs	r3, r1, r3
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80030c2:	4b36      	ldr	r3, [pc, #216]	@ (800319c <UART_SetConfig+0x2d4>)
 80030c4:	fba3 2302 	umull	r2, r3, r3, r2
 80030c8:	095b      	lsrs	r3, r3, #5
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80030d0:	441c      	add	r4, r3
 80030d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030d6:	2200      	movs	r2, #0
 80030d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80030dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80030e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80030e4:	4642      	mov	r2, r8
 80030e6:	464b      	mov	r3, r9
 80030e8:	1891      	adds	r1, r2, r2
 80030ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80030ec:	415b      	adcs	r3, r3
 80030ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80030f4:	4641      	mov	r1, r8
 80030f6:	1851      	adds	r1, r2, r1
 80030f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80030fa:	4649      	mov	r1, r9
 80030fc:	414b      	adcs	r3, r1
 80030fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8003100:	f04f 0200 	mov.w	r2, #0
 8003104:	f04f 0300 	mov.w	r3, #0
 8003108:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800310c:	4659      	mov	r1, fp
 800310e:	00cb      	lsls	r3, r1, #3
 8003110:	4651      	mov	r1, sl
 8003112:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003116:	4651      	mov	r1, sl
 8003118:	00ca      	lsls	r2, r1, #3
 800311a:	4610      	mov	r0, r2
 800311c:	4619      	mov	r1, r3
 800311e:	4603      	mov	r3, r0
 8003120:	4642      	mov	r2, r8
 8003122:	189b      	adds	r3, r3, r2
 8003124:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003128:	464b      	mov	r3, r9
 800312a:	460a      	mov	r2, r1
 800312c:	eb42 0303 	adc.w	r3, r2, r3
 8003130:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003140:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003144:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003148:	460b      	mov	r3, r1
 800314a:	18db      	adds	r3, r3, r3
 800314c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800314e:	4613      	mov	r3, r2
 8003150:	eb42 0303 	adc.w	r3, r2, r3
 8003154:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003156:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800315a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800315e:	f7fd f851 	bl	8000204 <__aeabi_uldivmod>
 8003162:	4602      	mov	r2, r0
 8003164:	460b      	mov	r3, r1
 8003166:	4b0d      	ldr	r3, [pc, #52]	@ (800319c <UART_SetConfig+0x2d4>)
 8003168:	fba3 1302 	umull	r1, r3, r3, r2
 800316c:	095b      	lsrs	r3, r3, #5
 800316e:	2164      	movs	r1, #100	@ 0x64
 8003170:	fb01 f303 	mul.w	r3, r1, r3
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	3332      	adds	r3, #50	@ 0x32
 800317a:	4a08      	ldr	r2, [pc, #32]	@ (800319c <UART_SetConfig+0x2d4>)
 800317c:	fba2 2303 	umull	r2, r3, r2, r3
 8003180:	095b      	lsrs	r3, r3, #5
 8003182:	f003 0207 	and.w	r2, r3, #7
 8003186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4422      	add	r2, r4
 800318e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003190:	e106      	b.n	80033a0 <UART_SetConfig+0x4d8>
 8003192:	bf00      	nop
 8003194:	40011000 	.word	0x40011000
 8003198:	40011400 	.word	0x40011400
 800319c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031a4:	2200      	movs	r2, #0
 80031a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80031aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80031ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80031b2:	4642      	mov	r2, r8
 80031b4:	464b      	mov	r3, r9
 80031b6:	1891      	adds	r1, r2, r2
 80031b8:	6239      	str	r1, [r7, #32]
 80031ba:	415b      	adcs	r3, r3
 80031bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80031be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80031c2:	4641      	mov	r1, r8
 80031c4:	1854      	adds	r4, r2, r1
 80031c6:	4649      	mov	r1, r9
 80031c8:	eb43 0501 	adc.w	r5, r3, r1
 80031cc:	f04f 0200 	mov.w	r2, #0
 80031d0:	f04f 0300 	mov.w	r3, #0
 80031d4:	00eb      	lsls	r3, r5, #3
 80031d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031da:	00e2      	lsls	r2, r4, #3
 80031dc:	4614      	mov	r4, r2
 80031de:	461d      	mov	r5, r3
 80031e0:	4643      	mov	r3, r8
 80031e2:	18e3      	adds	r3, r4, r3
 80031e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80031e8:	464b      	mov	r3, r9
 80031ea:	eb45 0303 	adc.w	r3, r5, r3
 80031ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80031f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80031fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003202:	f04f 0200 	mov.w	r2, #0
 8003206:	f04f 0300 	mov.w	r3, #0
 800320a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800320e:	4629      	mov	r1, r5
 8003210:	008b      	lsls	r3, r1, #2
 8003212:	4621      	mov	r1, r4
 8003214:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003218:	4621      	mov	r1, r4
 800321a:	008a      	lsls	r2, r1, #2
 800321c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003220:	f7fc fff0 	bl	8000204 <__aeabi_uldivmod>
 8003224:	4602      	mov	r2, r0
 8003226:	460b      	mov	r3, r1
 8003228:	4b60      	ldr	r3, [pc, #384]	@ (80033ac <UART_SetConfig+0x4e4>)
 800322a:	fba3 2302 	umull	r2, r3, r3, r2
 800322e:	095b      	lsrs	r3, r3, #5
 8003230:	011c      	lsls	r4, r3, #4
 8003232:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003236:	2200      	movs	r2, #0
 8003238:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800323c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003240:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003244:	4642      	mov	r2, r8
 8003246:	464b      	mov	r3, r9
 8003248:	1891      	adds	r1, r2, r2
 800324a:	61b9      	str	r1, [r7, #24]
 800324c:	415b      	adcs	r3, r3
 800324e:	61fb      	str	r3, [r7, #28]
 8003250:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003254:	4641      	mov	r1, r8
 8003256:	1851      	adds	r1, r2, r1
 8003258:	6139      	str	r1, [r7, #16]
 800325a:	4649      	mov	r1, r9
 800325c:	414b      	adcs	r3, r1
 800325e:	617b      	str	r3, [r7, #20]
 8003260:	f04f 0200 	mov.w	r2, #0
 8003264:	f04f 0300 	mov.w	r3, #0
 8003268:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800326c:	4659      	mov	r1, fp
 800326e:	00cb      	lsls	r3, r1, #3
 8003270:	4651      	mov	r1, sl
 8003272:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003276:	4651      	mov	r1, sl
 8003278:	00ca      	lsls	r2, r1, #3
 800327a:	4610      	mov	r0, r2
 800327c:	4619      	mov	r1, r3
 800327e:	4603      	mov	r3, r0
 8003280:	4642      	mov	r2, r8
 8003282:	189b      	adds	r3, r3, r2
 8003284:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003288:	464b      	mov	r3, r9
 800328a:	460a      	mov	r2, r1
 800328c:	eb42 0303 	adc.w	r3, r2, r3
 8003290:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800329e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80032a0:	f04f 0200 	mov.w	r2, #0
 80032a4:	f04f 0300 	mov.w	r3, #0
 80032a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80032ac:	4649      	mov	r1, r9
 80032ae:	008b      	lsls	r3, r1, #2
 80032b0:	4641      	mov	r1, r8
 80032b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032b6:	4641      	mov	r1, r8
 80032b8:	008a      	lsls	r2, r1, #2
 80032ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80032be:	f7fc ffa1 	bl	8000204 <__aeabi_uldivmod>
 80032c2:	4602      	mov	r2, r0
 80032c4:	460b      	mov	r3, r1
 80032c6:	4611      	mov	r1, r2
 80032c8:	4b38      	ldr	r3, [pc, #224]	@ (80033ac <UART_SetConfig+0x4e4>)
 80032ca:	fba3 2301 	umull	r2, r3, r3, r1
 80032ce:	095b      	lsrs	r3, r3, #5
 80032d0:	2264      	movs	r2, #100	@ 0x64
 80032d2:	fb02 f303 	mul.w	r3, r2, r3
 80032d6:	1acb      	subs	r3, r1, r3
 80032d8:	011b      	lsls	r3, r3, #4
 80032da:	3332      	adds	r3, #50	@ 0x32
 80032dc:	4a33      	ldr	r2, [pc, #204]	@ (80033ac <UART_SetConfig+0x4e4>)
 80032de:	fba2 2303 	umull	r2, r3, r2, r3
 80032e2:	095b      	lsrs	r3, r3, #5
 80032e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032e8:	441c      	add	r4, r3
 80032ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032ee:	2200      	movs	r2, #0
 80032f0:	673b      	str	r3, [r7, #112]	@ 0x70
 80032f2:	677a      	str	r2, [r7, #116]	@ 0x74
 80032f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80032f8:	4642      	mov	r2, r8
 80032fa:	464b      	mov	r3, r9
 80032fc:	1891      	adds	r1, r2, r2
 80032fe:	60b9      	str	r1, [r7, #8]
 8003300:	415b      	adcs	r3, r3
 8003302:	60fb      	str	r3, [r7, #12]
 8003304:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003308:	4641      	mov	r1, r8
 800330a:	1851      	adds	r1, r2, r1
 800330c:	6039      	str	r1, [r7, #0]
 800330e:	4649      	mov	r1, r9
 8003310:	414b      	adcs	r3, r1
 8003312:	607b      	str	r3, [r7, #4]
 8003314:	f04f 0200 	mov.w	r2, #0
 8003318:	f04f 0300 	mov.w	r3, #0
 800331c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003320:	4659      	mov	r1, fp
 8003322:	00cb      	lsls	r3, r1, #3
 8003324:	4651      	mov	r1, sl
 8003326:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800332a:	4651      	mov	r1, sl
 800332c:	00ca      	lsls	r2, r1, #3
 800332e:	4610      	mov	r0, r2
 8003330:	4619      	mov	r1, r3
 8003332:	4603      	mov	r3, r0
 8003334:	4642      	mov	r2, r8
 8003336:	189b      	adds	r3, r3, r2
 8003338:	66bb      	str	r3, [r7, #104]	@ 0x68
 800333a:	464b      	mov	r3, r9
 800333c:	460a      	mov	r2, r1
 800333e:	eb42 0303 	adc.w	r3, r2, r3
 8003342:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	663b      	str	r3, [r7, #96]	@ 0x60
 800334e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003350:	f04f 0200 	mov.w	r2, #0
 8003354:	f04f 0300 	mov.w	r3, #0
 8003358:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800335c:	4649      	mov	r1, r9
 800335e:	008b      	lsls	r3, r1, #2
 8003360:	4641      	mov	r1, r8
 8003362:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003366:	4641      	mov	r1, r8
 8003368:	008a      	lsls	r2, r1, #2
 800336a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800336e:	f7fc ff49 	bl	8000204 <__aeabi_uldivmod>
 8003372:	4602      	mov	r2, r0
 8003374:	460b      	mov	r3, r1
 8003376:	4b0d      	ldr	r3, [pc, #52]	@ (80033ac <UART_SetConfig+0x4e4>)
 8003378:	fba3 1302 	umull	r1, r3, r3, r2
 800337c:	095b      	lsrs	r3, r3, #5
 800337e:	2164      	movs	r1, #100	@ 0x64
 8003380:	fb01 f303 	mul.w	r3, r1, r3
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	011b      	lsls	r3, r3, #4
 8003388:	3332      	adds	r3, #50	@ 0x32
 800338a:	4a08      	ldr	r2, [pc, #32]	@ (80033ac <UART_SetConfig+0x4e4>)
 800338c:	fba2 2303 	umull	r2, r3, r2, r3
 8003390:	095b      	lsrs	r3, r3, #5
 8003392:	f003 020f 	and.w	r2, r3, #15
 8003396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4422      	add	r2, r4
 800339e:	609a      	str	r2, [r3, #8]
}
 80033a0:	bf00      	nop
 80033a2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80033a6:	46bd      	mov	sp, r7
 80033a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033ac:	51eb851f 	.word	0x51eb851f

080033b0 <memset>:
 80033b0:	4402      	add	r2, r0
 80033b2:	4603      	mov	r3, r0
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d100      	bne.n	80033ba <memset+0xa>
 80033b8:	4770      	bx	lr
 80033ba:	f803 1b01 	strb.w	r1, [r3], #1
 80033be:	e7f9      	b.n	80033b4 <memset+0x4>

080033c0 <__libc_init_array>:
 80033c0:	b570      	push	{r4, r5, r6, lr}
 80033c2:	4d0d      	ldr	r5, [pc, #52]	@ (80033f8 <__libc_init_array+0x38>)
 80033c4:	4c0d      	ldr	r4, [pc, #52]	@ (80033fc <__libc_init_array+0x3c>)
 80033c6:	1b64      	subs	r4, r4, r5
 80033c8:	10a4      	asrs	r4, r4, #2
 80033ca:	2600      	movs	r6, #0
 80033cc:	42a6      	cmp	r6, r4
 80033ce:	d109      	bne.n	80033e4 <__libc_init_array+0x24>
 80033d0:	4d0b      	ldr	r5, [pc, #44]	@ (8003400 <__libc_init_array+0x40>)
 80033d2:	4c0c      	ldr	r4, [pc, #48]	@ (8003404 <__libc_init_array+0x44>)
 80033d4:	f000 f818 	bl	8003408 <_init>
 80033d8:	1b64      	subs	r4, r4, r5
 80033da:	10a4      	asrs	r4, r4, #2
 80033dc:	2600      	movs	r6, #0
 80033de:	42a6      	cmp	r6, r4
 80033e0:	d105      	bne.n	80033ee <__libc_init_array+0x2e>
 80033e2:	bd70      	pop	{r4, r5, r6, pc}
 80033e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80033e8:	4798      	blx	r3
 80033ea:	3601      	adds	r6, #1
 80033ec:	e7ee      	b.n	80033cc <__libc_init_array+0xc>
 80033ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80033f2:	4798      	blx	r3
 80033f4:	3601      	adds	r6, #1
 80033f6:	e7f2      	b.n	80033de <__libc_init_array+0x1e>
 80033f8:	08003464 	.word	0x08003464
 80033fc:	08003464 	.word	0x08003464
 8003400:	08003464 	.word	0x08003464
 8003404:	08003468 	.word	0x08003468

08003408 <_init>:
 8003408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800340a:	bf00      	nop
 800340c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800340e:	bc08      	pop	{r3}
 8003410:	469e      	mov	lr, r3
 8003412:	4770      	bx	lr

08003414 <_fini>:
 8003414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003416:	bf00      	nop
 8003418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800341a:	bc08      	pop	{r3}
 800341c:	469e      	mov	lr, r3
 800341e:	4770      	bx	lr
