// Seed: 2565983921
module module_0 (
    output wor id_0,
    input wire id_1,
    output tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    output wand id_5,
    input wor id_6
);
  logic [-1 : -1] id_8;
  ;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input wor id_2,
    input tri1 id_3,
    input wire id_4,
    output supply0 id_5
);
  wire id_7;
  ;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_2,
      id_3,
      id_5,
      id_1
  );
  assign modCall_1.id_5 = 0;
  assign id_5 = id_1;
  logic [-1 : -1] id_8;
  ;
endmodule
