# EC311 Lab 1 - Combinational Logic Design: 3-bit ALU
EC311_f23_Lab1_rev1.pdf contains lab manual and specifications  
Testbenches are in sim_1/new, design sources are in sources_1/new, Nexys4DDR_Master.xdc is the constraints file  
