Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec 31 18:00:50 2019
| Host         : shts-server running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.327        0.000                      0                13097        0.094        0.000                      0                13097        2.596        0.000                       0                  4907  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 3.846}        7.692           130.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.327        0.000                      0                13097        0.094        0.000                      0                13097        2.596        0.000                       0                  4907  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 2.454ns (35.469%)  route 4.465ns (64.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOADO[1]
                         net (fo=164, routed)         4.465     7.892    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/q0[15]
    DSP48_X4Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X4Y6           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 2.454ns (35.469%)  route 4.465ns (64.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOADO[1]
                         net (fo=164, routed)         4.465     7.892    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/q0[15]
    DSP48_X4Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X4Y6           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 2.454ns (35.469%)  route 4.465ns (64.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOADO[1]
                         net (fo=164, routed)         4.465     7.892    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/q0[15]
    DSP48_X4Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X4Y6           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 2.454ns (35.628%)  route 4.434ns (64.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOBDO[1]
                         net (fo=132, routed)         4.434     7.861    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/q1[15]
    DSP48_X1Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 2.454ns (35.628%)  route 4.434ns (64.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOBDO[1]
                         net (fo=132, routed)         4.434     7.861    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/q1[15]
    DSP48_X1Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 2.454ns (35.677%)  route 4.424ns (64.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOBDO[1]
                         net (fo=132, routed)         4.424     7.851    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/q1[15]
    DSP48_X1Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 2.454ns (35.716%)  route 4.417ns (64.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOADO[1]
                         net (fo=164, routed)         4.417     7.844    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/q0[15]
    DSP48_X4Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 2.454ns (35.716%)  route 4.417ns (64.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOADO[1]
                         net (fo=164, routed)         4.417     7.844    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/q0[15]
    DSP48_X4Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 2.454ns (35.716%)  route 4.417ns (64.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOADO[1]
                         net (fo=164, routed)         4.417     7.844    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/q0[15]
    DSP48_X4Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_17_reg_1664_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 2.454ns (35.747%)  route 4.411ns (64.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOADO[1]
                         net (fo=164, routed)         4.411     7.838    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/q0[15]
    DSP48_X4Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_17_reg_1664_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    DSP48_X4Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_17_reg_1664_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X4Y8           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_17_reg_1664_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  0.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_load_reg_691_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y20          FDRE                                         r  bd_0_i/hls_inst/inst/MemBank_B_load_reg_691_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/MemBank_B_load_reg_691_reg[2]/Q
                         net (fo=1, routed)           0.107     0.681    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/Q[2]
    RAMB18_X0Y8          RAMB18E1                                     r  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.432     0.432    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ap_clk
    RAMB18_X0Y8          RAMB18E1                                     r  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_load_reg_691_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.744%)  route 0.131ns (48.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X9Y21          FDRE                                         r  bd_0_i/hls_inst/inst/MemBank_B_load_reg_691_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/MemBank_B_load_reg_691_reg[0]/Q
                         net (fo=1, routed)           0.131     0.683    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/Q[0]
    RAMB18_X0Y8          RAMB18E1                                     r  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.432     0.432    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ap_clk
    RAMB18_X0Y8          RAMB18E1                                     r  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp_0_0_reg_1199_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_0_0_mid2_v_v_reg_1306_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    SLICE_X13Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp_0_0_reg_1199_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp_0_0_reg_1199_reg[6]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp_0_0_reg_1199[6]
    SLICE_X12Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_0_0_mid2_v_v_reg_1306[6]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/A[6]
    SLICE_X12Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_0_0_mid2_v_v_reg_1306_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    SLICE_X12Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_0_0_mid2_v_v_reg_1306_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_0_0_mid2_v_v_reg_1306_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/out_w_reg_670_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/out_w_0_reg_209_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ap_clk
    SLICE_X21Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/out_w_reg_670_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/out_w_reg_670_reg[0]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/out_w_reg_670[0]
    SLICE_X20Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/out_w_0_reg_209_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ap_clk
    SLICE_X20Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/out_w_0_reg_209_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y30         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/out_w_0_reg_209_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[5]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/ap_clk
    SLICE_X17Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_reg[5]/Q
                         net (fo=1, routed)           0.099     0.650    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338[5]
    SLICE_X18Y34         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[5]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/ap_clk
    SLICE_X18Y34         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[5]_srl6/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X18Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.547    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[5]_srl6
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_18_reg_1245_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_0_0_mid2_v_v_reg_1306_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    SLICE_X11Y16         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_18_reg_1245_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_18_reg_1245_reg[3]/Q
                         net (fo=3, routed)           0.065     0.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_18_reg_1245[3]
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.045     0.661 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_0_0_mid2_v_v_reg_1306[3]_i_1/O
                         net (fo=1, routed)           0.000     0.661    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/A[3]
    SLICE_X10Y16         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_0_0_mid2_v_v_reg_1306_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    SLICE_X10Y16         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_0_0_mid2_v_v_reg_1306_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_0_0_mid2_v_v_reg_1306_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[3]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/ap_clk
    SLICE_X17Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_reg[3]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338[3]
    SLICE_X18Y34         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[3]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/ap_clk
    SLICE_X18Y34         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[3]_srl6/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X18Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.540    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[3]_srl6
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/out_h_0_reg_198_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/select_ln31_reg_620_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ap_clk
    SLICE_X21Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/out_h_0_reg_198_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/out_h_0_reg_198_reg[3]/Q
                         net (fo=9, routed)           0.077     0.629    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/zext_ln39_2_fu_367_p1[8]
    SLICE_X20Y29         LUT6 (Prop_lut6_I4_O)        0.045     0.674 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/select_ln31_reg_620[4]_i_1/O
                         net (fo=1, routed)           0.000     0.674    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/select_ln31_fu_413_p3[4]
    SLICE_X20Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/select_ln31_reg_620_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ap_clk
    SLICE_X20Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/select_ln31_reg_620_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/select_ln31_reg_620_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_reg_1683_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_0_reg_555_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.256%)  route 0.079ns (29.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/ap_clk
    SLICE_X15Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_reg_1683_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_reg_1683_reg[9]/Q
                         net (fo=3, routed)           0.079     0.630    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_reg_1683_reg[22]_0[7]
    SLICE_X14Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.675 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_0_reg_555[9]_i_1/O
                         net (fo=1, routed)           0.000     0.675    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_0_reg_555[9]_i_1_n_5
    SLICE_X14Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_0_reg_555_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/ap_clk
    SLICE_X14Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_0_reg_555_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_0_reg_555_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_reg_1683_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_0_reg_555_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.081%)  route 0.079ns (29.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/ap_clk
    SLICE_X15Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_reg_1683_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_reg_1683_reg[10]/Q
                         net (fo=3, routed)           0.079     0.631    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_reg_1683_reg[22]_0[8]
    SLICE_X14Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.676 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_0_reg_555[10]_i_1/O
                         net (fo=1, routed)           0.000     0.676    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_0_reg_555[10]_i_1_n_5
    SLICE_X14Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_0_reg_555_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/ap_clk
    SLICE_X14Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_0_reg_555_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/buffer_0_reg_555_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X4Y7   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X0Y4   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/mul_ln40_3_reg_1695_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X3Y10  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/mul_ln9_1_reg_713_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X0Y1   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/mul_ln40_8_reg_1760_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X1Y11  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_reg_652_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X3Y7   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_14_reg_1619_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X1Y1   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/mul_ln40_4_reg_1715_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X0Y2   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/mul_ln40_reg_1650_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X0Y7   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_5_reg_1603_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X1Y3   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/mul_ln40_5_reg_1720_reg/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         3.846       2.596      SLICE_X6Y21  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X6Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X6Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X6Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X6Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X4Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X4Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X4Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X4Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X4Y21  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         3.846       2.596      SLICE_X6Y21  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.846       2.596      SLICE_X6Y21  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X6Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X6Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X6Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X6Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X6Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X6Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X6Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.846       2.596      SLICE_X6Y22  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK



