Simulator report for conv_between_clocks_with_intermediate_clk
Thu Apr 13 18:23:56 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 10.0 us      ;
; Simulation Netlist Size     ; 209 nodes    ;
; Simulation Coverage         ;     100.00 % ;
; Total Number of Transitions ; 56898        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;     100.00 % ;
; Total nodes checked                                 ; 209          ;
; Total output ports checked                          ; 209          ;
; Total output ports with complete 1/0-value coverage ; 209          ;
; Total output ports with no 1/0-value coverage       ; 0            ;
; Total output ports with no 1-value coverage         ; 0            ;
; Total output ports with no 0-value coverage         ; 0            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                          ; Output Port Name                                                                                                                                                                                   ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |conv_between_clocks_with_intermediate_clk|indata[0]                                                                                                                                               ; |conv_between_clocks_with_intermediate_clk|indata[0]                                                                                                                                               ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[1]                                                                                                                                               ; |conv_between_clocks_with_intermediate_clk|indata[1]                                                                                                                                               ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[2]                                                                                                                                               ; |conv_between_clocks_with_intermediate_clk|indata[2]                                                                                                                                               ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[3]                                                                                                                                               ; |conv_between_clocks_with_intermediate_clk|indata[3]                                                                                                                                               ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[4]                                                                                                                                               ; |conv_between_clocks_with_intermediate_clk|indata[4]                                                                                                                                               ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[5]                                                                                                                                               ; |conv_between_clocks_with_intermediate_clk|indata[5]                                                                                                                                               ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[6]                                                                                                                                               ; |conv_between_clocks_with_intermediate_clk|indata[6]                                                                                                                                               ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[7]                                                                                                                                               ; |conv_between_clocks_with_intermediate_clk|indata[7]                                                                                                                                               ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[8]                                                                                                                                               ; |conv_between_clocks_with_intermediate_clk|indata[8]                                                                                                                                               ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[9]                                                                                                                                               ; |conv_between_clocks_with_intermediate_clk|indata[9]                                                                                                                                               ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[10]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[10]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[11]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[11]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[12]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[12]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[13]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[13]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[14]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[14]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[15]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[15]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[16]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[16]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[17]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[17]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[18]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[18]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[19]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[19]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[20]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[20]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[21]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[21]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[22]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[22]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[23]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[23]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[24]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[24]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[25]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[25]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[26]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[26]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[27]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[27]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[28]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[28]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[29]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[29]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[30]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[30]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|indata[31]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|indata[31]                                                                                                                                              ; out              ;
; |conv_between_clocks_with_intermediate_clk|outdata[0]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|outdata[0]                                                                                                                                              ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[1]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|outdata[1]                                                                                                                                              ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[2]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|outdata[2]                                                                                                                                              ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[3]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|outdata[3]                                                                                                                                              ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[4]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|outdata[4]                                                                                                                                              ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[5]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|outdata[5]                                                                                                                                              ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[6]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|outdata[6]                                                                                                                                              ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[7]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|outdata[7]                                                                                                                                              ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[8]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|outdata[8]                                                                                                                                              ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[9]                                                                                                                                              ; |conv_between_clocks_with_intermediate_clk|outdata[9]                                                                                                                                              ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[10]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[10]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[11]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[11]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[12]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[12]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[13]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[13]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[14]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[14]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[15]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[15]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[16]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[16]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[17]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[17]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[18]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[18]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[19]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[19]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[20]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[20]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[21]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[21]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[22]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[22]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[23]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[23]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[24]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[24]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[25]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[25]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[26]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[26]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[27]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[27]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[28]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[28]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[29]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[29]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[30]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[30]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|outdata[31]                                                                                                                                             ; |conv_between_clocks_with_intermediate_clk|outdata[31]                                                                                                                                             ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|inclk                                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|inclk                                                                                                                                                   ; out              ;
; |conv_between_clocks_with_intermediate_clk|outclk                                                                                                                                                  ; |conv_between_clocks_with_intermediate_clk|outclk                                                                                                                                                  ; out              ;
; |conv_between_clocks_with_intermediate_clk|intermediate_clk                                                                                                                                        ; |conv_between_clocks_with_intermediate_clk|intermediate_clk                                                                                                                                        ; out              ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[0]                                                                                                                                    ; |conv_between_clocks_with_intermediate_clk|intermediate_data[0]                                                                                                                                    ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[1]                                                                                                                                    ; |conv_between_clocks_with_intermediate_clk|intermediate_data[1]                                                                                                                                    ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[2]                                                                                                                                    ; |conv_between_clocks_with_intermediate_clk|intermediate_data[2]                                                                                                                                    ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[3]                                                                                                                                    ; |conv_between_clocks_with_intermediate_clk|intermediate_data[3]                                                                                                                                    ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[4]                                                                                                                                    ; |conv_between_clocks_with_intermediate_clk|intermediate_data[4]                                                                                                                                    ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[5]                                                                                                                                    ; |conv_between_clocks_with_intermediate_clk|intermediate_data[5]                                                                                                                                    ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[6]                                                                                                                                    ; |conv_between_clocks_with_intermediate_clk|intermediate_data[6]                                                                                                                                    ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[7]                                                                                                                                    ; |conv_between_clocks_with_intermediate_clk|intermediate_data[7]                                                                                                                                    ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[8]                                                                                                                                    ; |conv_between_clocks_with_intermediate_clk|intermediate_data[8]                                                                                                                                    ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[9]                                                                                                                                    ; |conv_between_clocks_with_intermediate_clk|intermediate_data[9]                                                                                                                                    ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[10]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[10]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[11]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[11]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[12]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[12]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[13]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[13]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[14]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[14]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[15]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[15]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[16]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[16]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[17]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[17]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[18]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[18]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[19]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[19]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[20]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[20]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[21]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[21]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[22]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[22]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[23]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[23]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[24]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[24]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[25]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[25]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[26]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[26]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[27]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[27]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[28]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[28]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[29]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[29]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[30]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[30]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|intermediate_data[31]                                                                                                                                   ; |conv_between_clocks_with_intermediate_clk|intermediate_data[31]                                                                                                                                   ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|actual_ce_conv_up                                                                                                                                       ; |conv_between_clocks_with_intermediate_clk|actual_ce_conv_up                                                                                                                                       ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|actual_ce_conv_down                                                                                                                                     ; |conv_between_clocks_with_intermediate_clk|actual_ce_conv_down                                                                                                                                     ; pin_out          ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[0]                                                                          ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[0]                                                                          ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[0]                                                                      ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[0]                                                                      ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[1]                                                                          ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[1]                                                                          ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[2]                                                                          ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[2]                                                                          ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[3]                                                                          ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[3]                                                                          ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[4]                                                                          ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[4]                                                                          ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[5]                                                                          ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[5]                                                                          ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[6]                                                                          ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[6]                                                                          ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[7]                                                                          ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[7]                                                                          ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[8]                                                                          ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[8]                                                                          ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[9]                                                                          ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[9]                                                                          ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[10]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[10]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[11]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[11]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[12]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[12]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[13]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[13]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[14]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[14]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[15]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[15]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[16]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[16]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[17]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[17]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[18]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[18]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[19]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[19]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[20]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[20]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[21]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[21]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[22]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[22]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[23]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[23]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[24]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[24]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[25]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[25]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[26]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[26]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[27]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[27]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[28]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[28]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[29]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[29]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[30]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[30]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[31]                                                                         ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|outdata[31]                                                                         ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[1]                                                                      ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[1]                                                                      ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[2]                                                                      ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[2]                                                                      ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[3]                                                                      ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[3]                                                                      ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[4]                                                                      ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[4]                                                                      ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[5]                                                                      ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[5]                                                                      ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[6]                                                                      ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[6]                                                                      ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[7]                                                                      ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[7]                                                                      ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[8]                                                                      ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[8]                                                                      ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[9]                                                                      ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[9]                                                                      ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[10]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[10]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[11]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[11]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[12]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[12]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[13]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[13]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[14]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[14]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[15]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[15]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[16]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[16]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[17]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[17]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[18]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[18]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[19]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[19]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[20]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[20]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[21]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[21]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[22]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[22]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[23]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[23]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[24]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[24]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[25]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[25]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[26]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[26]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[27]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[27]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[28]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[28]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[29]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[29]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[30]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[30]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[31]                                                                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|raw_outdata[31]                                                                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|actual_auto_reset_signal  ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|actual_auto_reset_signal  ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|unregistered_out_sync_sig ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|unregistered_out_sync_sig ; out0             ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|async_trap                ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|async_trap                ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|sync2                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|sync2                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|sync1_raw                 ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|sync1_raw                 ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|sync1                     ; |conv_between_clocks_with_intermediate_clk|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|sync1                     ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[0]                                                                               ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[0]                                                                               ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[1]                                                                               ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[1]                                                                               ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[2]                                                                               ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[2]                                                                               ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[3]                                                                               ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[3]                                                                               ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[4]                                                                               ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[4]                                                                               ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[5]                                                                               ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[5]                                                                               ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[6]                                                                               ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[6]                                                                               ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[7]                                                                               ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[7]                                                                               ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[8]                                                                               ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[8]                                                                               ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[9]                                                                               ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[9]                                                                               ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[10]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[10]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[11]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[11]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[12]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[12]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[13]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[13]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[14]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[14]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[15]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[15]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[16]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[16]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[17]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[17]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[18]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[18]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[19]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[19]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[20]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[20]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[21]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[21]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[22]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[22]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[23]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[23]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[24]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[24]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[25]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[25]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[26]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[26]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[27]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[27]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[28]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[28]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[29]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[29]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[30]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[30]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[31]                                                                              ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|outdata[31]                                                                              ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|actual_auto_reset_signal        ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|actual_auto_reset_signal        ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|unregistered_out_sync_sig       ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|unregistered_out_sync_sig       ; out0             ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|async_trap                      ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|async_trap                      ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|sync2                           ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|sync2                           ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|sync1_raw                       ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|sync1_raw                       ; regout           ;
; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|sync1                           ; |conv_between_clocks_with_intermediate_clk|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|sync1                           ; regout           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------+
; Missing 1-Value Coverage                        ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------+
; Missing 0-Value Coverage                        ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 13 18:23:54 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off conv_between_clocks_with_intermediate_clk -c conv_between_clocks_with_intermediate_clk
Info: Using vector source file "C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/conv_between_clocks_with_intermediate_clk.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of conv_between_clocks_with_intermediate_clk.vwf called conv_between_clocks_with_intermediate_clk.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is     100.00 %
Info: Number of transitions in simulation is 56898
Info: Vector file conv_between_clocks_with_intermediate_clk.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Thu Apr 13 18:23:57 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


