INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_sevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_temporal_multi_bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_Nbits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_alu_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_alu_reg
