Power Analyzer report for finalProject
Fri Jul 30 14:14:37 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. Power Analyzer Summary
  4. Power Analyzer Settings
  5. Indeterminate Toggle Rates
  6. Operating Conditions Used
  7. Thermal Power Dissipation by Block
  8. Thermal Power Dissipation by Block Type
  9. Thermal Power Dissipation by Hierarchy
 10. Core Dynamic Thermal Power Dissipation by Clock Domain
 11. Current Drawn from Voltage Supplies Summary
 12. VCCIO Supply Current Drawn by I/O Bank
 13. VCCIO Supply Current Drawn by Voltage
 14. Confidence Metric Details
 15. Signal Activities
 16. Power Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  33.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------+
; Power Analyzer Summary                                                                               ;
+----------------------------------------+-------------------------------------------------------------+
; Power Analyzer Status                  ; Successful - Fri Jul 30 14:14:37 2021                       ;
; Quartus Prime Version                  ; 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition ;
; Revision Name                          ; finalProject                                                ;
; Top-level Entity Name                  ; fpgaSynth                                                   ;
; Family                                 ; MAX 10                                                      ;
; Device                                 ; 10M50DAF484C7G                                              ;
; Power Models                           ; Final                                                       ;
; Total Thermal Power Dissipation        ; 335.22 mW                                                   ;
; Core Dynamic Thermal Power Dissipation ; 217.55 mW                                                   ;
; Core Static Thermal Power Dissipation  ; 97.25 mW                                                    ;
; I/O Thermal Power Dissipation          ; 20.41 mW                                                    ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data            ;
+----------------------------------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Power Analyzer Settings                                                                                                  ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                           ; Setting                               ; Default Value ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Maximum processors allowed for parallel compilation              ; 4                                     ;               ;
; Use smart compilation                                            ; Off                                   ; Off           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                      ; Off                                   ; Off           ;
; Default Power Input I/O Toggle Rate                              ; 12.5%                                 ; 12.5%         ;
; Preset Cooling Solution                                          ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                              ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                        ; On                                    ; On            ;
; Use Input Files                                                  ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                               ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                            ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                          ; Off                                   ; Off           ;
; Device Power Characteristics                                     ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                       ; On                                    ; On            ;
; Specified Junction Temperature                                   ; 25                                    ; 25            ;
; Ambient Temperature                                              ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                      ; Off                                   ; Off           ;
; Board Temperature                                                ; 25                                    ; 25            ;
+------------------------------------------------------------------+---------------------------------------+---------------+


+---------------------------------------------+
; Indeterminate Toggle Rates                  ;
+---------------+-----------------------------+
; Node          ; Reason                      ;
+---------------+-----------------------------+
; ARDUINO_IO[0] ; No valid clock domain found ;
; ARDUINO_IO[1] ; No valid clock domain found ;
; ARDUINO_IO[2] ; No valid clock domain found ;
; ARDUINO_IO[4] ; No valid clock domain found ;
; ARDUINO_IO[5] ; No valid clock domain found ;
; ARDUINO_IO[6] ; No valid clock domain found ;
; ARDUINO_IO[8] ; No valid clock domain found ;
+---------------+-----------------------------+


+-------------------------------------------------------------------------+
; Operating Conditions Used                                               ;
+---------------------------------------------+---------------------------+
; Setting                                     ; Value                     ;
+---------------------------------------------+---------------------------+
; Device power characteristics                ; Typical                   ;
;                                             ;                           ;
; Voltages                                    ;                           ;
;     VCC                                     ; 1.20 V                    ;
;     VCCA                                    ; 2.50 V                    ;
;     VCCD_PLL                                ; 1.20 V                    ;
;     VCCINT                                  ; 1.20 V                    ;
;     VCCA_ADC                                ; 2.50 V                    ;
;     2.5 V I/O Standard                      ; 2.5 V                     ;
;     2.5 V Schmitt Trigger I/O Standard      ; 2.5 V                     ;
;                                             ;                           ;
; Auto computed junction temperature          ; 27.8 degrees Celsius      ;
;     Ambient temperature                     ; 25.0 degrees Celsius      ;
;     Junction-to-Case thermal resistance     ; 4.70 degrees Celsius/Watt ;
;     Case-to-Heat Sink thermal resistance    ; 0.10 degrees Celsius/Watt ;
;     Heat Sink-to-Ambient thermal resistance ; 3.50 degrees Celsius/Watt ;
;                                             ;                           ;
; Board model used                            ; None                      ;
+---------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                                   ;
+----------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type                 ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+----------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; JTAG                       ; 0.01 mW                           ; 0.00 mW                     ; --                             ; 0.01 mW                       ;    6.875                                                  ;
; PLL                        ; 10.17 mW                          ; 10.17 mW                    ; --                             ; 0.00 mW                       ;   50.000                                                  ;
; M9K                        ; 82.25 mW                          ; 78.04 mW                    ; --                             ; 4.21 mW                       ;    5.260                                                  ;
; Embedded multiplier block  ; 5.35 mW                           ; 5.35 mW                     ; --                             ; 0.00 mW                       ;   10.258                                                  ;
; Embedded multiplier output ; 5.84 mW                           ; 0.00 mW                     ; --                             ; 5.84 mW                       ;   10.373                                                  ;
; Combinational cell         ; 19.45 mW                          ; 11.60 mW                    ; --                             ; 7.85 mW                       ;    5.082                                                  ;
; Clock control block        ; 42.16 mW                          ; 0.00 mW                     ; --                             ; 42.16 mW                      ;   90.000                                                  ;
; Register cell              ; 51.98 mW                          ; 32.22 mW                    ; --                             ; 19.76 mW                      ;    6.007                                                  ;
; I/O register               ; 2.25 mW                           ; 2.05 mW                     ; --                             ; 0.20 mW                       ;    6.250                                                  ;
; I/O                        ; 10.05 mW                          ; 9.22 mW                     ; 0.69 mW                        ; 0.14 mW                       ;    5.947                                                  ;
+----------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                                                                               ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |fpgaSynth                                                                                                                               ; 229.52 mW (37.16 mW)                 ; 148.66 mW (10.96 mW)            ; 0.69 mW (0.69 mW)                 ; 80.17 mW (25.52 mW)               ; |fpgaSynth                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     |mult16x64Add4_ip:ADSRMultAdd                                                                                                        ; 5.47 mW (0.00 mW)                    ; 3.02 mW (0.00 mW)               ; --                                ; 2.44 mW (0.00 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         |altmult_add:ALTMULT_ADD_component                                                                                               ; 5.47 mW (0.00 mW)                    ; 3.02 mW (0.00 mW)               ; --                                ; 2.44 mW (0.00 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                                                                                                                                           ;
;             |mult_add_lur3:auto_generated                                                                                                ; 5.47 mW (0.80 mW)                    ; 3.02 mW (0.67 mW)               ; --                                ; 2.44 mW (0.14 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated                                                                                                                                                                                                                                                                                                                                                              ;
;                 |ded_mult_c091:ded_mult1                                                                                                 ; 1.11 mW (0.53 mW)                    ; 0.56 mW (0.31 mW)               ; --                                ; 0.55 mW (0.23 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult1                                                                                                                                                                                                                                                                                                                                      ;
;                     |ded_mult_m1e1:left_mult                                                                                             ; 0.43 mW (0.07 mW)                    ; 0.22 mW (0.07 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult1|ded_mult_m1e1:left_mult                                                                                                                                                                                                                                                                                                              ;
;                         |ded_mult_n1e1:left_mult                                                                                         ; 0.18 mW (0.18 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.11 mW (0.11 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult1|ded_mult_m1e1:left_mult|ded_mult_n1e1:left_mult                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_s1e1:right_mult                                                                                        ; 0.18 mW (0.18 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult1|ded_mult_m1e1:left_mult|ded_mult_s1e1:right_mult                                                                                                                                                                                                                                                                                     ;
;                     |ded_mult_m1e1:right_mult                                                                                            ; 0.15 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.11 mW (0.00 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult1|ded_mult_m1e1:right_mult                                                                                                                                                                                                                                                                                                             ;
;                         |ded_mult_n1e1:left_mult                                                                                         ; 0.06 mW (0.06 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult1|ded_mult_m1e1:right_mult|ded_mult_n1e1:left_mult                                                                                                                                                                                                                                                                                     ;
;                         |ded_mult_s1e1:right_mult                                                                                        ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult1|ded_mult_m1e1:right_mult|ded_mult_s1e1:right_mult                                                                                                                                                                                                                                                                                    ;
;                 |ded_mult_c091:ded_mult2                                                                                                 ; 1.27 mW (0.66 mW)                    ; 0.62 mW (0.37 mW)               ; --                                ; 0.64 mW (0.28 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult2                                                                                                                                                                                                                                                                                                                                      ;
;                     |ded_mult_m1e1:left_mult                                                                                             ; 0.42 mW (0.07 mW)                    ; 0.22 mW (0.07 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult2|ded_mult_m1e1:left_mult                                                                                                                                                                                                                                                                                                              ;
;                         |ded_mult_n1e1:left_mult                                                                                         ; 0.14 mW (0.14 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult2|ded_mult_m1e1:left_mult|ded_mult_n1e1:left_mult                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_s1e1:right_mult                                                                                        ; 0.21 mW (0.21 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.14 mW (0.14 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult2|ded_mult_m1e1:left_mult|ded_mult_s1e1:right_mult                                                                                                                                                                                                                                                                                     ;
;                     |ded_mult_m1e1:right_mult                                                                                            ; 0.19 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.15 mW (0.00 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult2|ded_mult_m1e1:right_mult                                                                                                                                                                                                                                                                                                             ;
;                         |ded_mult_n1e1:left_mult                                                                                         ; 0.07 mW (0.07 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult2|ded_mult_m1e1:right_mult|ded_mult_n1e1:left_mult                                                                                                                                                                                                                                                                                     ;
;                         |ded_mult_s1e1:right_mult                                                                                        ; 0.08 mW (0.08 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult2|ded_mult_m1e1:right_mult|ded_mult_s1e1:right_mult                                                                                                                                                                                                                                                                                    ;
;                 |ded_mult_c091:ded_mult3                                                                                                 ; 1.17 mW (0.66 mW)                    ; 0.59 mW (0.34 mW)               ; --                                ; 0.58 mW (0.32 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult3                                                                                                                                                                                                                                                                                                                                      ;
;                     |ded_mult_m1e1:left_mult                                                                                             ; 0.39 mW (0.07 mW)                    ; 0.22 mW (0.07 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult3|ded_mult_m1e1:left_mult                                                                                                                                                                                                                                                                                                              ;
;                         |ded_mult_n1e1:left_mult                                                                                         ; 0.15 mW (0.15 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult3|ded_mult_m1e1:left_mult|ded_mult_n1e1:left_mult                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_s1e1:right_mult                                                                                        ; 0.17 mW (0.17 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.09 mW (0.09 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult3|ded_mult_m1e1:left_mult|ded_mult_s1e1:right_mult                                                                                                                                                                                                                                                                                     ;
;                     |ded_mult_m1e1:right_mult                                                                                            ; 0.13 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult3|ded_mult_m1e1:right_mult                                                                                                                                                                                                                                                                                                             ;
;                         |ded_mult_n1e1:left_mult                                                                                         ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult3|ded_mult_m1e1:right_mult|ded_mult_n1e1:left_mult                                                                                                                                                                                                                                                                                     ;
;                         |ded_mult_s1e1:right_mult                                                                                        ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult3|ded_mult_m1e1:right_mult|ded_mult_s1e1:right_mult                                                                                                                                                                                                                                                                                    ;
;                 |ded_mult_c091:ded_mult4                                                                                                 ; 1.11 mW (0.55 mW)                    ; 0.58 mW (0.33 mW)               ; --                                ; 0.53 mW (0.21 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult4                                                                                                                                                                                                                                                                                                                                      ;
;                     |ded_mult_m1e1:left_mult                                                                                             ; 0.42 mW (0.07 mW)                    ; 0.22 mW (0.07 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult4|ded_mult_m1e1:left_mult                                                                                                                                                                                                                                                                                                              ;
;                         |ded_mult_n1e1:left_mult                                                                                         ; 0.17 mW (0.17 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult4|ded_mult_m1e1:left_mult|ded_mult_n1e1:left_mult                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_s1e1:right_mult                                                                                        ; 0.18 mW (0.18 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.11 mW (0.11 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult4|ded_mult_m1e1:left_mult|ded_mult_s1e1:right_mult                                                                                                                                                                                                                                                                                     ;
;                     |ded_mult_m1e1:right_mult                                                                                            ; 0.14 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.11 mW (0.00 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult4|ded_mult_m1e1:right_mult                                                                                                                                                                                                                                                                                                             ;
;                         |ded_mult_n1e1:left_mult                                                                                         ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult4|ded_mult_m1e1:right_mult|ded_mult_n1e1:left_mult                                                                                                                                                                                                                                                                                     ;
;                         |ded_mult_s1e1:right_mult                                                                                        ; 0.06 mW (0.06 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|mult16x64Add4_ip:ADSRMultAdd|altmult_add:ALTMULT_ADD_component|mult_add_lur3:auto_generated|ded_mult_c091:ded_mult4|ded_mult_m1e1:right_mult|ded_mult_s1e1:right_mult                                                                                                                                                                                                                                                                                    ;
;     |waveformROMbank:ROMbank                                                                                                             ; 81.45 mW (6.37 mW)                   ; 72.21 mW (1.50 mW)              ; --                                ; 9.25 mW (4.87 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         |mux_oneHot:sawMuxAnti[0]                                                                                                        ; 0.18 mW (0.18 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|mux_oneHot:sawMuxAnti[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         |mux_oneHot:sawMuxAnti[1]                                                                                                        ; 0.19 mW (0.19 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|mux_oneHot:sawMuxAnti[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         |mux_oneHot:sawMuxInterp[0]                                                                                                      ; 0.17 mW (0.17 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|mux_oneHot:sawMuxInterp[0]                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         |mux_oneHot:sawMuxInterp[1]                                                                                                      ; 0.21 mW (0.21 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.09 mW (0.09 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|mux_oneHot:sawMuxInterp[1]                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         |sawRom4096_1:sawRom4096_1inst                                                                                                   ; 9.13 mW (0.00 mW)                    ; 8.67 mW (0.00 mW)               ; --                                ; 0.45 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_1:sawRom4096_1inst                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 9.13 mW (0.00 mW)                    ; 8.67 mW (0.00 mW)               ; --                                ; 0.45 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_1:sawRom4096_1inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_e272:auto_generated                                                                                          ; 9.13 mW (9.13 mW)                    ; 8.67 mW (8.67 mW)               ; --                                ; 0.45 mW (0.45 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_1:sawRom4096_1inst|altsyncram:altsyncram_component|altsyncram_e272:auto_generated                                                                                                                                                                                                                                                                                                                                     ;
;         |sawRom4096_2:sawRom4096_2inst                                                                                                   ; 1.73 mW (0.00 mW)                    ; 1.63 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_2:sawRom4096_2inst                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 1.73 mW (0.00 mW)                    ; 1.63 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_2:sawRom4096_2inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_f272:auto_generated                                                                                          ; 1.73 mW (1.73 mW)                    ; 1.63 mW (1.63 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_2:sawRom4096_2inst|altsyncram:altsyncram_component|altsyncram_f272:auto_generated                                                                                                                                                                                                                                                                                                                                     ;
;         |sawRom4096_3:sawRom4096_3inst                                                                                                   ; 9.04 mW (0.00 mW)                    ; 8.67 mW (0.00 mW)               ; --                                ; 0.37 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_3:sawRom4096_3inst                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 9.04 mW (0.00 mW)                    ; 8.67 mW (0.00 mW)               ; --                                ; 0.37 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_3:sawRom4096_3inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_h272:auto_generated                                                                                          ; 9.04 mW (9.04 mW)                    ; 8.67 mW (8.67 mW)               ; --                                ; 0.37 mW (0.37 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_3:sawRom4096_3inst|altsyncram:altsyncram_component|altsyncram_h272:auto_generated                                                                                                                                                                                                                                                                                                                                     ;
;         |sawRom4096_4:sawRom4096_4inst                                                                                                   ; 1.14 mW (0.00 mW)                    ; 1.08 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_4:sawRom4096_4inst                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 1.14 mW (0.00 mW)                    ; 1.08 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_4:sawRom4096_4inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_j272:auto_generated                                                                                          ; 1.14 mW (1.14 mW)                    ; 1.08 mW (1.08 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_4:sawRom4096_4inst|altsyncram:altsyncram_component|altsyncram_j272:auto_generated                                                                                                                                                                                                                                                                                                                                     ;
;         |sawRom4096_5:sawRom4096_5inst                                                                                                   ; 6.30 mW (0.00 mW)                    ; 5.96 mW (0.00 mW)               ; --                                ; 0.33 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_5:sawRom4096_5inst                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 6.30 mW (0.00 mW)                    ; 5.96 mW (0.00 mW)               ; --                                ; 0.33 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_5:sawRom4096_5inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_p372:auto_generated                                                                                          ; 6.30 mW (6.30 mW)                    ; 5.96 mW (5.96 mW)               ; --                                ; 0.33 mW (0.33 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sawRom4096_5:sawRom4096_5inst|altsyncram:altsyncram_component|altsyncram_p372:auto_generated                                                                                                                                                                                                                                                                                                                                     ;
;         |sineRom4096:sineRom4096_inst                                                                                                    ; 4.60 mW (0.00 mW)                    ; 4.34 mW (0.00 mW)               ; --                                ; 0.27 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sineRom4096:sineRom4096_inst                                                                                                                                                                                                                                                                                                                                                                                                     ;
;             |altsyncram:altsyncram_component                                                                                             ; 4.60 mW (0.00 mW)                    ; 4.34 mW (0.00 mW)               ; --                                ; 0.27 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sineRom4096:sineRom4096_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                     ;
;                 |altsyncram_au42:auto_generated                                                                                          ; 4.60 mW (4.60 mW)                    ; 4.34 mW (4.34 mW)               ; --                                ; 0.27 mW (0.27 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sineRom4096:sineRom4096_inst|altsyncram:altsyncram_component|altsyncram_au42:auto_generated                                                                                                                                                                                                                                                                                                                                      ;
;         |mux_oneHot:sqrMuxAnti[0]                                                                                                        ; 0.17 mW (0.17 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|mux_oneHot:sqrMuxAnti[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         |mux_oneHot:sqrMuxAnti[1]                                                                                                        ; 0.20 mW (0.20 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|mux_oneHot:sqrMuxAnti[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         |mux_oneHot:sqrMuxInterp[0]                                                                                                      ; 0.17 mW (0.17 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|mux_oneHot:sqrMuxInterp[0]                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         |mux_oneHot:sqrMuxInterp[1]                                                                                                      ; 0.18 mW (0.18 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|mux_oneHot:sqrMuxInterp[1]                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         |sqrRom4096_2:sqrRom4096_2inst                                                                                                   ; 7.95 mW (0.00 mW)                    ; 7.59 mW (0.00 mW)               ; --                                ; 0.36 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_2:sqrRom4096_2inst                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 7.95 mW (0.00 mW)                    ; 7.59 mW (0.00 mW)               ; --                                ; 0.36 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_2:sqrRom4096_2inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_2372:auto_generated                                                                                          ; 7.95 mW (7.95 mW)                    ; 7.59 mW (7.59 mW)               ; --                                ; 0.36 mW (0.36 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_2:sqrRom4096_2inst|altsyncram:altsyncram_component|altsyncram_2372:auto_generated                                                                                                                                                                                                                                                                                                                                     ;
;         |sqrRom4096_3:sqrRom4096_3inst                                                                                                   ; 6.85 mW (0.00 mW)                    ; 6.50 mW (0.00 mW)               ; --                                ; 0.34 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_3:sqrRom4096_3inst                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 6.85 mW (0.00 mW)                    ; 6.50 mW (0.00 mW)               ; --                                ; 0.34 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_3:sqrRom4096_3inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_4372:auto_generated                                                                                          ; 6.85 mW (6.85 mW)                    ; 6.50 mW (6.50 mW)               ; --                                ; 0.34 mW (0.34 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_3:sqrRom4096_3inst|altsyncram:altsyncram_component|altsyncram_4372:auto_generated                                                                                                                                                                                                                                                                                                                                     ;
;         |sqrRom4096_4:sqrRom4096_4inst                                                                                                   ; 4.60 mW (0.00 mW)                    ; 4.34 mW (0.00 mW)               ; --                                ; 0.26 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_4:sqrRom4096_4inst                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 4.60 mW (0.00 mW)                    ; 4.34 mW (0.00 mW)               ; --                                ; 0.26 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_4:sqrRom4096_4inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_6372:auto_generated                                                                                          ; 4.60 mW (4.60 mW)                    ; 4.34 mW (4.34 mW)               ; --                                ; 0.26 mW (0.26 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_4:sqrRom4096_4inst|altsyncram:altsyncram_component|altsyncram_6372:auto_generated                                                                                                                                                                                                                                                                                                                                     ;
;         |sqrRom4096_5:sqrRom4096_5inst                                                                                                   ; 2.85 mW (0.00 mW)                    ; 2.71 mW (0.00 mW)               ; --                                ; 0.14 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_5:sqrRom4096_5inst                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 2.85 mW (0.00 mW)                    ; 2.71 mW (0.00 mW)               ; --                                ; 0.14 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_5:sqrRom4096_5inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_f472:auto_generated                                                                                          ; 2.85 mW (2.85 mW)                    ; 2.71 mW (2.71 mW)               ; --                                ; 0.14 mW (0.14 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_5:sqrRom4096_5inst|altsyncram:altsyncram_component|altsyncram_f472:auto_generated                                                                                                                                                                                                                                                                                                                                     ;
;         |sqrRom4096_1:sqrRom4096_inst                                                                                                    ; 0.55 mW (0.00 mW)                    ; 0.54 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_1:sqrRom4096_inst                                                                                                                                                                                                                                                                                                                                                                                                     ;
;             |altsyncram:altsyncram_component                                                                                             ; 0.55 mW (0.00 mW)                    ; 0.54 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_1:sqrRom4096_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                     ;
;                 |altsyncram_0372:auto_generated                                                                                          ; 0.55 mW (0.55 mW)                    ; 0.54 mW (0.54 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|sqrRom4096_1:sqrRom4096_inst|altsyncram:altsyncram_component|altsyncram_0372:auto_generated                                                                                                                                                                                                                                                                                                                                      ;
;         |mux_oneHot:triMuxAnti[0]                                                                                                        ; 0.15 mW (0.15 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|mux_oneHot:triMuxAnti[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         |mux_oneHot:triMuxAnti[1]                                                                                                        ; 0.18 mW (0.18 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|mux_oneHot:triMuxAnti[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         |mux_oneHot:triMuxInterp[0]                                                                                                      ; 0.18 mW (0.18 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|mux_oneHot:triMuxInterp[0]                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         |mux_oneHot:triMuxInterp[1]                                                                                                      ; 0.18 mW (0.18 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|mux_oneHot:triMuxInterp[1]                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         |triRom4096_2:triRom4096_2inst                                                                                                   ; 9.06 mW (0.00 mW)                    ; 8.67 mW (0.00 mW)               ; --                                ; 0.39 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_2:triRom4096_2inst                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 9.06 mW (0.00 mW)                    ; 8.67 mW (0.00 mW)               ; --                                ; 0.39 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_2:triRom4096_2inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_k272:auto_generated                                                                                          ; 9.06 mW (9.06 mW)                    ; 8.67 mW (8.67 mW)               ; --                                ; 0.39 mW (0.39 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_2:triRom4096_2inst|altsyncram:altsyncram_component|altsyncram_k272:auto_generated                                                                                                                                                                                                                                                                                                                                     ;
;         |triRom4096_3:triRom4096_3inst                                                                                                   ; 5.17 mW (0.00 mW)                    ; 4.88 mW (0.00 mW)               ; --                                ; 0.29 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_3:triRom4096_3inst                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 5.17 mW (0.00 mW)                    ; 4.88 mW (0.00 mW)               ; --                                ; 0.29 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_3:triRom4096_3inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_p272:auto_generated                                                                                          ; 5.17 mW (5.17 mW)                    ; 4.88 mW (4.88 mW)               ; --                                ; 0.29 mW (0.29 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_3:triRom4096_3inst|altsyncram:altsyncram_component|altsyncram_p272:auto_generated                                                                                                                                                                                                                                                                                                                                     ;
;         |triRom4096_4:triRom4096_4inst                                                                                                   ; 3.97 mW (0.00 mW)                    ; 3.79 mW (0.00 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_4:triRom4096_4inst                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 3.97 mW (0.00 mW)                    ; 3.79 mW (0.00 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_4:triRom4096_4inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_q272:auto_generated                                                                                          ; 3.97 mW (3.97 mW)                    ; 3.79 mW (3.79 mW)               ; --                                ; 0.17 mW (0.17 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_4:triRom4096_4inst|altsyncram:altsyncram_component|altsyncram_q272:auto_generated                                                                                                                                                                                                                                                                                                                                     ;
;         |triRom4096_5:triRom4096_5inst                                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_5:triRom4096_5inst                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_5:triRom4096_5inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_1472:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_5:triRom4096_5inst|altsyncram:altsyncram_component|altsyncram_1472:auto_generated                                                                                                                                                                                                                                                                                                                                     ;
;         |triRom4096_1:triRom4096_inst                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_1:triRom4096_inst                                                                                                                                                                                                                                                                                                                                                                                                     ;
;             |altsyncram:altsyncram_component                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_1:triRom4096_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                     ;
;                 |altsyncram_i272:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|waveformROMbank:ROMbank|triRom4096_1:triRom4096_inst|altsyncram:altsyncram_component|altsyncram_i272:auto_generated                                                                                                                                                                                                                                                                                                                                      ;
;     |amplitudeParser:amplitudeParser_inst                                                                                                ; 0.49 mW (0.49 mW)                    ; 0.06 mW (0.06 mW)               ; --                                ; 0.43 mW (0.43 mW)                 ; |fpgaSynth|amplitudeParser:amplitudeParser_inst                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     |hard_block:auto_generated_inst                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|hard_block:auto_generated_inst                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     |sld_hub:auto_hub                                                                                                                    ; 0.15 mW (0.00 mW)                    ; 0.11 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |fpgaSynth|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric ; 0.15 mW (0.00 mW)                    ; 0.11 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                         ;
;             |alt_sld_fab:instrumentation_fabric                                                                                          ; 0.15 mW (0.00 mW)                    ; 0.11 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                      ;
;                 |alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                     ; 0.15 mW (0.01 mW)                    ; 0.11 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                  ;
;                     |alt_sld_fab_alt_sld_fab_ident:ident                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                                                                                                                              ;
;                     |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                         ; 0.14 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.04 mW (0.00 mW)                 ; |fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                      ;
;                         |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                    ; 0.14 mW (0.10 mW)                    ; 0.10 mW (0.07 mW)               ; --                                ; 0.04 mW (0.03 mW)                 ; |fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                         ;
;                             |sld_rom_sr:hub_info_reg                                                                                     ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                 ;
;                             |sld_shadow_jsm:shadow_jsm                                                                                   ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                               ;
;         |sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|sld_hub:auto_hub|sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                                                                                                                                                                                                                                                                                                                                   ;
;     |clockDivider_AW:clockDivider_2                                                                                                      ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|clockDivider_AW:clockDivider_2                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     |parallelAdder:fmAdd[0]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|parallelAdder:fmAdd[0]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |parallel_add:parallel_add_component                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component                                                                                                                                                                                                                                                                                                                                                                                               ;
;     |parallelAdder:fmAdd[1]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|parallelAdder:fmAdd[1]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |parallel_add:parallel_add_component                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component                                                                                                                                                                                                                                                                                                                                                                                               ;
;     |parallelAdder:fmAdd[2]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|parallelAdder:fmAdd[2]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |parallel_add:parallel_add_component                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component                                                                                                                                                                                                                                                                                                                                                                                               ;
;     |parallelAdder:fmAdd[3]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|parallelAdder:fmAdd[3]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |parallel_add:parallel_add_component                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component                                                                                                                                                                                                                                                                                                                                                                                               ;
;     |mult8x24_ip:fmMult0[0]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult0[0]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult0[1]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult0[1]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult0[1]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult0[2]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult0[2]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult0[2]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult0[3]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult0[3]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult0[3]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult1[0]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult1[0]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult1[1]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult1[1]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult1[2]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult1[2]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult1[3]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult1[3]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult2[0]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult2[0]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult2[0]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult2[1]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult2[1]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult2[1]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult2[2]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult2[2]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult2[2]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult2[3]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult2[3]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult2[3]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult3[0]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult3[0]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult3[0]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult3[1]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult3[1]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult3[1]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult3[2]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult3[2]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult3[2]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |mult8x24_ip:fmMult3[3]                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult3[3]                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |lpm_mult:lpm_mult_component                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|mult8x24_ip:fmMult3[3]|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |FMSM:fm_stateMachine                                                                                                                ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|FMSM:fm_stateMachine                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     |HexDriver:hex_driver0                                                                                                               ; 0.06 mW (0.06 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|HexDriver:hex_driver0                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     |HexDriver:hex_driver1                                                                                                               ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|HexDriver:hex_driver1                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     |HexDriver:hex_driver3                                                                                                               ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|HexDriver:hex_driver3                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     |HexDriver:hex_driver4                                                                                                               ; 0.06 mW (0.06 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     |i2s_core:i2s_core_inst                                                                                                              ; 0.03 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |onChipFIFO:onChipFIFO_inst                                                                                                      ; 0.03 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst                                                                                                                                                                                                                                                                                                                                                                                                        ;
;             |dcfifo:dcfifo_component                                                                                                     ; 0.03 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                ;
;                 |dcfifo_5jq1:auto_generated                                                                                              ; 0.03 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.01 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated                                                                                                                                                                                                                                                                                                                                                     ;
;                     |altsyncram_5681:fifo_ram                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram                                                                                                                                                                                                                                                                                                                            ;
;                     |cmpr_5h5:rdempty_eq_comp                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                            ;
;                     |cmpr_5h5:rdfull_eq_comp                                                                                             ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|cmpr_5h5:rdfull_eq_comp                                                                                                                                                                                                                                                                                                                             ;
;                     |a_graycounter_jg6:rdptr_g1p                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|a_graycounter_jg6:rdptr_g1p                                                                                                                                                                                                                                                                                                                         ;
;                     |alt_synch_pipe_0ol:rs_dgwp                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                                                                                                                                                                                          ;
;                         |dffpipe_hd9:dffpipe13                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13                                                                                                                                                                                                                                                                                                    ;
;                     |cmpr_5h5:wrfull_eq_comp                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                             ;
;                     |alt_synch_pipe_1ol:ws_dgrp                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                                                                                                                                                                                          ;
;                         |dffpipe_id9:dffpipe16                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16                                                                                                                                                                                                                                                                                                    ;
;         |shiftreg_N:shiftregL                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst|shiftreg_N:shiftregL                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         |shiftreg_N:shiftregR                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|i2s_core:i2s_core_inst|shiftreg_N:shiftregR                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     |bilinearInterpolator:interpolators[0]                                                                                               ; 4.99 mW (0.00 mW)                    ; 2.95 mW (0.00 mW)               ; --                                ; 2.04 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |mult16x20Add2_ip:sampleInterpolator[0]                                                                                          ; 1.20 mW (0.00 mW)                    ; 0.71 mW (0.00 mW)               ; --                                ; 0.49 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[0]                                                                                                                                                                                                                                                                                                                                                                             ;
;             |altmult_add:ALTMULT_ADD_component                                                                                           ; 1.20 mW (0.00 mW)                    ; 0.71 mW (0.00 mW)               ; --                                ; 0.49 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                                                                                           ;
;                 |mult_add_8jm2:auto_generated                                                                                            ; 1.20 mW (0.29 mW)                    ; 0.71 mW (0.19 mW)               ; --                                ; 0.49 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated                                                                                                                                                                                                                                                                                                              ;
;                     |ded_mult_4091:ded_mult1                                                                                             ; 0.46 mW (0.20 mW)                    ; 0.26 mW (0.15 mW)               ; --                                ; 0.20 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.17 mW (0.17 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;                     |ded_mult_4091:ded_mult2                                                                                             ; 0.45 mW (0.18 mW)                    ; 0.26 mW (0.15 mW)               ; --                                ; 0.19 mW (0.03 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.07 mW (0.07 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.19 mW (0.19 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.11 mW (0.11 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;         |mult16x20Add2_ip:sampleInterpolator[1]                                                                                          ; 1.23 mW (0.00 mW)                    ; 0.73 mW (0.00 mW)               ; --                                ; 0.49 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[1]                                                                                                                                                                                                                                                                                                                                                                             ;
;             |altmult_add:ALTMULT_ADD_component                                                                                           ; 1.23 mW (0.00 mW)                    ; 0.73 mW (0.00 mW)               ; --                                ; 0.49 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                                                                                           ;
;                 |mult_add_8jm2:auto_generated                                                                                            ; 1.23 mW (0.33 mW)                    ; 0.73 mW (0.20 mW)               ; --                                ; 0.49 mW (0.12 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated                                                                                                                                                                                                                                                                                                              ;
;                     |ded_mult_4091:ded_mult1                                                                                             ; 0.45 mW (0.20 mW)                    ; 0.26 mW (0.15 mW)               ; --                                ; 0.19 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.17 mW (0.17 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.09 mW (0.09 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;                     |ded_mult_4091:ded_mult2                                                                                             ; 0.45 mW (0.19 mW)                    ; 0.27 mW (0.16 mW)               ; --                                ; 0.18 mW (0.02 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.09 mW (0.09 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.17 mW (0.17 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;         |mult32x32Add2_ip:tableInterpolator                                                                                              ; 2.57 mW (0.00 mW)                    ; 1.51 mW (0.00 mW)               ; --                                ; 1.05 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator                                                                                                                                                                                                                                                                                                                                                                                 ;
;             |altmult_add:ALTMULT_ADD_component                                                                                           ; 2.57 mW (0.00 mW)                    ; 1.51 mW (0.00 mW)               ; --                                ; 1.05 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                                                                                               ;
;                 |mult_add_ajm2:auto_generated                                                                                            ; 2.57 mW (0.71 mW)                    ; 1.51 mW (0.55 mW)               ; --                                ; 1.05 mW (0.16 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated                                                                                                                                                                                                                                                                                                                  ;
;                     |ded_mult_5091:ded_mult1                                                                                             ; 0.91 mW (0.46 mW)                    ; 0.46 mW (0.29 mW)               ; --                                ; 0.45 mW (0.18 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1                                                                                                                                                                                                                                                                                          ;
;                         |ded_mult_k1e1:left_mult                                                                                         ; 0.32 mW (0.07 mW)                    ; 0.14 mW (0.07 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_k1e1:left_mult                                                                                                                                                                                                                                                                  ;
;                             |ded_mult_l1e1:left_mult                                                                                     ; 0.10 mW (0.10 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_k1e1:left_mult|ded_mult_l1e1:left_mult                                                                                                                                                                                                                                          ;
;                             |ded_mult_q1e1:right_mult                                                                                    ; 0.15 mW (0.15 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_k1e1:left_mult|ded_mult_q1e1:right_mult                                                                                                                                                                                                                                         ;
;                         |ded_mult_o1e1:right_mult                                                                                        ; 0.13 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_o1e1:right_mult                                                                                                                                                                                                                                                                 ;
;                             |ded_mult_r1e1:left_mult                                                                                     ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_o1e1:right_mult|ded_mult_r1e1:left_mult                                                                                                                                                                                                                                         ;
;                             |ded_mult_t1e1:right_mult                                                                                    ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_o1e1:right_mult|ded_mult_t1e1:right_mult                                                                                                                                                                                                                                        ;
;                     |ded_mult_5091:ded_mult2                                                                                             ; 0.95 mW (0.48 mW)                    ; 0.50 mW (0.32 mW)               ; --                                ; 0.45 mW (0.17 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2                                                                                                                                                                                                                                                                                          ;
;                         |ded_mult_k1e1:left_mult                                                                                         ; 0.32 mW (0.07 mW)                    ; 0.14 mW (0.07 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_k1e1:left_mult                                                                                                                                                                                                                                                                  ;
;                             |ded_mult_l1e1:left_mult                                                                                     ; 0.11 mW (0.11 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_k1e1:left_mult|ded_mult_l1e1:left_mult                                                                                                                                                                                                                                          ;
;                             |ded_mult_q1e1:right_mult                                                                                    ; 0.15 mW (0.15 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_k1e1:left_mult|ded_mult_q1e1:right_mult                                                                                                                                                                                                                                         ;
;                         |ded_mult_o1e1:right_mult                                                                                        ; 0.14 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_o1e1:right_mult                                                                                                                                                                                                                                                                 ;
;                             |ded_mult_r1e1:left_mult                                                                                     ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_o1e1:right_mult|ded_mult_r1e1:left_mult                                                                                                                                                                                                                                         ;
;                             |ded_mult_t1e1:right_mult                                                                                    ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[0]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_o1e1:right_mult|ded_mult_t1e1:right_mult                                                                                                                                                                                                                                        ;
;     |bilinearInterpolator:interpolators[1]                                                                                               ; 5.01 mW (0.00 mW)                    ; 2.97 mW (0.00 mW)               ; --                                ; 2.04 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |mult16x20Add2_ip:sampleInterpolator[0]                                                                                          ; 1.34 mW (0.00 mW)                    ; 0.75 mW (0.00 mW)               ; --                                ; 0.59 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[0]                                                                                                                                                                                                                                                                                                                                                                             ;
;             |altmult_add:ALTMULT_ADD_component                                                                                           ; 1.34 mW (0.00 mW)                    ; 0.75 mW (0.00 mW)               ; --                                ; 0.59 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                                                                                           ;
;                 |mult_add_8jm2:auto_generated                                                                                            ; 1.34 mW (0.41 mW)                    ; 0.75 mW (0.21 mW)               ; --                                ; 0.59 mW (0.20 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated                                                                                                                                                                                                                                                                                                              ;
;                     |ded_mult_4091:ded_mult1                                                                                             ; 0.46 mW (0.20 mW)                    ; 0.27 mW (0.16 mW)               ; --                                ; 0.19 mW (0.04 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.18 mW (0.18 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;                     |ded_mult_4091:ded_mult2                                                                                             ; 0.47 mW (0.21 mW)                    ; 0.27 mW (0.17 mW)               ; --                                ; 0.20 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.18 mW (0.18 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;         |mult16x20Add2_ip:sampleInterpolator[1]                                                                                          ; 1.18 mW (0.00 mW)                    ; 0.70 mW (0.00 mW)               ; --                                ; 0.49 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[1]                                                                                                                                                                                                                                                                                                                                                                             ;
;             |altmult_add:ALTMULT_ADD_component                                                                                           ; 1.18 mW (0.00 mW)                    ; 0.70 mW (0.00 mW)               ; --                                ; 0.49 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                                                                                           ;
;                 |mult_add_8jm2:auto_generated                                                                                            ; 1.18 mW (0.31 mW)                    ; 0.70 mW (0.20 mW)               ; --                                ; 0.49 mW (0.11 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated                                                                                                                                                                                                                                                                                                              ;
;                     |ded_mult_4091:ded_mult1                                                                                             ; 0.45 mW (0.19 mW)                    ; 0.25 mW (0.14 mW)               ; --                                ; 0.20 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.18 mW (0.18 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;                     |ded_mult_4091:ded_mult2                                                                                             ; 0.43 mW (0.18 mW)                    ; 0.25 mW (0.14 mW)               ; --                                ; 0.18 mW (0.04 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.17 mW (0.17 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.09 mW (0.09 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;         |mult32x32Add2_ip:tableInterpolator                                                                                              ; 2.48 mW (0.00 mW)                    ; 1.52 mW (0.00 mW)               ; --                                ; 0.96 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator                                                                                                                                                                                                                                                                                                                                                                                 ;
;             |altmult_add:ALTMULT_ADD_component                                                                                           ; 2.48 mW (0.00 mW)                    ; 1.52 mW (0.00 mW)               ; --                                ; 0.96 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                                                                                               ;
;                 |mult_add_ajm2:auto_generated                                                                                            ; 2.48 mW (0.65 mW)                    ; 1.52 mW (0.56 mW)               ; --                                ; 0.96 mW (0.09 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated                                                                                                                                                                                                                                                                                                                  ;
;                     |ded_mult_5091:ded_mult1                                                                                             ; 0.92 mW (0.48 mW)                    ; 0.48 mW (0.30 mW)               ; --                                ; 0.44 mW (0.17 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1                                                                                                                                                                                                                                                                                          ;
;                         |ded_mult_k1e1:left_mult                                                                                         ; 0.31 mW (0.07 mW)                    ; 0.14 mW (0.07 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_k1e1:left_mult                                                                                                                                                                                                                                                                  ;
;                             |ded_mult_l1e1:left_mult                                                                                     ; 0.10 mW (0.10 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_k1e1:left_mult|ded_mult_l1e1:left_mult                                                                                                                                                                                                                                          ;
;                             |ded_mult_q1e1:right_mult                                                                                    ; 0.15 mW (0.15 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_k1e1:left_mult|ded_mult_q1e1:right_mult                                                                                                                                                                                                                                         ;
;                         |ded_mult_o1e1:right_mult                                                                                        ; 0.13 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_o1e1:right_mult                                                                                                                                                                                                                                                                 ;
;                             |ded_mult_r1e1:left_mult                                                                                     ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_o1e1:right_mult|ded_mult_r1e1:left_mult                                                                                                                                                                                                                                         ;
;                             |ded_mult_t1e1:right_mult                                                                                    ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_o1e1:right_mult|ded_mult_t1e1:right_mult                                                                                                                                                                                                                                        ;
;                     |ded_mult_5091:ded_mult2                                                                                             ; 0.92 mW (0.47 mW)                    ; 0.49 mW (0.30 mW)               ; --                                ; 0.43 mW (0.16 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2                                                                                                                                                                                                                                                                                          ;
;                         |ded_mult_k1e1:left_mult                                                                                         ; 0.32 mW (0.07 mW)                    ; 0.14 mW (0.07 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_k1e1:left_mult                                                                                                                                                                                                                                                                  ;
;                             |ded_mult_l1e1:left_mult                                                                                     ; 0.11 mW (0.11 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_k1e1:left_mult|ded_mult_l1e1:left_mult                                                                                                                                                                                                                                          ;
;                             |ded_mult_q1e1:right_mult                                                                                    ; 0.15 mW (0.15 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.09 mW (0.09 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_k1e1:left_mult|ded_mult_q1e1:right_mult                                                                                                                                                                                                                                         ;
;                         |ded_mult_o1e1:right_mult                                                                                        ; 0.13 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_o1e1:right_mult                                                                                                                                                                                                                                                                 ;
;                             |ded_mult_r1e1:left_mult                                                                                     ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_o1e1:right_mult|ded_mult_r1e1:left_mult                                                                                                                                                                                                                                         ;
;                             |ded_mult_t1e1:right_mult                                                                                    ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[1]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_o1e1:right_mult|ded_mult_t1e1:right_mult                                                                                                                                                                                                                                        ;
;     |bilinearInterpolator:interpolators[2]                                                                                               ; 5.15 mW (0.00 mW)                    ; 3.07 mW (0.00 mW)               ; --                                ; 2.08 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |mult16x20Add2_ip:sampleInterpolator[0]                                                                                          ; 1.21 mW (0.00 mW)                    ; 0.76 mW (0.00 mW)               ; --                                ; 0.45 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[0]                                                                                                                                                                                                                                                                                                                                                                             ;
;             |altmult_add:ALTMULT_ADD_component                                                                                           ; 1.21 mW (0.00 mW)                    ; 0.76 mW (0.00 mW)               ; --                                ; 0.45 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                                                                                           ;
;                 |mult_add_8jm2:auto_generated                                                                                            ; 1.21 mW (0.29 mW)                    ; 0.76 mW (0.21 mW)               ; --                                ; 0.45 mW (0.08 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated                                                                                                                                                                                                                                                                                                              ;
;                     |ded_mult_4091:ded_mult1                                                                                             ; 0.50 mW (0.24 mW)                    ; 0.30 mW (0.19 mW)               ; --                                ; 0.20 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.18 mW (0.18 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;                     |ded_mult_4091:ded_mult2                                                                                             ; 0.42 mW (0.17 mW)                    ; 0.25 mW (0.14 mW)               ; --                                ; 0.17 mW (0.03 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.17 mW (0.17 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.09 mW (0.09 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;         |mult16x20Add2_ip:sampleInterpolator[1]                                                                                          ; 1.14 mW (0.00 mW)                    ; 0.70 mW (0.00 mW)               ; --                                ; 0.44 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[1]                                                                                                                                                                                                                                                                                                                                                                             ;
;             |altmult_add:ALTMULT_ADD_component                                                                                           ; 1.14 mW (0.00 mW)                    ; 0.70 mW (0.00 mW)               ; --                                ; 0.44 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                                                                                           ;
;                 |mult_add_8jm2:auto_generated                                                                                            ; 1.14 mW (0.29 mW)                    ; 0.70 mW (0.21 mW)               ; --                                ; 0.44 mW (0.08 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated                                                                                                                                                                                                                                                                                                              ;
;                     |ded_mult_4091:ded_mult1                                                                                             ; 0.44 mW (0.19 mW)                    ; 0.25 mW (0.14 mW)               ; --                                ; 0.20 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.17 mW (0.17 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;                     |ded_mult_4091:ded_mult2                                                                                             ; 0.41 mW (0.16 mW)                    ; 0.25 mW (0.14 mW)               ; --                                ; 0.17 mW (0.02 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.17 mW (0.17 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;         |mult32x32Add2_ip:tableInterpolator                                                                                              ; 2.80 mW (0.00 mW)                    ; 1.61 mW (0.00 mW)               ; --                                ; 1.19 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator                                                                                                                                                                                                                                                                                                                                                                                 ;
;             |altmult_add:ALTMULT_ADD_component                                                                                           ; 2.80 mW (0.00 mW)                    ; 1.61 mW (0.00 mW)               ; --                                ; 1.19 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                                                                                               ;
;                 |mult_add_ajm2:auto_generated                                                                                            ; 2.80 mW (0.69 mW)                    ; 1.61 mW (0.56 mW)               ; --                                ; 1.19 mW (0.13 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated                                                                                                                                                                                                                                                                                                                  ;
;                     |ded_mult_5091:ded_mult1                                                                                             ; 1.01 mW (0.56 mW)                    ; 0.51 mW (0.34 mW)               ; --                                ; 0.50 mW (0.22 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1                                                                                                                                                                                                                                                                                          ;
;                         |ded_mult_k1e1:left_mult                                                                                         ; 0.30 mW (0.07 mW)                    ; 0.14 mW (0.07 mW)               ; --                                ; 0.16 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_k1e1:left_mult                                                                                                                                                                                                                                                                  ;
;                             |ded_mult_l1e1:left_mult                                                                                     ; 0.10 mW (0.10 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_k1e1:left_mult|ded_mult_l1e1:left_mult                                                                                                                                                                                                                                          ;
;                             |ded_mult_q1e1:right_mult                                                                                    ; 0.14 mW (0.14 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.09 mW (0.09 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_k1e1:left_mult|ded_mult_q1e1:right_mult                                                                                                                                                                                                                                         ;
;                         |ded_mult_o1e1:right_mult                                                                                        ; 0.16 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.12 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_o1e1:right_mult                                                                                                                                                                                                                                                                 ;
;                             |ded_mult_r1e1:left_mult                                                                                     ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_o1e1:right_mult|ded_mult_r1e1:left_mult                                                                                                                                                                                                                                         ;
;                             |ded_mult_t1e1:right_mult                                                                                    ; 0.07 mW (0.07 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_o1e1:right_mult|ded_mult_t1e1:right_mult                                                                                                                                                                                                                                        ;
;                     |ded_mult_5091:ded_mult2                                                                                             ; 1.10 mW (0.60 mW)                    ; 0.54 mW (0.36 mW)               ; --                                ; 0.55 mW (0.24 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2                                                                                                                                                                                                                                                                                          ;
;                         |ded_mult_k1e1:left_mult                                                                                         ; 0.33 mW (0.07 mW)                    ; 0.14 mW (0.07 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_k1e1:left_mult                                                                                                                                                                                                                                                                  ;
;                             |ded_mult_l1e1:left_mult                                                                                     ; 0.11 mW (0.11 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_k1e1:left_mult|ded_mult_l1e1:left_mult                                                                                                                                                                                                                                          ;
;                             |ded_mult_q1e1:right_mult                                                                                    ; 0.16 mW (0.16 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.11 mW (0.11 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_k1e1:left_mult|ded_mult_q1e1:right_mult                                                                                                                                                                                                                                         ;
;                         |ded_mult_o1e1:right_mult                                                                                        ; 0.17 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.13 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_o1e1:right_mult                                                                                                                                                                                                                                                                 ;
;                             |ded_mult_r1e1:left_mult                                                                                     ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_o1e1:right_mult|ded_mult_r1e1:left_mult                                                                                                                                                                                                                                         ;
;                             |ded_mult_t1e1:right_mult                                                                                    ; 0.08 mW (0.08 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[2]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_o1e1:right_mult|ded_mult_t1e1:right_mult                                                                                                                                                                                                                                        ;
;     |bilinearInterpolator:interpolators[3]                                                                                               ; 5.28 mW (0.00 mW)                    ; 2.90 mW (0.00 mW)               ; --                                ; 2.37 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |mult16x20Add2_ip:sampleInterpolator[0]                                                                                          ; 1.24 mW (0.00 mW)                    ; 0.70 mW (0.00 mW)               ; --                                ; 0.53 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[0]                                                                                                                                                                                                                                                                                                                                                                             ;
;             |altmult_add:ALTMULT_ADD_component                                                                                           ; 1.24 mW (0.00 mW)                    ; 0.70 mW (0.00 mW)               ; --                                ; 0.53 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                                                                                           ;
;                 |mult_add_8jm2:auto_generated                                                                                            ; 1.24 mW (0.38 mW)                    ; 0.70 mW (0.21 mW)               ; --                                ; 0.53 mW (0.17 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated                                                                                                                                                                                                                                                                                                              ;
;                     |ded_mult_4091:ded_mult1                                                                                             ; 0.42 mW (0.16 mW)                    ; 0.25 mW (0.14 mW)               ; --                                ; 0.17 mW (0.02 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.17 mW (0.17 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;                     |ded_mult_4091:ded_mult2                                                                                             ; 0.44 mW (0.18 mW)                    ; 0.25 mW (0.14 mW)               ; --                                ; 0.19 mW (0.04 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.18 mW (0.18 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[0]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;         |mult16x20Add2_ip:sampleInterpolator[1]                                                                                          ; 1.26 mW (0.00 mW)                    ; 0.73 mW (0.00 mW)               ; --                                ; 0.53 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[1]                                                                                                                                                                                                                                                                                                                                                                             ;
;             |altmult_add:ALTMULT_ADD_component                                                                                           ; 1.26 mW (0.00 mW)                    ; 0.73 mW (0.00 mW)               ; --                                ; 0.53 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                                                                                           ;
;                 |mult_add_8jm2:auto_generated                                                                                            ; 1.26 mW (0.38 mW)                    ; 0.73 mW (0.22 mW)               ; --                                ; 0.53 mW (0.16 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated                                                                                                                                                                                                                                                                                                              ;
;                     |ded_mult_4091:ded_mult1                                                                                             ; 0.46 mW (0.20 mW)                    ; 0.26 mW (0.16 mW)               ; --                                ; 0.19 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.09 mW (0.09 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.17 mW (0.17 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.09 mW (0.09 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult1|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;                     |ded_mult_4091:ded_mult2                                                                                             ; 0.42 mW (0.17 mW)                    ; 0.25 mW (0.14 mW)               ; --                                ; 0.17 mW (0.03 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2                                                                                                                                                                                                                                                                                      ;
;                         |ded_mult_20e1:left_mult                                                                                         ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_20e1:left_mult                                                                                                                                                                                                                                                              ;
;                         |ded_mult_p1e1:right_mult                                                                                        ; 0.17 mW (0.17 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult16x20Add2_ip:sampleInterpolator[1]|altmult_add:ALTMULT_ADD_component|mult_add_8jm2:auto_generated|ded_mult_4091:ded_mult2|ded_mult_p1e1:right_mult                                                                                                                                                                                                                                                             ;
;         |mult32x32Add2_ip:tableInterpolator                                                                                              ; 2.78 mW (0.00 mW)                    ; 1.47 mW (0.00 mW)               ; --                                ; 1.31 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator                                                                                                                                                                                                                                                                                                                                                                                 ;
;             |altmult_add:ALTMULT_ADD_component                                                                                           ; 2.78 mW (0.00 mW)                    ; 1.47 mW (0.00 mW)               ; --                                ; 1.31 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                                                                                               ;
;                 |mult_add_ajm2:auto_generated                                                                                            ; 2.78 mW (1.02 mW)                    ; 1.47 mW (0.55 mW)               ; --                                ; 1.31 mW (0.46 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated                                                                                                                                                                                                                                                                                                                  ;
;                     |ded_mult_5091:ded_mult1                                                                                             ; 0.87 mW (0.44 mW)                    ; 0.45 mW (0.28 mW)               ; --                                ; 0.41 mW (0.16 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1                                                                                                                                                                                                                                                                                          ;
;                         |ded_mult_k1e1:left_mult                                                                                         ; 0.30 mW (0.07 mW)                    ; 0.14 mW (0.07 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_k1e1:left_mult                                                                                                                                                                                                                                                                  ;
;                             |ded_mult_l1e1:left_mult                                                                                     ; 0.10 mW (0.10 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_k1e1:left_mult|ded_mult_l1e1:left_mult                                                                                                                                                                                                                                          ;
;                             |ded_mult_q1e1:right_mult                                                                                    ; 0.14 mW (0.14 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.09 mW (0.09 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_k1e1:left_mult|ded_mult_q1e1:right_mult                                                                                                                                                                                                                                         ;
;                         |ded_mult_o1e1:right_mult                                                                                        ; 0.12 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_o1e1:right_mult                                                                                                                                                                                                                                                                 ;
;                             |ded_mult_r1e1:left_mult                                                                                     ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_o1e1:right_mult|ded_mult_r1e1:left_mult                                                                                                                                                                                                                                         ;
;                             |ded_mult_t1e1:right_mult                                                                                    ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult1|ded_mult_o1e1:right_mult|ded_mult_t1e1:right_mult                                                                                                                                                                                                                                        ;
;                     |ded_mult_5091:ded_mult2                                                                                             ; 0.90 mW (0.44 mW)                    ; 0.46 mW (0.28 mW)               ; --                                ; 0.44 mW (0.16 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2                                                                                                                                                                                                                                                                                          ;
;                         |ded_mult_k1e1:left_mult                                                                                         ; 0.31 mW (0.07 mW)                    ; 0.14 mW (0.07 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_k1e1:left_mult                                                                                                                                                                                                                                                                  ;
;                             |ded_mult_l1e1:left_mult                                                                                     ; 0.10 mW (0.10 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_k1e1:left_mult|ded_mult_l1e1:left_mult                                                                                                                                                                                                                                          ;
;                             |ded_mult_q1e1:right_mult                                                                                    ; 0.15 mW (0.15 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_k1e1:left_mult|ded_mult_q1e1:right_mult                                                                                                                                                                                                                                         ;
;                         |ded_mult_o1e1:right_mult                                                                                        ; 0.14 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_o1e1:right_mult                                                                                                                                                                                                                                                                 ;
;                             |ded_mult_r1e1:left_mult                                                                                     ; 0.06 mW (0.06 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_o1e1:right_mult|ded_mult_r1e1:left_mult                                                                                                                                                                                                                                         ;
;                             |ded_mult_t1e1:right_mult                                                                                    ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|bilinearInterpolator:interpolators[3]|mult32x32Add2_ip:tableInterpolator|altmult_add:ALTMULT_ADD_component|mult_add_ajm2:auto_generated|ded_mult_5091:ded_mult2|ded_mult_o1e1:right_mult|ded_mult_t1e1:right_mult                                                                                                                                                                                                                                        ;
;     |noteParser:noteParsers[0]                                                                                                           ; 0.60 mW (0.15 mW)                    ; 0.56 mW (0.12 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|noteParser:noteParsers[0]                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         |altsyncram:WideOr3_rtl_0                                                                                                        ; 0.45 mW (0.00 mW)                    ; 0.44 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |fpgaSynth|noteParser:noteParsers[0]|altsyncram:WideOr3_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                       ;
;             |altsyncram_2mv:auto_generated                                                                                               ; 0.45 mW (0.45 mW)                    ; 0.44 mW (0.44 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|noteParser:noteParsers[0]|altsyncram:WideOr3_rtl_0|altsyncram_2mv:auto_generated                                                                                                                                                                                                                                                                                                                                                                         ;
;     |noteParser:noteParsers[1]                                                                                                           ; 0.10 mW (0.10 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|noteParser:noteParsers[1]                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     |noteParser:noteParsers[2]                                                                                                           ; 0.12 mW (0.12 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|noteParser:noteParsers[2]                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     |noteParser:noteParsers[3]                                                                                                           ; 0.11 mW (0.11 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|noteParser:noteParsers[3]                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     |phasor:phaseRegs[0]                                                                                                                 ; 0.52 mW (0.52 mW)                    ; 0.26 mW (0.26 mW)               ; --                                ; 0.26 mW (0.26 mW)                 ; |fpgaSynth|phasor:phaseRegs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     |phasor:phaseRegs[1]                                                                                                                 ; 0.59 mW (0.59 mW)                    ; 0.33 mW (0.33 mW)               ; --                                ; 0.27 mW (0.27 mW)                 ; |fpgaSynth|phasor:phaseRegs[1]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     |phasor:phaseRegs[2]                                                                                                                 ; 0.49 mW (0.49 mW)                    ; 0.26 mW (0.26 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |fpgaSynth|phasor:phaseRegs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     |phasor:phaseRegs[3]                                                                                                                 ; 0.49 mW (0.49 mW)                    ; 0.28 mW (0.28 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |fpgaSynth|phasor:phaseRegs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     |tableIdxROM:tableROM                                                                                                                ; 0.81 mW (0.00 mW)                    ; 0.44 mW (0.00 mW)               ; --                                ; 0.37 mW (0.00 mW)                 ; |fpgaSynth|tableIdxROM:tableROM                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         |altsyncram:idxROM_rtl_0                                                                                                         ; 0.81 mW (0.00 mW)                    ; 0.44 mW (0.00 mW)               ; --                                ; 0.37 mW (0.00 mW)                 ; |fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                             ;
;             |altsyncram_k771:auto_generated                                                                                              ; 0.81 mW (0.81 mW)                    ; 0.44 mW (0.44 mW)               ; --                                ; 0.37 mW (0.37 mW)                 ; |fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ;
;         |altsyncram:interpROM_rtl_0                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|tableIdxROM:tableROM|altsyncram:interpROM_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                          ;
;             |altsyncram_8671:auto_generated                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|tableIdxROM:tableROM|altsyncram:interpROM_rtl_0|altsyncram_8671:auto_generated                                                                                                                                                                                                                                                                                                                                                                           ;
;     |finalProject:u0                                                                                                                     ; 80.19 mW (0.00 mW)                   ; 47.93 mW (0.00 mW)              ; --                                ; 32.26 mW (0.00 mW)                ; |fpgaSynth|finalProject:u0                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         |finalProject_hex_digits_pio:hex_digits_pio                                                                                      ; 0.23 mW (0.23 mW)                    ; 0.15 mW (0.15 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                                                                               ;
;         |altera_avalon_i2c:i2c_0                                                                                                         ; 4.40 mW (0.00 mW)                    ; 3.56 mW (0.00 mW)               ; --                                ; 0.84 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_i2c_clk_cnt:u_clk_cnt                                                                                         ; 0.38 mW (0.38 mW)                    ; 0.24 mW (0.24 mW)               ; --                                ; 0.13 mW (0.13 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt                                                                                                                                                                                                                                                                                                                                                                              ;
;             |altera_avalon_i2c_condt_det:u_condt_det                                                                                     ; 0.06 mW (0.06 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det                                                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_i2c_condt_gen:u_condt_gen                                                                                     ; 0.17 mW (0.17 mW)                    ; 0.14 mW (0.14 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen                                                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_i2c_csr:u_csr                                                                                                 ; 0.65 mW (0.65 mW)                    ; 0.43 mW (0.43 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr                                                                                                                                                                                                                                                                                                                                                                                      ;
;             |altera_avalon_i2c_mstfsm:u_mstfsm                                                                                           ; 0.21 mW (0.21 mW)                    ; 0.15 mW (0.15 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm                                                                                                                                                                                                                                                                                                                                                                                ;
;             |altera_avalon_i2c_fifo:u_rxfifo                                                                                             ; 1.01 mW (0.20 mW)                    ; 0.95 mW (0.15 mW)               ; --                                ; 0.06 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo                                                                                                                                                                                                                                                                                                                                                                                  ;
;                 |altsyncram:the_dp_ram                                                                                                   ; 0.82 mW (0.00 mW)                    ; 0.80 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                                                                                            ;
;                     |altsyncram_r3b1:auto_generated                                                                                      ; 0.82 mW (0.82 mW)                    ; 0.80 mW (0.80 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_r3b1:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;             |altera_avalon_i2c_rxshifter:u_rxshifter                                                                                     ; 0.25 mW (0.25 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter                                                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_i2c_spksupp:u_spksupp                                                                                         ; 0.24 mW (0.24 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp                                                                                                                                                                                                                                                                                                                                                                              ;
;             |altera_avalon_i2c_fifo:u_txfifo                                                                                             ; 0.91 mW (0.22 mW)                    ; 0.85 mW (0.18 mW)               ; --                                ; 0.06 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo                                                                                                                                                                                                                                                                                                                                                                                  ;
;                 |altsyncram:the_dp_ram                                                                                                   ; 0.69 mW (0.00 mW)                    ; 0.67 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                                                                                            ;
;                     |altsyncram_d6b1:auto_generated                                                                                      ; 0.69 mW (0.69 mW)                    ; 0.67 mW (0.67 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_d6b1:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;             |altera_avalon_i2c_txout:u_txout                                                                                             ; 0.28 mW (0.28 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.12 mW (0.12 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout                                                                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_i2c_txshifter:u_txshifter                                                                                     ; 0.24 mW (0.24 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter                                                                                                                                                                                                                                                                                                                                                                          ;
;         |finalProject_jtag_uart:jtag_uart                                                                                                ; 0.99 mW (0.13 mW)                    ; 0.82 mW (0.10 mW)               ; --                                ; 0.17 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                         ;
;             |alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic                                                                  ; 0.50 mW (0.50 mW)                    ; 0.47 mW (0.47 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                              ;
;                 |sld_jtag_endpoint_adapter:inst                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst                                                                                                                                                                                                                                                                                                               ;
;             |finalProject_jtag_uart_scfifo_r:the_finalProject_jtag_uart_scfifo_r                                                         ; 0.19 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.06 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_r:the_finalProject_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                     ;
;                 |scfifo:rfifo                                                                                                            ; 0.19 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.06 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_r:the_finalProject_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                        ;
;                     |scfifo_9621:auto_generated                                                                                          ; 0.19 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.06 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_r:the_finalProject_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                             ;
;                         |a_dpfifo_bb01:dpfifo                                                                                            ; 0.19 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.06 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_r:the_finalProject_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                        ;
;                             |a_fefifo_7cf:fifo_state                                                                                     ; 0.07 mW (0.02 mW)                    ; 0.04 mW (0.02 mW)               ; --                                ; 0.03 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_r:the_finalProject_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                ;
;                                 |cntr_337:count_usedw                                                                                    ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_r:the_finalProject_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                           ;
;                             |altsyncram_dtn1:FIFOram                                                                                     ; 0.06 mW (0.06 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_r:the_finalProject_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                ;
;                             |cntr_n2b:rd_ptr_count                                                                                       ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_r:the_finalProject_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                  ;
;                             |cntr_n2b:wr_ptr                                                                                             ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_r:the_finalProject_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                        ;
;             |finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w                                                         ; 0.16 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.04 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                     ;
;                 |scfifo:wfifo                                                                                                            ; 0.16 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.04 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                        ;
;                     |scfifo_9621:auto_generated                                                                                          ; 0.16 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.04 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                             ;
;                         |a_dpfifo_bb01:dpfifo                                                                                            ; 0.16 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.04 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                        ;
;                             |a_fefifo_7cf:fifo_state                                                                                     ; 0.07 mW (0.03 mW)                    ; 0.06 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                ;
;                                 |cntr_337:count_usedw                                                                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                           ;
;                             |altsyncram_dtn1:FIFOram                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                ;
;                             |cntr_n2b:rd_ptr_count                                                                                       ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                  ;
;                             |cntr_n2b:wr_ptr                                                                                             ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_jtag_uart:jtag_uart|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                        ;
;         |finalProject_key:key                                                                                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_key:key                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         |finalProject_keycode:keycode                                                                                                    ; 0.07 mW (0.07 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         |finalProject_keycode:keycode1                                                                                                   ; 0.08 mW (0.08 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_keycode:keycode1                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         |finalProject_keycode:keycode2                                                                                                   ; 0.07 mW (0.07 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_keycode:keycode2                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         |finalProject_keycode:keycode3                                                                                                   ; 0.07 mW (0.07 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_keycode:keycode3                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         |finalProject_leds_pio:leds_pio                                                                                                  ; 0.07 mW (0.07 mW)                    ; 0.06 mW (0.06 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         |finalProject_mm_interconnect_0:mm_interconnect_0                                                                                ; 18.04 mW (0.00 mW)                   ; 14.32 mW (0.00 mW)              ; --                                ; 3.72 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                         ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                                      ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                                                                                                                                                                                                                                                                              ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_020                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_020                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_021                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_021                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_022                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_022                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_023                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_023                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_024                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_024                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_025                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_025                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_026                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_026                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_027                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_027                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_028                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_028                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_029                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_029                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_030                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_030                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_031                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_031                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_032                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_032                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_033                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_033                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_034                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_034                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_035                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_035                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_036                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_036                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_037                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_037                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_038                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_038                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_039                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_039                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_040                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_040                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_041                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_041                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_042                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_042                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_043                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_043                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_044                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_044                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_045                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_045                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_046                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_046                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_047                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_047                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_048                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_048                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_049                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_049                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_050                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_050                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_051                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_051                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_052                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_052                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_053                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_053                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_054                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_054                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_055                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_055                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_mm_interconnect_0_cmd_demux:cmd_demux                                                                          ; 0.31 mW (0.31 mW)                    ; 0.06 mW (0.06 mW)               ; --                                ; 0.25 mW (0.25 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                      ;
;             |finalProject_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                              ;
;             |finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                      ; 0.06 mW (0.05 mW)                    ; 0.04 mW (0.03 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                  ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                     ;
;             |finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                      ; 0.10 mW (0.09 mW)                    ; 0.08 mW (0.06 mW)               ; --                                ; 0.03 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                                  ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                     ;
;             |finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                      ; 0.06 mW (0.04 mW)                    ; 0.04 mW (0.03 mW)               ; --                                ; 0.02 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                                                  ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                     ;
;             |finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                      ; 0.11 mW (0.10 mW)                    ; 0.06 mW (0.05 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                                                  ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                     ;
;             |finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                      ; 0.18 mW (0.16 mW)                    ; 0.09 mW (0.07 mW)               ; --                                ; 0.09 mW (0.09 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                                                                                                                  ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                     ;
;             |altera_avalon_st_handshake_clock_crosser:crosser                                                                            ; 1.03 mW (0.00 mW)                    ; 0.86 mW (0.00 mW)               ; --                                ; 0.16 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                        ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 1.03 mW (1.00 mW)                    ; 0.86 mW (0.84 mW)               ; --                                ; 0.16 mW (0.16 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                               ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                          ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                          ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_001                                                                        ; 0.68 mW (0.00 mW)                    ; 0.52 mW (0.00 mW)               ; --                                ; 0.15 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                    ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.68 mW (0.65 mW)                    ; 0.52 mW (0.50 mW)               ; --                                ; 0.15 mW (0.15 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                      ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                      ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_002                                                                        ; 0.59 mW (0.00 mW)                    ; 0.52 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                    ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.59 mW (0.56 mW)                    ; 0.52 mW (0.50 mW)               ; --                                ; 0.08 mW (0.07 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                      ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                      ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_003                                                                        ; 0.54 mW (0.00 mW)                    ; 0.48 mW (0.00 mW)               ; --                                ; 0.07 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                    ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.54 mW (0.51 mW)                    ; 0.48 mW (0.45 mW)               ; --                                ; 0.07 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                      ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                      ;
;             |altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                                                                                                                                                                       ;
;             |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                      ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                 ; 0.14 mW (0.14 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_agent:i2c_0_csr_agent                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent                                                                                                                                                                                                                                                                                                                                               ;
;             |altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo                                                                              ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_merlin_slave_translator:i2c_0_csr_translator                                                                         ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                                             ;
;             |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                            ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                       ; 0.17 mW (0.17 mW)                    ; 0.14 mW (0.14 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_slave_agent:key_s1_agent                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                 ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:key_s1_translator                                                                            ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_agent:keycode1_s1_agent                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent                                                                                                                                                                                                                                                                                                                                             ;
;             |altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo                                                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_translator:keycode1_s1_translator                                                                       ; 0.13 mW (0.13 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator                                                                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_slave_agent:keycode2_s1_agent                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent                                                                                                                                                                                                                                                                                                                                             ;
;             |altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo                                                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_translator:keycode2_s1_translator                                                                       ; 0.08 mW (0.08 mW)                    ; 0.06 mW (0.06 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator                                                                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_slave_agent:keycode3_s1_agent                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent                                                                                                                                                                                                                                                                                                                                             ;
;             |altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo                                                                            ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_translator:keycode3_s1_translator                                                                       ; 0.09 mW (0.09 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator                                                                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_slave_agent:keycode_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                                              ;
;             |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                             ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_merlin_slave_translator:keycode_s1_translator                                                                        ; 0.13 mW (0.13 mW)                    ; 0.09 mW (0.09 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_agent:leds_pio_s1_agent                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                                                             ;
;             |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                            ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_translator:leds_pio_s1_translator                                                                       ; 0.11 mW (0.11 mW)                    ; 0.09 mW (0.09 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                   ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                         ; 0.13 mW (0.13 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                            ;
;             |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                           ; 0.06 mW (0.06 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ;
;             |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                      ; 0.24 mW (0.24 mW)                    ; 0.22 mW (0.22 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                  ;
;             |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                  ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                              ;
;             |altera_merlin_slave_agent:noteidx0_s1_agent                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx0_s1_agent                                                                                                                                                                                                                                                                                                                                             ;
;             |altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo                                                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_translator:noteidx0_s1_translator                                                                       ; 0.08 mW (0.08 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator                                                                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_slave_agent:noteidx1_s1_agent                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx1_s1_agent                                                                                                                                                                                                                                                                                                                                             ;
;             |altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo                                                                            ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_translator:noteidx1_s1_translator                                                                       ; 0.07 mW (0.07 mW)                    ; 0.06 mW (0.06 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator                                                                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_slave_agent:noteidx2_s1_agent                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx2_s1_agent                                                                                                                                                                                                                                                                                                                                             ;
;             |altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo                                                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_translator:noteidx2_s1_translator                                                                       ; 0.07 mW (0.07 mW)                    ; 0.06 mW (0.06 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator                                                                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_slave_agent:noteidx3_s1_agent                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx3_s1_agent                                                                                                                                                                                                                                                                                                                                             ;
;             |altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo                                                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_translator:noteidx3_s1_translator                                                                       ; 0.09 mW (0.09 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator                                                                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_slave_agent:oct_s1_agent                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oct_s1_agent                                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo                                                                                 ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:oct_s1_translator                                                                            ; 0.08 mW (0.08 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator                                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                    ; 0.06 mW (0.06 mW)                    ; 0.06 mW (0.06 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                               ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                           ;
;             |altera_merlin_slave_agent:phase_incr0_s1_agent                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr0_s1_agent                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo                                                                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_translator:phase_incr0_s1_translator                                                                    ; 0.22 mW (0.22 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr0_s1_translator                                                                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_agent:phase_incr1_s1_agent                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr1_s1_agent                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo                                                                         ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_translator:phase_incr1_s1_translator                                                                    ; 0.23 mW (0.23 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr1_s1_translator                                                                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_agent:phase_incr2_s1_agent                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr2_s1_agent                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo                                                                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_translator:phase_incr2_s1_translator                                                                    ; 0.22 mW (0.22 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr2_s1_translator                                                                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_agent:phase_incr3_s1_agent                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr3_s1_agent                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo                                                                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_translator:phase_incr3_s1_translator                                                                    ; 0.23 mW (0.23 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr3_s1_translator                                                                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_agent:phase_incr4_s1_agent                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr4_s1_agent                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo                                                                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_translator:phase_incr4_s1_translator                                                                    ; 0.21 mW (0.21 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr4_s1_translator                                                                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_agent:phase_incr5_s1_agent                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr5_s1_agent                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo                                                                         ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_translator:phase_incr5_s1_translator                                                                    ; 0.22 mW (0.22 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr5_s1_translator                                                                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_agent:phase_incr6_s1_agent                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr6_s1_agent                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo                                                                         ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_translator:phase_incr6_s1_translator                                                                    ; 0.22 mW (0.22 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr6_s1_translator                                                                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_agent:phase_incr7_s1_agent                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr7_s1_agent                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo                                                                         ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_translator:phase_incr7_s1_translator                                                                    ; 0.23 mW (0.23 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr7_s1_translator                                                                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_agent:phase_incr8_s1_agent                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr8_s1_agent                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo                                                                         ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_translator:phase_incr8_s1_translator                                                                    ; 0.23 mW (0.23 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr8_s1_translator                                                                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_agent:phase_incr9_s1_agent                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr9_s1_agent                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo                                                                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_translator:phase_incr9_s1_translator                                                                    ; 0.22 mW (0.22 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr9_s1_translator                                                                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_agent:phase_incr10_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr10_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo                                                                        ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr10_s1_translator                                                                   ; 0.23 mW (0.23 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr10_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr11_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr11_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo                                                                        ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr11_s1_translator                                                                   ; 0.25 mW (0.25 mW)                    ; 0.22 mW (0.22 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr11_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr12_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr12_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo                                                                        ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr12_s1_translator                                                                   ; 0.24 mW (0.24 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr12_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr13_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr13_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo                                                                        ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr13_s1_translator                                                                   ; 0.23 mW (0.23 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr13_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr14_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr14_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo                                                                        ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr14_s1_translator                                                                   ; 0.22 mW (0.22 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr14_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr15_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr15_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo                                                                        ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr15_s1_translator                                                                   ; 0.22 mW (0.22 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr15_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr16_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr16_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo                                                                        ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr16_s1_translator                                                                   ; 0.22 mW (0.22 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr16_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr17_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr17_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo                                                                        ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr17_s1_translator                                                                   ; 0.25 mW (0.25 mW)                    ; 0.21 mW (0.21 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr17_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr18_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr18_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo                                                                        ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr18_s1_translator                                                                   ; 0.24 mW (0.24 mW)                    ; 0.21 mW (0.21 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr18_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr19_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr19_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo                                                                        ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr19_s1_translator                                                                   ; 0.22 mW (0.22 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr19_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr20_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr20_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo                                                                        ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr20_s1_translator                                                                   ; 0.22 mW (0.22 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr20_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr21_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr21_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo                                                                        ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr21_s1_translator                                                                   ; 0.23 mW (0.23 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr21_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr22_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr22_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo                                                                        ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr22_s1_translator                                                                   ; 0.22 mW (0.22 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr22_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr23_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr23_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo                                                                        ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr23_s1_translator                                                                   ; 0.24 mW (0.24 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr23_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr24_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr24_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo                                                                        ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr24_s1_translator                                                                   ; 0.22 mW (0.22 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr24_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr25_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr25_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo                                                                        ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr25_s1_translator                                                                   ; 0.23 mW (0.23 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr25_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr26_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr26_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo                                                                        ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr26_s1_translator                                                                   ; 0.24 mW (0.24 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr26_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr27_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr27_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo                                                                        ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr27_s1_translator                                                                   ; 0.24 mW (0.24 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr27_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr28_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr28_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo                                                                        ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr28_s1_translator                                                                   ; 0.24 mW (0.24 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr28_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr29_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr29_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo                                                                        ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr29_s1_translator                                                                   ; 0.24 mW (0.24 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr29_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:phase_incr30_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr30_s1_agent                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo                                                                        ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:phase_incr30_s1_translator                                                                   ; 0.28 mW (0.28 mW)                    ; 0.23 mW (0.23 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr30_s1_translator                                                                                                                                                                                                                                                                                                                               ;
;             |finalProject_mm_interconnect_0_router:router                                                                                ; 0.08 mW (0.08 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                            ;
;             |finalProject_mm_interconnect_0_router_001:router_001                                                                        ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_002                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_003:router_003                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_004                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_003:router_005                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_003:router_005                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_003:router_006                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_003:router_006                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_003:router_007                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_003:router_007                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_008:router_008                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_008:router_008                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_009                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_009                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_010                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_011                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_012                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_012                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_013                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_013                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_014                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_014                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_015                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_015                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_016                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_016                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_017                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_017                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_018                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_018                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_019                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_019                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_020                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_020                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_021                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_021                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_022                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_022                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_023                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_023                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_024                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_024                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_025                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_025                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_026                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_026                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_027                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_027                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_028                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_028                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_029                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_029                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_030                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_030                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_031                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_031                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_032                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_032                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_033                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_033                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_034                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_034                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_035                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_035                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_036                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_036                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_037                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_037                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_038                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_038                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_039                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_039                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_040                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_040                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_041                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_041                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_042                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_042                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_043                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_043                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_044                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_044                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_045                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_045                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_046                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_046                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_047                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_047                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_048                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_048                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_049                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_049                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_050                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_050                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_051                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_051                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_052                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_052                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_053                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_053                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_054                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_054                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_055                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_055                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_056                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_056                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_router_002:router_057                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_057                                                                                                                                                                                                                                                                                                                                    ;
;             |finalProject_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                  ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                              ;
;             |finalProject_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                              ;
;             |finalProject_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                  ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                                              ;
;             |finalProject_mm_interconnect_0_rsp_mux:rsp_mux                                                                              ; 1.48 mW (1.48 mW)                    ; 0.92 mW (0.92 mW)               ; --                                ; 0.56 mW (0.56 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                          ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                             ;
;             |finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                      ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                  ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                    ; 0.06 mW (0.06 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                               ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                                           ;
;             |altera_merlin_slave_agent:sdram_s1_agent                                                                                    ; 0.04 mW (0.01 mW)                    ; 0.03 mW (0.01 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                                ;
;                 |altera_merlin_burst_uncompressor:uncompressor                                                                           ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                             ; 0.98 mW (0.98 mW)                    ; 0.89 mW (0.89 mW)               ; --                                ; 0.09 mW (0.09 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                         ;
;                 |altsyncram:mem_rtl_0                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                    ;
;                     |altsyncram_a4g1:auto_generated                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a4g1:auto_generated                                                                                                                                                                                                                                                                                     ;
;             |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                               ; 0.59 mW (0.59 mW)                    ; 0.47 mW (0.47 mW)               ; --                                ; 0.11 mW (0.11 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                           ;
;             |altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                      ;
;             |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                      ; 0.45 mW (0.45 mW)                    ; 0.32 mW (0.32 mW)               ; --                                ; 0.13 mW (0.13 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                      ; 0.20 mW (0.20 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                 ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                            ; 0.11 mW (0.11 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                              ;
;             |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                             ; 0.06 mW (0.06 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ;
;             |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                        ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_agent:timer_s1_agent                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                                                                ;
;             |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                               ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                           ;
;             |altera_merlin_slave_translator:timer_s1_translator                                                                          ; 0.14 mW (0.14 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                                      ;
;             |altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                                                              ;
;             |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                             ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_merlin_slave_translator:usb_gpx_s1_translator                                                                        ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_agent:usb_irq_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                                                              ;
;             |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                             ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_merlin_slave_translator:usb_irq_s1_translator                                                                        ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_agent:usb_rst_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                                                              ;
;             |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                             ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_merlin_slave_translator:usb_rst_s1_translator                                                                        ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_agent:voiceidx_s1_agent                                                                                 ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:voiceidx_s1_agent                                                                                                                                                                                                                                                                                                                                             ;
;             |altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo                                                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_translator:voiceidx_s1_translator                                                                       ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator                                                                                                                                                                                                                                                                                                                                   ;
;         |finalProject_nios2_gen2_0:nios2_gen2_0                                                                                          ; 10.85 mW (0.00 mW)                   ; 6.52 mW (0.00 mW)               ; --                                ; 4.34 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                   ;
;             |finalProject_nios2_gen2_0_cpu:cpu                                                                                           ; 10.85 mW (6.18 mW)                   ; 6.52 mW (2.58 mW)               ; --                                ; 4.34 mW (3.60 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                 ;
;                 |lpm_add_sub:Add2                                                                                                        ; 0.16 mW (0.00 mW)                    ; 0.08 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|lpm_add_sub:Add2                                                                                                                                                                                                                                                                                                                                                ;
;                     |add_sub_gai:auto_generated                                                                                          ; 0.16 mW (0.16 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|lpm_add_sub:Add2|add_sub_gai:auto_generated                                                                                                                                                                                                                                                                                                                     ;
;                 |finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a                      ; 0.91 mW (0.00 mW)                    ; 0.89 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                              ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.91 mW (0.00 mW)                    ; 0.89 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                    ;
;                         |altsyncram_s0c1:auto_generated                                                                                  ; 0.91 mW (0.91 mW)                    ; 0.89 mW (0.89 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                     ;
;                 |finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b                      ; 0.93 mW (0.00 mW)                    ; 0.89 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                              ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.93 mW (0.00 mW)                    ; 0.89 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                    ;
;                         |altsyncram_s0c1:auto_generated                                                                                  ; 0.93 mW (0.93 mW)                    ; 0.89 mW (0.89 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                     ;
;                 |finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci                                     ; 2.66 mW (0.50 mW)                    ; 2.08 mW (0.40 mW)               ; --                                ; 0.58 mW (0.11 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                             ;
;                     |finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper             ; 0.52 mW (0.00 mW)                    ; 0.37 mW (0.00 mW)               ; --                                ; 0.15 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                     ;
;                         |sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy                                                                                                ;
;                             |sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst                                               ;
;                                 |sld_jtag_endpoint_adapter:jtag_signal_adapter                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter ;
;                         |finalProject_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalProject_nios2_gen2_0_cpu_debug_slave_sysclk           ; 0.39 mW (0.37 mW)                    ; 0.27 mW (0.26 mW)               ; --                                ; 0.12 mW (0.12 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|finalProject_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalProject_nios2_gen2_0_cpu_debug_slave_sysclk                                                               ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer3                                                        ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|finalProject_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalProject_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3          ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer4                                                        ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|finalProject_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalProject_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4          ;
;                         |finalProject_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_nios2_gen2_0_cpu_debug_slave_tck                 ; 0.13 mW (0.12 mW)                    ; 0.10 mW (0.09 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|finalProject_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_nios2_gen2_0_cpu_debug_slave_tck                                                                     ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer1                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|finalProject_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer2                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|finalProject_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                ;
;                     |finalProject_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalProject_nios2_gen2_0_cpu_nios2_avalon_reg                   ; 0.06 mW (0.06 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalProject_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                           ;
;                     |finalProject_nios2_gen2_0_cpu_nios2_oci_break:the_finalProject_nios2_gen2_0_cpu_nios2_oci_break                     ; 0.11 mW (0.11 mW)                    ; 0.09 mW (0.09 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_break:the_finalProject_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                             ;
;                     |finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug                     ; 0.05 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                             ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer                                                             ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                         ;
;                     |finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                                                                           ;
;                     |finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                                                                               ;
;                     |finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem                           ; 1.41 mW (0.51 mW)                    ; 1.15 mW (0.29 mW)               ; --                                ; 0.27 mW (0.22 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                   ;
;                         |finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram                  ; 0.90 mW (0.00 mW)                    ; 0.86 mW (0.00 mW)               ; --                                ; 0.04 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram                                                                                    ;
;                             |altsyncram:the_altsyncram                                                                                   ; 0.90 mW (0.00 mW)                    ; 0.86 mW (0.00 mW)               ; --                                ; 0.04 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                          ;
;                                 |altsyncram_0n61:auto_generated                                                                          ; 0.90 mW (0.90 mW)                    ; 0.86 mW (0.86 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                           ;
;         |finalProject_noteIdx0:noteidx0                                                                                                  ; 0.06 mW (0.06 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         |finalProject_noteIdx0:noteidx1                                                                                                  ; 0.06 mW (0.06 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         |finalProject_noteIdx0:noteidx2                                                                                                  ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         |finalProject_noteIdx0:noteidx3                                                                                                  ; 0.05 mW (0.05 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         |finalProject_keycode:oct                                                                                                        ; 0.07 mW (0.07 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_keycode:oct                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         |finalProject_onchip_memory2_0:onchip_memory2_0                                                                                  ; 0.94 mW (0.00 mW)                    ; 0.91 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                           ;
;             |altsyncram:the_altsyncram                                                                                                   ; 0.94 mW (0.00 mW)                    ; 0.91 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                 ;
;                 |altsyncram_8lg1:auto_generated                                                                                          ; 0.94 mW (0.94 mW)                    ; 0.91 mW (0.91 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_8lg1:auto_generated                                                                                                                                                                                                                                                                                                                                  ;
;         |finalProject_phase_incr0:phase_incr0                                                                                            ; 0.15 mW (0.15 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr0                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         |finalProject_phase_incr0:phase_incr1                                                                                            ; 0.15 mW (0.15 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr1                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         |finalProject_phase_incr0:phase_incr2                                                                                            ; 0.16 mW (0.16 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr2                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         |finalProject_phase_incr0:phase_incr3                                                                                            ; 0.16 mW (0.16 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr3                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         |finalProject_phase_incr0:phase_incr4                                                                                            ; 0.20 mW (0.20 mW)                    ; 0.14 mW (0.14 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr4                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         |finalProject_phase_incr0:phase_incr5                                                                                            ; 0.18 mW (0.18 mW)                    ; 0.14 mW (0.14 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr5                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         |finalProject_phase_incr0:phase_incr6                                                                                            ; 0.19 mW (0.19 mW)                    ; 0.14 mW (0.14 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr6                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         |finalProject_phase_incr0:phase_incr7                                                                                            ; 0.20 mW (0.20 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr7                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         |finalProject_phase_incr0:phase_incr8                                                                                            ; 0.16 mW (0.16 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr8                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         |finalProject_phase_incr0:phase_incr9                                                                                            ; 0.18 mW (0.18 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr9                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         |finalProject_phase_incr0:phase_incr10                                                                                           ; 0.20 mW (0.20 mW)                    ; 0.14 mW (0.14 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr10                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr11                                                                                           ; 0.21 mW (0.21 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr11                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr12                                                                                           ; 0.23 mW (0.23 mW)                    ; 0.15 mW (0.15 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr12                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr13                                                                                           ; 0.20 mW (0.20 mW)                    ; 0.14 mW (0.14 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr13                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr14                                                                                           ; 0.17 mW (0.17 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr14                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr15                                                                                           ; 0.19 mW (0.19 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr15                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr16                                                                                           ; 0.17 mW (0.17 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr16                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr17                                                                                           ; 0.18 mW (0.18 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr17                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr18                                                                                           ; 0.17 mW (0.17 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr18                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr19                                                                                           ; 0.21 mW (0.21 mW)                    ; 0.15 mW (0.15 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr19                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr20                                                                                           ; 0.16 mW (0.16 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr20                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr21                                                                                           ; 0.19 mW (0.19 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr21                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr22                                                                                           ; 0.15 mW (0.15 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr22                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr23                                                                                           ; 0.18 mW (0.18 mW)                    ; 0.14 mW (0.14 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr23                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr24                                                                                           ; 0.19 mW (0.19 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr24                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr25                                                                                           ; 0.17 mW (0.17 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr25                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr26                                                                                           ; 0.19 mW (0.19 mW)                    ; 0.15 mW (0.15 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr26                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr27                                                                                           ; 0.24 mW (0.24 mW)                    ; 0.17 mW (0.17 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr27                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr28                                                                                           ; 0.18 mW (0.18 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr28                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr29                                                                                           ; 0.17 mW (0.17 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr29                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_phase_incr0:phase_incr30                                                                                           ; 0.18 mW (0.18 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_phase_incr0:phase_incr30                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |altera_reset_controller:rst_controller                                                                                          ; 7.19 mW (0.02 mW)                    ; 0.46 mW (0.02 mW)               ; --                                ; 6.73 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                   ;
;             |altsyncram:WideOr0_rtl_0                                                                                                    ; 7.16 mW (0.00 mW)                    ; 0.43 mW (0.00 mW)               ; --                                ; 6.73 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0                                                                                                                                                                                                                                                                                                                                                                          ;
;                 |altsyncram_iiv:auto_generated                                                                                           ; 7.16 mW (7.16 mW)                    ; 0.43 mW (0.43 mW)               ; --                                ; 6.73 mW (6.73 mW)                 ; |fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_iiv:auto_generated                                                                                                                                                                                                                                                                                                                                            ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                                  ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                        ;
;         |altera_reset_controller:rst_controller_001                                                                                      ; 5.22 mW (0.00 mW)                    ; 0.02 mW (0.00 mW)               ; --                                ; 5.19 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                               ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                                  ; 5.22 mW (5.22 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 5.19 mW (5.19 mW)                 ; |fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                    ;
;         |finalProject_sdram:sdram                                                                                                        ; 6.13 mW (4.48 mW)                    ; 4.96 mW (3.46 mW)               ; --                                ; 1.17 mW (1.02 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;             |altshift_taps:rd_valid_rtl_0                                                                                                ; 1.30 mW (0.00 mW)                    ; 1.29 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_sdram:sdram|altshift_taps:rd_valid_rtl_0                                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |shift_taps_ftl:auto_generated                                                                                           ; 1.30 mW (0.02 mW)                    ; 1.29 mW (0.02 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_sdram:sdram|altshift_taps:rd_valid_rtl_0|shift_taps_ftl:auto_generated                                                                                                                                                                                                                                                                                                                                                      ;
;                     |altsyncram_69a1:altsyncram2                                                                                         ; 1.21 mW (1.21 mW)                    ; 1.21 mW (1.21 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_sdram:sdram|altshift_taps:rd_valid_rtl_0|shift_taps_ftl:auto_generated|altsyncram_69a1:altsyncram2                                                                                                                                                                                                                                                                                                                          ;
;                     |cntr_q3f:cntr1                                                                                                      ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_sdram:sdram|altshift_taps:rd_valid_rtl_0|shift_taps_ftl:auto_generated|cntr_q3f:cntr1                                                                                                                                                                                                                                                                                                                                       ;
;                     |cntr_hjg:cntr3                                                                                                      ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_sdram:sdram|altshift_taps:rd_valid_rtl_0|shift_taps_ftl:auto_generated|cntr_hjg:cntr3                                                                                                                                                                                                                                                                                                                                       ;
;             |finalProject_sdram_input_efifo_module:the_finalProject_sdram_input_efifo_module                                             ; 0.35 mW (0.35 mW)                    ; 0.21 mW (0.21 mW)               ; --                                ; 0.14 mW (0.14 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_sdram:sdram|finalProject_sdram_input_efifo_module:the_finalProject_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                 ;
;         |finalProject_sdram_pll:sdram_pll                                                                                                ; 17.79 mW (1.45 mW)                   ; 10.25 mW (0.02 mW)              ; --                                ; 7.54 mW (1.43 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                                         ;
;             |finalProject_sdram_pll_altpll_vg92:sd1                                                                                      ; 16.30 mW (16.30 mW)                  ; 10.19 mW (10.19 mW)             ; --                                ; 6.11 mW (6.11 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_sdram_pll:sdram_pll|finalProject_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                                                                  ;
;             |finalProject_sdram_pll_stdsync_sv6:stdsync2                                                                                 ; 0.04 mW (0.00 mW)                    ; 0.04 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_sdram_pll:sdram_pll|finalProject_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                             ;
;                 |finalProject_sdram_pll_dffpipe_l2c:dffpipe3                                                                             ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_sdram_pll:sdram_pll|finalProject_sdram_pll_stdsync_sv6:stdsync2|finalProject_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                 ;
;         |finalProject_spi_0:spi_0                                                                                                        ; 0.81 mW (0.81 mW)                    ; 0.61 mW (0.61 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         |finalProject_timer:timer                                                                                                        ; 1.25 mW (1.25 mW)                    ; 0.90 mW (0.90 mW)               ; --                                ; 0.35 mW (0.35 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_timer:timer                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         |finalProject_usb_gpx:usb_irq                                                                                                    ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         |finalProject_usb_rst:usb_rst                                                                                                    ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |fpgaSynth|finalProject:u0|finalProject_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     |cntr_modulus:voiceCntr                                                                                                              ; 0.06 mW (0.06 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |fpgaSynth|cntr_modulus:voiceCntr                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Core Dynamic Thermal Power Dissipation by Clock Domain                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+-----------------------+--------------------------+
; Clock Domain                                                                                             ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
+----------------------------------------------------------------------------------------------------------+-----------------------+--------------------------+
; finalProject:u0|finalProject_sdram_pll:sdram_pll|finalProject_sdram_pll_altpll_vg92:sd1|wire_pll7_clk[0] ; 50.00                 ; 30.46                    ;
; finalProject:u0|finalProject_sdram_pll:sdram_pll|finalProject_sdram_pll_altpll_vg92:sd1|wire_pll7_clk[1] ; 50.00                 ; 1.26                     ;
; MAX10_CLK1_50                                                                                            ; 50.00                 ; 56.87                    ;
; altera_reserved_tck                                                                                      ; 10.00                 ; 0.75                     ;
; MAX10_CLK2_50                                                                                            ; 50.00                 ; 124.92                   ;
; DRAM_CLK                                                                                                 ; 50.00                 ; 0.00                     ;
; No clock domain                                                                                          ; 0.00                  ; 5.35                     ;
+----------------------------------------------------------------------------------------------------------+-----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCC            ; 187.36 mA               ; 174.78 mA                 ; 12.58 mA                 ; 187.36 mA                        ;
; VCCIO          ; 7.33 mA                 ; 3.53 mA                   ; 3.80 mA                  ; 7.33 mA                          ;
; VCCA           ; 29.88 mA                ; 1.83 mA                   ; 28.05 mA                 ; 29.88 mA                         ;
; VCCD_PLL       ; 14.48 mA                ; 4.67 mA                   ; 9.80 mA                  ; 14.48 mA                         ;
; VCCINT         ; 0.22 mA                 ; 0.00 mA                   ; 0.22 mA                  ; 0.22 mA                          ;
; VCCA_ADC       ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; 1A       ; 2.5V          ; 0.38 mA             ; 0.00 mA               ; 0.38 mA              ;
; 1B       ; 2.5V          ; 0.44 mA             ; 0.05 mA               ; 0.38 mA              ;
; 2        ; 2.5V          ; 0.38 mA             ; 0.00 mA               ; 0.38 mA              ;
; 3        ; 2.5V          ; 0.51 mA             ; 0.10 mA               ; 0.41 mA              ;
; 4        ; 2.5V          ; 0.73 mA             ; 0.31 mA               ; 0.42 mA              ;
; 5        ; 2.5V          ; 1.56 mA             ; 1.09 mA               ; 0.46 mA              ;
; 6        ; 2.5V          ; 1.67 mA             ; 1.17 mA               ; 0.50 mA              ;
; 7        ; 2.5V          ; 1.29 mA             ; 0.81 mA               ; 0.48 mA              ;
; 8        ; 2.5V          ; 0.38 mA             ; 0.00 mA               ; 0.38 mA              ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 2.5V          ; 7.33 mA                 ; 3.53 mA                   ; 3.80 mA                  ; 7.33 mA                          ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                             ;
+----------------------------------------------------------------------------------------+---------------+-------------+---------------+----------------+
; Data Source                                                                            ; Total         ; Pin         ; Registered    ; Combinational  ;
+----------------------------------------------------------------------------------------+---------------+-------------+---------------+----------------+
; Simulation (from file)                                                                 ;               ;             ;               ;                ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)      ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)       ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)      ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)       ;
;                                                                                        ;               ;             ;               ;                ;
; Node, entity or clock assignment                                                       ;               ;             ;               ;                ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 14 (0.0%)     ; 4 (2.4%)    ; 0 (0.0%)      ; 10 (0.0%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 14 (0.0%)     ; 4 (2.4%)    ; 0 (0.0%)      ; 10 (0.0%)      ;
;                                                                                        ;               ;             ;               ;                ;
; Vectorless estimation                                                                  ;               ;             ;               ;                ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 29679 (99.8%) ; 115 (68.0%) ; 9394 (100.0%) ; 20170 (100.0%) ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 706 (2.4%)    ; 29 (17.2%)  ; 63 (0.7%)     ; 614 (3.0%)     ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 29679 (99.8%) ; 115 (68.0%) ; 9394 (100.0%) ; 20170 (100.0%) ;
;                                                                                        ;               ;             ;               ;                ;
; Default assignment                                                                     ;               ;             ;               ;                ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 39 (0.1%)     ; 39 (23.1%)  ; 0 (0.0%)      ; 0 (0.0%)       ;
;     -- Number of signals with Static Probability from Default assignment               ; 50 (0.2%)     ; 50 (29.6%)  ; 0 (0.0%)      ; 0 (0.0%)       ;
;                                                                                        ;               ;             ;               ;                ;
; Assumed 0                                                                              ;               ;             ;               ;                ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 11 (0.0%)     ; 11 (6.5%)   ; 0 (0.0%)      ; 0 (0.0%)       ;
+----------------------------------------------------------------------------------------+---------------+-------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-------------------------+
; Power Analyzer Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Power Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition
    Info: Processing started: Fri Jul 30 14:14:18 2021
Info: Command: quartus_pow --read_settings_files=off --write_settings_files=off finalProject -c finalProject
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_5jq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332173): Ignored filter: *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332048): Ignored set_false_path: Argument <from> is not an object ID
Info (332104): Reading SDC File: 'fpgaSynthSDC.sdc'
Warning (332134): Maximum precision of decimal places for ns is 3
Warning (332043): Overwriting existing clock: CLK1_virt
Warning (332174): Ignored filter at fpgaSynthSDC.sdc(29): clockDivider_2|ctr[1] could not be matched with a pin File: C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc Line: 29
Warning (332049): Ignored create_generated_clock at fpgaSynthSDC.sdc(29): Argument -source is an empty collection File: C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc Line: 29
    Info (332050): create_generated_clock -source [get_pins {clockDivider_2|ctr[1]}] \
                       -name I2S_MCLK [get_ports {ARDUINO_IO[3]}] File: C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc Line: 29
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|sdram_pll|sd1|pll7|inclk[0]} -duty_cycle 50.00 -name {u0|sdram_pll|sd1|pll7|clk[0]} {u0|sdram_pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|sdram_pll|sd1|pll7|inclk[0]} -phase -18.00 -duty_cycle 50.00 -name {u0|sdram_pll|sd1|pll7|clk[1]} {u0|sdram_pll|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at fpgaSynthSDC.sdc(79): CLK2_virt could not be matched with a clock File: C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc Line: 79
Warning (332049): Ignored set_input_delay at fpgaSynthSDC.sdc(79): Argument -clock is not an object ID File: C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc Line: 79
    Info (332050): set_input_delay -max -clock CLK2_virt      5.9 [get_ports ARDUINO_IO[14]] File: C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc Line: 79
Warning (332049): Ignored set_input_delay at fpgaSynthSDC.sdc(80): Argument -clock is not an object ID File: C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc Line: 80
    Info (332050): set_input_delay -max -clock CLK2_virt      5.9 [get_ports ARDUINO_IO[15]] File: C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc Line: 80
Warning (332049): Ignored set_input_delay at fpgaSynthSDC.sdc(101): Argument -clock is not an object ID File: C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc Line: 101
    Info (332050): set_input_delay -min -clock CLK2_virt     3.0 [get_ports ARDUINO_IO[14]] File: C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc Line: 101
Warning (332049): Ignored set_input_delay at fpgaSynthSDC.sdc(102): Argument -clock is not an object ID File: C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc Line: 102
    Info (332050): set_input_delay -min -clock CLK2_virt     3.0 [get_ports ARDUINO_IO[15]] File: C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc Line: 102
Info (332104): Reading SDC File: 'finalProject/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: ARDUINO_IO[5] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2s_core:i2s_core_inst|shiftreg_N:shiftregR|Data_Out[31] is being clocked by ARDUINO_IO[5]
Warning (332060): Node: ARDUINO_IO[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2s_core:i2s_core_inst|shiftDinL[28] is being clocked by ARDUINO_IO[4]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (215049): Average toggle rate for this design is 6.298 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 335.22 mW
Info: Quartus Prime Power Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 5015 megabytes
    Info: Processing ended: Fri Jul 30 14:14:37 2021
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:37


