<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p25" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_25{left:659px;bottom:1140px;letter-spacing:-0.15px;}
#t2_25{left:685px;bottom:1140px;letter-spacing:-0.15px;word-spacing:0.05px;}
#t3_25{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t4_25{left:397px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_25{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t6_25{left:138px;bottom:1083px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t7_25{left:138px;bottom:1065px;letter-spacing:0.07px;word-spacing:0.06px;}
#t8_25{left:138px;bottom:1028px;}
#t9_25{left:165px;bottom:1028px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ta_25{left:165px;bottom:1010px;letter-spacing:0.12px;word-spacing:-0.43px;}
#tb_25{left:165px;bottom:991px;letter-spacing:0.09px;word-spacing:-0.36px;}
#tc_25{left:165px;bottom:973px;letter-spacing:0.1px;}
#td_25{left:138px;bottom:936px;}
#te_25{left:165px;bottom:936px;letter-spacing:0.11px;word-spacing:0.01px;}
#tf_25{left:559px;bottom:937px;letter-spacing:-0.18px;}
#tg_25{left:587px;bottom:936px;}
#th_25{left:594px;bottom:937px;letter-spacing:-0.19px;}
#ti_25{left:633px;bottom:936px;letter-spacing:0.07px;word-spacing:0.03px;}
#tj_25{left:657px;bottom:937px;letter-spacing:-0.14px;}
#tk_25{left:715px;bottom:936px;letter-spacing:0.12px;word-spacing:-0.06px;}
#tl_25{left:165px;bottom:918px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tm_25{left:656px;bottom:919px;letter-spacing:-0.14px;}
#tn_25{left:703px;bottom:915px;letter-spacing:0.12px;}
#to_25{left:758px;bottom:918px;letter-spacing:0.09px;word-spacing:0.03px;}
#tp_25{left:165px;bottom:897px;letter-spacing:0.11px;}
#tq_25{left:767px;bottom:897px;letter-spacing:-0.22px;}
#tr_25{left:795px;bottom:897px;}
#ts_25{left:803px;bottom:897px;letter-spacing:-0.19px;}
#tt_25{left:841px;bottom:897px;}
#tu_25{left:165px;bottom:878px;letter-spacing:0.09px;}
#tv_25{left:182px;bottom:879px;letter-spacing:-0.14px;}
#tw_25{left:240px;bottom:878px;}
#tx_25{left:138px;bottom:842px;letter-spacing:0.12px;word-spacing:-0.02px;}
#ty_25{left:138px;bottom:823px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tz_25{left:138px;bottom:805px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t10_25{left:138px;bottom:787px;letter-spacing:0.11px;}
#t11_25{left:138px;bottom:768px;letter-spacing:0.1px;word-spacing:-0.4px;}
#t12_25{left:138px;bottom:750px;letter-spacing:0.1px;word-spacing:0.02px;}
#t13_25{left:138px;bottom:732px;letter-spacing:0.08px;word-spacing:0.01px;}
#t14_25{left:83px;bottom:649px;letter-spacing:0.17px;}
#t15_25{left:123px;bottom:649px;letter-spacing:0.16px;word-spacing:0.04px;}
#t16_25{left:138px;bottom:607px;letter-spacing:0.11px;}
#t17_25{left:138px;bottom:588px;letter-spacing:0.1px;word-spacing:-0.44px;}
#t18_25{left:138px;bottom:552px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t19_25{left:138px;bottom:533px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1a_25{left:138px;bottom:515px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t1b_25{left:138px;bottom:478px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1c_25{left:137px;bottom:460px;letter-spacing:0.11px;}
#t1d_25{left:83px;bottom:413px;letter-spacing:0.18px;}
#t1e_25{left:123px;bottom:413px;letter-spacing:0.2px;word-spacing:-0.02px;}
#t1f_25{left:138px;bottom:371px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t1g_25{left:138px;bottom:353px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1h_25{left:138px;bottom:335px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1i_25{left:138px;bottom:298px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1j_25{left:138px;bottom:280px;letter-spacing:0.11px;word-spacing:-0.23px;}
#t1k_25{left:138px;bottom:261px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1l_25{left:230px;bottom:261px;}
#t1m_25{left:273px;bottom:259px;letter-spacing:0.13px;}
#t1n_25{left:299px;bottom:261px;letter-spacing:0.09px;word-spacing:0.02px;}

.s1_25{font-size:14px;font-family:Arial-Bold_sgd;color:#000;}
.s2_25{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_25{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s4_25{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s5_25{font-size:12px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s6_25{font-size:21px;font-family:Arial-Bold_sgd;color:#000;}
.s7_25{font-size:15px;font-family:sub_Arial-ItalicMT_lsi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts25" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg25Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg25" style="-webkit-user-select: none;"><object width="935" height="1210" data="25/25.svg" type="image/svg+xml" id="pdf25" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_25" class="t s1_25">2.5 </span><span id="t2_25" class="t s1_25">Branch and Jump Offsets </span>
<span id="t3_25" class="t s2_25">MIPS® Architecture for Programmers Volume II-B: </span><span id="t4_25" class="t s2_25">microMIPS64™ Instruction Set, Revision 6.05 </span><span id="t5_25" class="t s2_25">25 </span>
<span id="t6_25" class="t s3_25">Mode switching between MIPS64 and microMIPS64 is enabled by the Jump-and-Link-Register and Jump-Register </span>
<span id="t7_25" class="t s3_25">instructions, as described below. </span>
<span id="t8_25" class="t s3_25">• </span><span id="t9_25" class="t s3_25">The Jump-and-Link-Register and Jump-Register instructions interpret bit 0 of the source registers as the target </span>
<span id="ta_25" class="t s3_25">ISA mode (0=MIPS64, 1=microMIPS64) and therefore set the ISA Mode bit according to the contents of bit 0 of </span>
<span id="tb_25" class="t s3_25">the source register. For the actual jump operation, the PC is loaded with the value of the source register with bit 0 </span>
<span id="tc_25" class="t s3_25">set to 0. The Jump-and-Link-Register instructions save the ISA mode into bit 0 of the destination register. </span>
<span id="td_25" class="t s3_25">• </span><span id="te_25" class="t s3_25">When exceptions or interrupts occur and the processor writes to </span><span id="tf_25" class="t s4_25">EPC</span><span id="tg_25" class="t s3_25">, </span><span id="th_25" class="t s4_25">DEPC</span><span id="ti_25" class="t s3_25">, or </span><span id="tj_25" class="t s4_25">ErrorEPC</span><span id="tk_25" class="t s3_25">, the ISA Mode bit is </span>
<span id="tl_25" class="t s3_25">saved into bit 0 of these registers. Then the ISA Mode bit is set according to the </span><span id="tm_25" class="t s4_25">Config3 </span>
<span id="tn_25" class="t s5_25">ISAOnExc </span>
<span id="to_25" class="t s3_25">register field. </span>
<span id="tp_25" class="t s3_25">On return from an exception, the processor loads the ISA Mode bit based on the value from either </span><span id="tq_25" class="t s4_25">EPC</span><span id="tr_25" class="t s3_25">, </span><span id="ts_25" class="t s4_25">DEPC</span><span id="tt_25" class="t s3_25">, </span>
<span id="tu_25" class="t s3_25">or </span><span id="tv_25" class="t s4_25">ErrorEPC</span><span id="tw_25" class="t s3_25">. </span>
<span id="tx_25" class="t s3_25">If only one ISA mode exists (either MIPS64 or microMIPS64) then this mode switch mechanism does not exist, but </span>
<span id="ty_25" class="t s3_25">the ISA Mode bit is still maintained and has a fixed value (0=MIPS64, 1=microMIPS64). This is to maintain code </span>
<span id="tz_25" class="t s3_25">compatibility between devices which implement both ISA modes and devices which implement only one ISA mode. </span>
<span id="t10_25" class="t s3_25">Jump-Register and Jump-and-Link-Register instructions cause an Address exception on the target instruction fetch </span>
<span id="t11_25" class="t s3_25">when bit 0 of the source register is different from the fixed ISA mode. Exception handlers must use the instruction set </span>
<span id="t12_25" class="t s3_25">binary format supported by the processor. The Jump-and-Link-Register instructions must still save the fixed ISA </span>
<span id="t13_25" class="t s3_25">mode into bit 0 of the destination register. </span>
<span id="t14_25" class="t s6_25">2.5 </span><span id="t15_25" class="t s6_25">Branch and Jump Offsets </span>
<span id="t16_25" class="t s3_25">In the MIPS64 architecture, because instructions are always 32 bits in size, the jump and branch target addresses are </span>
<span id="t17_25" class="t s3_25">word (32-bit) aligned. Jump/branch offset fields are shifted left by two bits to create a word-aligned effective address. </span>
<span id="t18_25" class="t s3_25">In the microMIPS64 architecture, because instructions can be either 16 or 32 bits in size, the jump and branch target </span>
<span id="t19_25" class="t s3_25">addresses are halfword (16-bit) aligned. Branch/jump offset fields are shifted left by only one bit to create halfword- </span>
<span id="t1a_25" class="t s3_25">aligned effective addresses. </span>
<span id="t1b_25" class="t s3_25">To maintain the existing MIPS64 ABIs, link unit/object file entry points are restricted to 32-bit word alignments. In </span>
<span id="t1c_25" class="t s3_25">the future, a microMIPS64-only ABI can be created to remove this restriction. </span>
<span id="t1d_25" class="t s6_25">2.6 </span><span id="t1e_25" class="t s6_25">Coprocessor Unusable Behavior </span>
<span id="t1f_25" class="t s3_25">If an instruction associated with a non-implemented coprocessor is executed, it is implementation specific whether a </span>
<span id="t1g_25" class="t s3_25">processor executing in microMIPS64 mode raises an RI exception or a coprocessor unusable exception. This behav- </span>
<span id="t1h_25" class="t s3_25">ior is different from the MIPS64 behavior in which coprocessor unusable exception is signalled for such cases. </span>
<span id="t1i_25" class="t s3_25">If the microMIPS64 implementation chooses to use RI exception in such cases, the microMIPS64 RI exception han- </span>
<span id="t1j_25" class="t s3_25">dler must check for coprocessor instructions being executed while the associated coprocessor is implemented but has </span>
<span id="t1k_25" class="t s3_25">been disabled (</span><span id="t1l_25" class="t s7_25">Status </span>
<span id="t1m_25" class="t s5_25">CUx </span>
<span id="t1n_25" class="t s3_25">set to zero). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
