Removing design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'
Removing design 'd_ff_en_W32_0'
Removing design 'Mux_2x1_W32_0'
Removing design 'd_ff_en_W2_0'
Removing design 'd_ff_en_W1_0'
Removing design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'
Removing design 'd_ff_en_W64_0'
Removing design 'Mux_2x1_W64_0'
Removing design 'd_ff_en_W2_1'
Removing design 'd_ff_en_W1_1'
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Add_Subt.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_shifter.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/cmult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparators.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/CORDIC_Arch2.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/CORDIC_Arch2v1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/CORDIC_Arch3.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/CORDIC_Arch3v1.v
Warning:  ./source/CORDIC_Arch3v1.v:454: the undeclared symbol 'f_sign' assumed to have the default net type, which is 'wire'. (VER-936)
Error:  ./source/CORDIC_Arch3v1.v:457: net symbol f_sign has already been defined. (VER-262)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ./source/CORDIC_FSM_v2.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/CORDIC_FSM_v3.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/counter_d.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/counter_up.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/DECO_CORDIC_OP.v
Error:  ./source/DECO_CORDIC_OP.v:34: The symbol 'W' is not defined. (VER-956)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ./source/deco_op.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/demux_1x3.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/d_ff_en.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/DW_mult.v
Opening include file ./source/global.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/exp_operation.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FORMATTER.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_ADD_Substract_PIPELINED.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Add_Subtract_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Interface_1v1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Interface2v1.v
Warning:  ./source/FPU_Interface2v1.v:296: the undeclared symbol 'zero_flag' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Add_Subtract.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_input_enable.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/global.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Greater_Comparator.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/KOA_1c.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/KOA_2c.v
Opening include file ./source/global.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/lut_CASE_32.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/lut_CASE_64.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/LZD.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/mult2.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Multiplexer_AC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/MultiplexTxT.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_2x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1_b.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1_b_v2.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_Array.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/NaN_mod_32.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/NaN_mod_64.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Oper_Start_In.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Op_Select.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Priority_Codec_32.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Priority_Codec_64.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/PriorityEncoder_ExtCORDIC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RecursiveKOA_1c.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RecursiveKOA.v
Opening include file ./source/global.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RecursiveKOA_Weighted.v
Opening include file ./source/global.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterAdd.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Rotate_Mux_Array.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_Sgf_Dec.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/sgn_result.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_reg.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/sign_inverter.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Simple_Subt.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/submidRecursiveKOA2.v
Opening include file ./source/global.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/submidRecursiveKOA.v
Opening include file ./source/global.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/subRecursiveKOA_1c.v
Opening include file ./source/global.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/subRecursiveKOA.v
Opening include file ./source/global.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase_v2.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Up_Counter.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/xor_tri.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Elaborated 1 design.
Current design is now 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'.
Information: Building the design 'd_ff_en' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=2". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W2 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'd_ff_en' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W32 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'NaN_mod_32'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'./source/NaN_mod_32.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'd_ff_en' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W1 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'demux_1x3'. (HDL-193)

Statistics for case statements in always block at line 11 in file
	'./source/demux_1x3.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'deco_op'. (HDL-193)
Warning:  ./source/deco_op.v:11: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 9 in file
	'./source/deco_op.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Information: Building the design 'FPU_Multiplication_Function' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPU_PIPELINED_FPADDSUB' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26,EWR=5". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1_b' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 26 in file
	'./source/Mux_3x1_b.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1_b' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Statistics for case statements in always block at line 26 in file
	'./source/Mux_3x1_b.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'FSM_Mult_Function'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'./source/FSM_Mult_Function.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_Mult_Function line 121 in file
		'./source/FSM_Mult_Function.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W1 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W2 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "EW=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'XOR_M'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Simple_KOA_STAGE_1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=23". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FSM_INPUT_ENABLE'. (HDL-193)

Statistics for case statements in always block at line 76 in file
	'./source/FSM_input_enable.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_INPUT_ENABLE line 69 in file
		'./source/FSM_input_enable.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ShiftRegister' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=7". (HDL-193)

Inferred memory devices in process
	in routine ShiftRegister_W7 line 26 in file
		'./source/shift_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W32 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=31". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'MultiplexTxT' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=31". (HDL-193)

Statistics for case statements in always block at line 33 in file
	'./source/MultiplexTxT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'xor_tri' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sgn_result'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=31". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W31 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=3". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W3 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=23". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W23 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  23   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=5". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W5 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=26". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Rotate_Mux_Array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "SWR=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "SWR=26,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "SWR=26,LEVEL=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=26". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W26 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  26   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=13". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W13 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "SWR=26,LEVEL=2". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "SWR=26,LEVEL=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "SWR=26,LEVEL=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FORMATTER' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "EW=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=8". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W8 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Priority_Codec_32'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FRMT_STAGE' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FFD_NoCE' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine FFD_NoCE_W1 line 50 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W32' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W32 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Equal' instantiated from design 'Zero_InfMult_Unit_W32' with
	the parameters "S=31". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mult' instantiated from design 'Simple_KOA_STAGE_1_SW24' with
	the parameters "SW=12". (HDL-193)

Inferred memory devices in process
	in routine mult_SW12 line 27 in file
		'./source/mult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Data_S_o_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mult' instantiated from design 'Simple_KOA_STAGE_1_SW24' with
	the parameters "SW=13". (HDL-193)

Inferred memory devices in process
	in routine mult_SW13 line 27 in file
		'./source/mult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Data_S_o_reg     | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Simple_KOA_STAGE_1_SW24' with
	the parameters "W=48". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W48 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "SWR=24,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W24 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'OR_Module' instantiated from design 'Round_decoder_M_SW23' with
	the parameters "W=23". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Deco_Round_Mult'. (HDL-193)

Statistics for case statements in always block at line 30 in file
	'./source/Deco_Round_Mult.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            31            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W24 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=23". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Rotate_Mux_Array_SWR26' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Greater_Comparator' instantiated from design 'FORMATTER_EW9' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'd_ff_en_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'demux_1x3'. (OPT-1056)
Information: Uniquified 4 instances of design 'Mux_2x1_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux_2x1_W32'. (OPT-1056)
Information: Uniquified 5 instances of design 'RegisterAdd_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterAdd_W2'. (OPT-1056)
Information: Uniquified 4 instances of design 'RegisterAdd_W32'. (OPT-1056)
Information: Uniquified 5 instances of design 'RegisterAdd_W31'. (OPT-1056)
Information: Uniquified 7 instances of design 'RegisterAdd_W3'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterAdd_W5'. (OPT-1056)
Information: Uniquified 2 instances of design 'Rotate_Mux_Array_SWR26'. (OPT-1056)
Information: Uniquified 3 instances of design 'RegisterAdd_W26'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'Comparator_Equal_S31'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Comparator_Less_W9'. (OPT-1056)
Information: Uniquified 2 instances of design 'mult_SW12'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux_3x1_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Multiplexer_AC_W8'. (OPT-1056)
Information: Uniquified 2 instances of design 'Multiplexer_AC_W23'. (OPT-1056)
Information: Uniquified 52 instances of design 'Multiplexer_AC_W1'. (OPT-1056)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***

  Linking design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (160 designs)             /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Interface2_KOA_1STAGE_syn_unmapped.ddc'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell mux_result_op/ (Mux_3x1_b_W32) #

#   Propagate Constraints from cell mux_ready_op/ (Mux_3x1_b_W1) #

#   Propagate Constraints from cell underflow_flag_mux/ (Mux_2x1_W1_0) #

#   Propagate Constraints from cell overflow_flag_mux/ (Mux_2x1_W1_1) #

#   Propagate Constraints from cell FPADDSUB/                                  \
(FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5) #

#   Propagate Constraints from cell FPADDSUB/Ready_reg/ (FFD_NoCE_W1) #

#   Propagate Constraints from cell FPADDSUB/FRMT_STAGE_FLAGS/                 \
(RegisterAdd_W3_0) #

#   Propagate Constraints from cell FPADDSUB/FRMT_STAGE_DATAOUT/               \
(RegisterAdd_W32_1) #

#   Propagate Constraints from cell FPADDSUB/inst_FRMT_STAGE/                  \
(FRMT_STAGE_W32_EW8_SW23) #

#   Propagate Constraints from cell FPADDSUB/inst_FRMT_STAGE/Sgf_Mux/          \
(Multiplexer_AC_W23_0) #

#   Propagate Constraints from cell FPADDSUB/inst_FRMT_STAGE/Exp_Mux/          \
(Multiplexer_AC_W8_0) #

#   Propagate Constraints from cell FPADDSUB/inst_FRMT_STAGE/Sign_Mux/         \
(Mux_3x1_W1_0) #

#   Propagate Constraints from cell FPADDSUB/LZD_SINGLE.Codec_32/              \
(Priority_Codec_32) #

#   Propagate Constraints from cell FPADDSUB/NRM_STAGE_FLAGS/                  \
(RegisterAdd_W3_1) #

#   Propagate Constraints from cell FPADDSUB/NRM_STAGE_DMP_exp/                \
(RegisterAdd_W8) #

#   Propagate Constraints from cell FPADDSUB/NRM_STAGE_Raw_mant/               \
(RegisterAdd_W26_0) #

#   Propagate Constraints from cell FPADDSUB/SGF_STAGE_FLAGS/                  \
(RegisterAdd_W3_2) #

#   Propagate Constraints from cell FPADDSUB/SGF_STAGE_DmP_mant/               \
(RegisterAdd_W26_1) #

#   Propagate Constraints from cell FPADDSUB/SGF_STAGE_DMP/                    \
(RegisterAdd_W31_0) #

#   Propagate Constraints from cell FPADDSUB/array_comparators/                \
(FORMATTER_EW9) #

#   Propagate Constraints from cell FPADDSUB/array_comparators/LTComparator/   \
(Comparator_Less_W9_0) #

#   Propagate Constraints from cell FPADDSUB/array_comparators/GTComparator/   \
(Greater_Comparator_W9) #

#   Propagate Constraints from cell FPADDSUB/last_rotate/                      \
(Rotate_Mux_Array_SWR26_0) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_0) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_1) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_2) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_3) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_4) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_5) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_6) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_7) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_8) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_9) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_10) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_11) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_12) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_13) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_14) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_15) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_16) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_17) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_18) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_19) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_20) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_21) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_22) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_23) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_24) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_25) #

#   Propagate Constraints from cell                                            \
FPADDSUB/shift_mux_array2[4].shift_mux_array/ (shift_mux_array_SWR26_LEVEL4) #

#   Propagate Constraints from cell                                            \
FPADDSUB/shift_mux_array2[3].shift_mux_array/ (shift_mux_array_SWR26_LEVEL3) #

#   Propagate Constraints from cell                                            \
FPADDSUB/shift_mux_array2[2].shift_mux_array/ (shift_mux_array_SWR26_LEVEL2) #

#   Propagate Constraints from cell FPADDSUB/SFT2FRMT_STAGE_FLAGS/             \
(RegisterAdd_W3_3) #

#   Propagate Constraints from cell FPADDSUB/SFT2FRMT_STAGE_VARS/              \
(RegisterAdd_W13) #

#   Propagate Constraints from cell FPADDSUB/SHT2_STAGE_FLAGS/                 \
(RegisterAdd_W3_4) #

#   Propagate Constraints from cell FPADDSUB/SHT2_STAGE_SHFTVARS2/             \
(RegisterAdd_W2_0) #

#   Propagate Constraints from cell FPADDSUB/SHT2_STAGE_SHFTVARS1/             \
(RegisterAdd_W5_0) #

#   Propagate Constraints from cell FPADDSUB/SHT2_SHIFT_DATA/                  \
(RegisterAdd_W26_2) #

#   Propagate Constraints from cell FPADDSUB/SHT2_STAGE_DMP/                   \
(RegisterAdd_W31_1) #

#   Propagate Constraints from cell                                            \
FPADDSUB/shift_mux_array1[1].shift_mux_array/ (shift_mux_array_SWR26_LEVEL1) #

#   Propagate Constraints from cell                                            \
FPADDSUB/shift_mux_array1[0].shift_mux_array/ (shift_mux_array_SWR26_LEVEL0) #

#   Propagate Constraints from cell FPADDSUB/first_rotate/                     \
(Rotate_Mux_Array_SWR26_1) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_26) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_27) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_28) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_29) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_30) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_31) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_32) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_33) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_34) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_35) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_36) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_37) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_38) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_39) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_40) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_41) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_42) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_43) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_44) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_45) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_46) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_47) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_48) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_49) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_50) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_51) #

#   Propagate Constraints from cell FPADDSUB/b_shftr_idat_mux_SHT1/            \
(Multiplexer_AC_W26) #

#   Propagate Constraints from cell FPADDSUB/SHT1_STAGE_FLAGS/                 \
(RegisterAdd_W3_5) #

#   Propagate Constraints from cell FPADDSUB/SHT1_STAGE_sft_amount/            \
(RegisterAdd_W5_1) #

#   Propagate Constraints from cell FPADDSUB/SHT1_STAGE_DmP_mant/              \
(RegisterAdd_W23) #

#   Propagate Constraints from cell FPADDSUB/SHT1_STAGE_DMP/                   \
(RegisterAdd_W31_2) #

#   Propagate Constraints from cell FPADDSUB/EXP_STAGE_FLAGS/                  \
(RegisterAdd_W3_6) #

#   Propagate Constraints from cell FPADDSUB/EXP_STAGE_DmP/                    \
(RegisterAdd_W31_3) #

#   Propagate Constraints from cell FPADDSUB/EXP_STAGE_DMP/                    \
(RegisterAdd_W31_4) #

#   Propagate Constraints from cell FPADDSUB/result_sign_bit/ (sgn_result) #

#   Propagate Constraints from cell FPADDSUB/Op_verification/ (xor_tri_W32) #

#   Propagate Constraints from cell FPADDSUB/MuxXY/ (MultiplexTxT_W31) #

#   Propagate Constraints from cell FPADDSUB/Magnitude_Comparator/             \
(Comparator_W31) #

#   Propagate Constraints from cell FPADDSUB/INPUT_STAGE_FLAGS/                \
(RegisterAdd_W1_2) #

#   Propagate Constraints from cell FPADDSUB/INPUT_STAGE_OPERANDY/             \
(RegisterAdd_W32_2) #

#   Propagate Constraints from cell FPADDSUB/INPUT_STAGE_OPERANDX/             \
(RegisterAdd_W32_3) #

#   Propagate Constraints from cell FPADDSUB/inst_ShiftRegister/               \
(ShiftRegister_W7) #

#   Propagate Constraints from cell FPADDSUB/inst_FSM_INPUT_ENABLE/            \
(FSM_INPUT_ENABLE) #

#   Propagate Constraints from cell FPMULT/                                    \
(FPU_Multiplication_Function_W32_EW8_SW23) #

#   Propagate Constraints from cell FPMULT/final_result_ieee_Module/           \
(Tenth_Phase_W32_EW8_SW23) #

#   Propagate Constraints from cell                                            \
FPMULT/final_result_ieee_Module/Final_Result_IEEE/ (RegisterAdd_W32_0) #

#   Propagate Constraints from cell FPMULT/final_result_ieee_Module/Sgf_Mux/   \
(Multiplexer_AC_W23_1) #

#   Propagate Constraints from cell FPMULT/final_result_ieee_Module/Exp_Mux/   \
(Multiplexer_AC_W8_1) #

#   Propagate Constraints from cell FPMULT/final_result_ieee_Module/Sign_Mux/  \
(Mux_3x1_W1_1) #

#   Propagate Constraints from cell FPMULT/Adder_M/ (Adder_Round_SW24) #

#   Propagate Constraints from cell FPMULT/Adder_M/Add_overflow_Result/        \
(RegisterAdd_W1_0) #

#   Propagate Constraints from cell FPMULT/Adder_M/Add_Subt_Result/            \
(RegisterAdd_W24) #

#   Propagate Constraints from cell FPMULT/Adder_M/A_operation/ (adder_W24) #

#   Propagate Constraints from cell FPMULT/Round_Decoder/                      \
(Round_decoder_M_SW23) #

#   Propagate Constraints from cell FPMULT/Round_Decoder/Rounding_Deco/        \
(Deco_Round_Mult) #

#   Propagate Constraints from cell FPMULT/Round_Decoder/OR_info_reg/          \
(OR_Module_W23) #

#   Propagate Constraints from cell FPMULT/Barrel_Shifter_module/              \
(Barrel_Shifter_M_SW24) #

#   Propagate Constraints from cell FPMULT/Barrel_Shifter_module/Output_Reg/   \
(RegisterMult_W24) #

#   Propagate Constraints from cell                                            \
FPMULT/Barrel_Shifter_module/shift_mux_array/ (shift_mux_array_SWR24_LEVEL0) #

#   Propagate Constraints from cell FPMULT/Barrel_Shifter_D_I_mux/             \
(Multiplexer_AC_W24) #

#   Propagate Constraints from cell FPMULT/Sgf_operation/                      \
(Simple_KOA_STAGE_1_SW24) #

#   Propagate Constraints from cell FPMULT/Sgf_operation/EVEN1.finalreg/       \
(RegisterAdd_W48) #

#   Propagate Constraints from cell FPMULT/Sgf_operation/EVEN1.middle/         \
(mult_SW13) #

#   Propagate Constraints from cell FPMULT/Sgf_operation/EVEN1.right/          \
(mult_SW12_0) #

#   Propagate Constraints from cell FPMULT/Sgf_operation/EVEN1.left/           \
(mult_SW12_1) #

#   Propagate Constraints from cell FPMULT/Sign_operation/ (XOR_M) #

#   Propagate Constraints from cell FPMULT/Exp_module/ (Exp_Operation_m_EW8) #

#   Propagate Constraints from cell FPMULT/Exp_module/Underflow_m/             \
(RegisterMult_W1_0) #

#   Propagate Constraints from cell FPMULT/Exp_module/Exp_unflow_Comparator_m/ \
(Comparator_Less_W9_1) #

#   Propagate Constraints from cell FPMULT/Exp_module/Oflow_A_m/               \
(RegisterMult_W1_1) #

#   Propagate Constraints from cell FPMULT/Exp_module/exp_result_m/            \
(RegisterMult_W9) #

#   Propagate Constraints from cell FPMULT/Exp_module/exp_add_subt_m/          \
(add_sub_carry_out_W9) #

#   Propagate Constraints from cell FPMULT/Exp_Oper_B_mux/ (Mux_3x1_W8) #

#   Propagate Constraints from cell FPMULT/Exp_Oper_A_mux/ (Multiplexer_AC_W9) \
#

#   Propagate Constraints from cell FPMULT/Zero_Result_Detect/                 \
(Zero_InfMult_Unit_W32) #

#   Propagate Constraints from cell FPMULT/Zero_Result_Detect/Zero_Info_Mult/  \
(RegisterAdd_W1_1) #

#   Propagate Constraints from cell FPMULT/Zero_Result_Detect/Data_B_Comp/     \
(Comparator_Equal_S31_0) #

#   Propagate Constraints from cell FPMULT/Zero_Result_Detect/Data_A_Comp/     \
(Comparator_Equal_S31_1) #

#   Propagate Constraints from cell FPMULT/Operands_load_reg/                  \
(First_Phase_M_W32) #

#   Propagate Constraints from cell FPMULT/Operands_load_reg/YMRegister/       \
(RegisterMult_W32_0) #

#   Propagate Constraints from cell FPMULT/Operands_load_reg/XMRegister/       \
(RegisterMult_W32_1) #

#   Propagate Constraints from cell FPMULT/Sel_B/ (RegisterAdd_W2_1) #

#   Propagate Constraints from cell FPMULT/Sel_C/ (RegisterAdd_W1_3) #

#   Propagate Constraints from cell FPMULT/Sel_A/ (RegisterAdd_W1_4) #

#   Propagate Constraints from cell FPMULT/FS_Module/ (FSM_Mult_Function) #

#   Propagate Constraints from cell mux_data_in2/ (Mux_2x1_W32_0) #

#   Propagate Constraints from cell mux_data_in1/ (Mux_2x1_W32_1) #

#   Propagate Constraints from cell mux_operation_add_cordic/ (Mux_2x1_W1_2) #

#   Propagate Constraints from cell mux_beg_addsubt/ (Mux_2x1_W1_3) #

#   Propagate Constraints from cell deco_operation/ (deco_op) #

#   Propagate Constraints from cell demux_ack_op/ (demux_1x3_0) #

#   Propagate Constraints from cell demux_beg_op/ (demux_1x3_1) #

#   Propagate Constraints from cell NaN_dff/ (d_ff_en_W1) #

#   Propagate Constraints from cell BLKNaN1.NaN_flag_32/ (NaN_mod_32) #

#   Propagate Constraints from cell reg_dataB/ (d_ff_en_W32_0) #

#   Propagate Constraints from cell reg_dataA/ (d_ff_en_W32_1) #

#   Propagate Constraints from cell operation_dff/ (d_ff_en_W2) #
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Nov  1 20:35:53 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     37
    Multiply driven inputs (LINT-6)                                36
    Shorted outputs (LINT-31)                                       1

Cells                                                             308
    Cells do not drive (LINT-1)                                     6
    Connected to power or ground (LINT-32)                        209
    Nets connected to multiple pins on same cell (LINT-33)         16
    Leaf pins connected to undriven nets (LINT-58)                 74
    Cells have undriven hier pins (LINT-59)                         3

Nets                                                                7
    Unloaded nets (LINT-2)                                          7

Tristate                                                           36
    A tristate bus has a non tri-state driver (LINT-34)            36
--------------------------------------------------------------------------------

Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'add_sub_carry_out_W9', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'add_sub_carry_out_W9', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'zero_flag' driven by pin 'FPADDSUB/zero_flag' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'ack_fsm_addsubt' driven by pin 'demux_ack_op/ch1' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'FPADDSUB/shift_value_SHT2_EWR[0]' driven by pin 'FPADDSUB/SHT2_STAGE_SHFTVARS1/Q[0]' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'FPADDSUB/shift_value_SHT2_EWR[1]' driven by pin 'FPADDSUB/SHT2_STAGE_SHFTVARS1/Q[1]' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'FPADDSUB/DmP_EXP_EWSW[28]' driven by pin 'FPADDSUB/EXP_STAGE_DmP/Q[28]' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'FPADDSUB/DmP_EXP_EWSW[29]' driven by pin 'FPADDSUB/EXP_STAGE_DmP/Q[29]' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'FPADDSUB/DmP_EXP_EWSW[30]' driven by pin 'FPADDSUB/EXP_STAGE_DmP/Q[30]' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'region_flag[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'region_flag[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FSM_Mult_Function', output port 'load_1_o' is connected directly to output port 'ctrl_select_a_o'. (LINT-31)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'operation_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'reg_dataA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'reg_dataB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'NaN_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sel_A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sel_C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_A_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[4]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[2]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[1]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_module' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[19]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[18]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[17]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[16]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 1. 
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'b_shftr_idat_mux_SHT1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[25]' is connected to logic 1. 
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'b_shftr_idat_mux_SHT1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[1]' is connected to logic 0. 
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'b_shftr_idat_mux_SHT1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[0]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[0]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 1. 
Warning: In design 'Barrel_Shifter_M_SW24', a pin on submodule 'shift_mux_array' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_shift_i' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[22]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[21]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[20]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[19]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[18]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[17]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[16]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[15]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[14]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[13]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[12]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[11]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[22]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[21]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[20]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[19]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[18]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[17]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[16]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[15]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[14]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[13]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[12]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[11]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[7]', 'D2[7]'', 'D2[6]', 'D2[5]', 'D2[4]', 'D2[3]', 'D2[2]', 'D2[1]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[6]', 'D1[5]'', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]', 'D2[0]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_operation'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_A_i[23]', 'Data_B_i[23]''.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[23]', 'Data_B_i[22]'', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[19]', 'Data_B_i[18]', 'Data_B_i[17]', 'Data_B_i[16]', 'Data_B_i[15]', 'Data_B_i[14]', 'Data_B_i[13]', 'Data_B_i[12]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[3]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B_i[4]', 'Data_B_i[2]'', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', the same net is connected to more than one pin on submodule 'b_shftr_idat_mux_SHT1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D0[1]', 'D0[0]''.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_A_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[30]', 'Data_B[29]'', 'Data_B[28]', 'Data_B[27]', 'Data_B[26]', 'Data_B[25]', 'Data_B[24]', 'Data_B[23]', 'Data_B[22]', 'Data_B[21]', 'Data_B[20]', 'Data_B[19]', 'Data_B[18]', 'Data_B[17]', 'Data_B[16]', 'Data_B[15]', 'Data_B[14]', 'Data_B[13]', 'Data_B[12]', 'Data_B[11]', 'Data_B[10]', 'Data_B[9]', 'Data_B[8]', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_B_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_A[30]', 'Data_A[29]'', 'Data_A[28]', 'Data_A[27]', 'Data_A[26]', 'Data_A[25]', 'Data_A[24]', 'Data_A[23]', 'Data_A[22]', 'Data_A[21]', 'Data_A[20]', 'Data_A[19]', 'Data_A[18]', 'Data_A[17]', 'Data_A[16]', 'Data_A[15]', 'Data_A[14]', 'Data_A[13]', 'Data_A[12]', 'Data_A[11]', 'Data_A[10]', 'Data_A[9]', 'Data_A[8]', 'Data_A[7]', 'Data_A[6]', 'Data_A[5]', 'Data_A[4]', 'Data_A[3]', 'Data_A[2]', 'Data_A[1]', 'Data_A[0]'.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[8]', 'Data_B[7]''.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B[6]', 'Data_B[5]'', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Tenth_Phase_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[7]', 'D1[6]'', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'Tenth_Phase_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_Mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[22]', 'D1[21]'', 'D1[20]', 'D1[19]', 'D1[18]', 'D1[17]', 'D1[16]', 'D1[15]', 'D1[14]', 'D1[13]', 'D1[12]', 'D1[11]', 'D1[10]', 'D1[9]', 'D1[8]', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'FORMATTER_EW9', the same net is connected to more than one pin on submodule 'GTComparator'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B[8]', 'Data_B[7]'', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]'.
Warning: In design 'FORMATTER_EW9', the same net is connected to more than one pin on submodule 'LTComparator'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[8]', 'Data_B[7]'', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]'.
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[6]', 'D1[5]'', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_Mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[22]', 'D1[21]'', 'D1[20]', 'D1[19]', 'D1[18]', 'D1[17]', 'D1[16]', 'D1[15]', 'D1[14]', 'D1[13]', 'D1[12]', 'D1[11]', 'D1[10]', 'D1[9]', 'D1[8]', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'ready_add_subt' has non three-state driver 'FPADDSUB/Ready_reg/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[0]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[1]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[2]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[3]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[4]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[5]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[6]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[7]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[8]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[9]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[10]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[11]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[12]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[13]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[14]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[15]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[16]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[17]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[18]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[19]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[20]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[21]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[22]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[23]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[24]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[25]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[26]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[27]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[28]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[29]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[30]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[31]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'op_mod_cordic' has non three-state driver 'deco_operation/C26/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'ack_fsm_cordic' has non three-state driver 'demux_ack_op/C27/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'beg_fsm_cordic' has non three-state driver 'demux_beg_op/C27/Z_0'. (LINT-34)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[23]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[22]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[21]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[20]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[19]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[18]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[17]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[16]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[15]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[14]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[13]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[12]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[11]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[10]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[9]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[8]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[7]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[6]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[5]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[4]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[3]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[2]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[1]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_1', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[0]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[25]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[24]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[23]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[22]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[21]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[20]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[19]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[18]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[17]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[16]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[15]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[14]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[13]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[12]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[11]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[10]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[9]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[8]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[7]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[6]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[5]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[4]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[3]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[2]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[1]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW13', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[0]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[23]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[22]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[21]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[20]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[19]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[18]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[17]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[16]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[15]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[14]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[13]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[12]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[11]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[10]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[9]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[8]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[7]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[6]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[5]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[4]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[3]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[2]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[1]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'mult_SW12_0', input pin 'clocked_on' of leaf cell 'Data_S_o_reg[0]' is connected to undriven net 'clk'.  (LINT-58)
Warning: In design 'Simple_KOA_STAGE_1_SW24', input pin 'clk' of hierarchical cell 'EVEN1.left' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'Simple_KOA_STAGE_1_SW24', input pin 'clk' of hierarchical cell 'EVEN1.right' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'Simple_KOA_STAGE_1_SW24', input pin 'clk' of hierarchical cell 'EVEN1.middle' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 388 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BLKNaN1.NaN_flag_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy underflow_flag_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy overflow_flag_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/FS_Module before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sel_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sel_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Operands_load_reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Zero_Result_Detect before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_Oper_A_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_Oper_B_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_module before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sign_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sgf_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Barrel_Shifter_D_I_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Barrel_Shifter_module before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Round_Decoder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Adder_M before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/final_result_ieee_Module before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/inst_FSM_INPUT_ENABLE before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/inst_ShiftRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/INPUT_STAGE_OPERANDX before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/Magnitude_Comparator before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/MuxXY before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/Op_verification before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/result_sign_bit before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/EXP_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/EXP_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT1_STAGE_DmP_mant before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT1_STAGE_sft_amount before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/b_shftr_idat_mux_SHT1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/shift_mux_array1[0].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/shift_mux_array1[1].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT2_SHIFT_DATA before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SFT2FRMT_STAGE_VARS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/shift_mux_array2[2].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/shift_mux_array2[3].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/shift_mux_array2[4].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/array_comparators before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/NRM_STAGE_DMP_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/LZD_SINGLE.Codec_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/inst_FRMT_STAGE before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/Ready_reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/INPUT_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sel_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT2_STAGE_SHFTVARS2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/FRMT_STAGE_DATAOUT before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/INPUT_STAGE_OPERANDY before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SGF_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT2_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT1_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/EXP_STAGE_DmP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/FRMT_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/NRM_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SGF_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SFT2FRMT_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT2_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT1_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT2_STAGE_SHFTVARS1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/NRM_STAGE_Raw_mant before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SGF_STAGE_DmP_mant before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Operands_load_reg/XMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Zero_Result_Detect/Data_A_Comp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_module/exp_add_subt_m before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_module/exp_result_m before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_module/Oflow_A_m before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_module/Exp_unflow_Comparator_m before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sgf_operation/EVEN1.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sgf_operation/EVEN1.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sgf_operation/EVEN1.finalreg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Barrel_Shifter_module/shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Barrel_Shifter_module/Output_Reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Round_Decoder/OR_info_reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Round_Decoder/Rounding_Deco before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Adder_M/A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Adder_M/Add_Subt_Result before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/final_result_ieee_Module/Sign_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/final_result_ieee_Module/Exp_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/final_result_ieee_Module/Sgf_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/array_comparators/GTComparator before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Adder_M/Add_overflow_Result before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Zero_Result_Detect/Zero_Info_Mult before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/final_result_ieee_Module/Final_Result_IEEE before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Operands_load_reg/YMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Zero_Result_Detect/Data_B_Comp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_module/Underflow_m before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/array_comparators/LTComparator before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sgf_operation/EVEN1.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/inst_FRMT_STAGE/Sign_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/inst_FRMT_STAGE/Exp_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/inst_FRMT_STAGE/Sgf_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping 144 of 160 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5'
Information: Added key list 'DesignWare' to design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5'. (DDB-72)
 Implement Synthetic for 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5'.
  Processing 'd_ff_en_W32_0'
  Processing 'deco_op'
  Processing 'Mux_3x1_b_W1'
  Processing 'd_ff_en_W1'
  Processing 'Mux_2x1_W1_0'
  Processing 'FPU_Multiplication_Function_W32_EW8_SW23'
Information: Added key list 'DesignWare' to design 'FPU_Multiplication_Function_W32_EW8_SW23'. (DDB-72)
 Implement Synthetic for 'FPU_Multiplication_Function_W32_EW8_SW23'.
  Processing 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'
  Processing 'Mux_3x1_b_W32'
  Processing 'Mux_2x1_W32_0'
  Processing 'demux_1x3_1'
  Processing 'demux_1x3_0'
  Processing 'd_ff_en_W2'
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Complementing port 'ch_2[0]' in design 'Mux_3x1_b_W1'.
	 The new name of the port is 'ch_2[0]_BAR'. (OPT-319)
Information: Complementing port 'ready' in design 'FPU_Multiplication_Function_W32_EW8_SW23'.
	 The new name of the port is 'ready_BAR'. (OPT-319)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:24   61414.6      0.31       7.4     740.7                           72926.0156
    0:00:24   61768.8      0.00       0.0     742.4                           73617.6094
    0:00:24   61768.8      0.00       0.0     742.4                           73617.6094
    0:00:26   61712.6      0.00       0.0     766.0                           73683.2969

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:30   61259.0      0.00       0.0     744.8                           73149.5938
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:31   61244.6      0.00       0.0     744.3                           73028.3281
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:36   63558.7      0.00       0.0     113.0 FPADDSUB/net2203579       75906.3594
    0:00:37   64389.6      0.00       0.0       0.0                           76566.5156
    0:00:37   64389.6      0.00       0.0       0.0                           76566.5156


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:37   64389.6      0.00       0.0       0.0                           76566.5156
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:00:40   62029.4      0.00       0.0       0.0                           73053.3906
    0:00:40   62029.4      0.00       0.0       0.0                           73053.3906
    0:00:40   62029.4      0.00       0.0       0.0                           73053.3906
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:41   61957.4      0.00       0.0       0.0                           72833.7422
    0:00:43   61578.7      0.00       0.0       0.0                           72284.5078
    0:00:43   61578.7      0.00       0.0       0.0                           72284.5078
    0:00:43   61578.7      0.00       0.0       0.0                           72284.5078
    0:00:43   61578.7      0.00       0.0       0.0                           72235.5703
    0:00:45   61538.4      0.00       0.0       0.0                           72194.8438
    0:00:45   61538.4      0.00       0.0       0.0                           72194.8438
    0:00:45   61538.4      0.00       0.0       0.0                           72194.8438
    0:00:45   61538.4      0.00       0.0       0.0                           72194.8438
    0:00:46   61344.0      0.00       0.0       0.0                           72060.7422
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Current design is 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design d_ff_en_W32_1, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'OUT4' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/SINGLE/FPU_Interface2_KOA_1STAGE_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Interface2_KOA_1STAGE_syn_mapped.ddc'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/SINGLE/FPU_Interface2_KOA_1STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_sintesis/SINGLE/FPU_Interface2_KOA_1STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'.
Information: Building the design 'd_ff_en' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W32 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'NaN_mod_32'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'./source/NaN_mod_32.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'demux_1x3'. (HDL-193)

Statistics for case statements in always block at line 11 in file
	'./source/demux_1x3.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'd_ff_en_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'demux_1x3'. (OPT-1056)
Information: Uniquified 4 instances of design 'Mux_2x1_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux_2x1_W32'. (OPT-1056)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)

  Linking design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (19 designs)              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Interface2_RKOA_1STAGE_syn_unmapped.ddc'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell mux_result_op/ (Mux_3x1_b_W32) #

#   Propagate Constraints from cell underflow_flag_mux/ (Mux_2x1_W1_0) #

#   Propagate Constraints from cell overflow_flag_mux/ (Mux_2x1_W1_1) #

#   Propagate Constraints from cell FPADDSUB/                                  \
(FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5) #

#   Propagate Constraints from cell mux_data_in2/ (Mux_2x1_W32_0) #

#   Propagate Constraints from cell mux_data_in1/ (Mux_2x1_W32_1) #

#   Propagate Constraints from cell mux_operation_add_cordic/ (Mux_2x1_W1_2) #

#   Propagate Constraints from cell mux_beg_addsubt/ (Mux_2x1_W1_3) #

#   Propagate Constraints from cell deco_operation/ (deco_op) #

#   Propagate Constraints from cell demux_ack_op/ (demux_1x3_0) #

#   Propagate Constraints from cell demux_beg_op/ (demux_1x3_1) #

#   Propagate Constraints from cell NaN_dff/ (d_ff_en_W1) #

#   Propagate Constraints from cell BLKNaN1.NaN_flag_32/ (NaN_mod_32) #

#   Propagate Constraints from cell reg_dataB/ (d_ff_en_W32_0) #

#   Propagate Constraints from cell reg_dataA/ (d_ff_en_W32_1) #

#   Propagate Constraints from cell operation_dff/ (d_ff_en_W2) #
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Nov  1 20:36:47 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     75
    Multiply driven inputs (LINT-6)                                72
    Unconnected ports (LINT-28)                                     3

Cells                                                               4
    Connected to power or ground (LINT-32)                          4

Nets                                                                2
    Unloaded nets (LINT-2)                                          2

Tristate                                                           38
    A tristate bus has a non tri-state driver (LINT-34)            38
--------------------------------------------------------------------------------

Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'zero_flag' driven by pin 'FPADDSUB/zero_flag' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'ack_fsm_addsubt' driven by pin 'demux_ack_op/ch1' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'operation[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'operation[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'region_flag[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'region_flag[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'r_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'r_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'd_ff_en_W2', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W1', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', port 'zero_flag' is not connected to any nets. (LINT-28)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'operation_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'reg_dataA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'reg_dataB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'NaN_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'ready_add_subt' has non three-state driver 'FPADDSUB/Ready_reg_Q_reg_0_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[0]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_0_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[1]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_1_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[2]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_2_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[3]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_3_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[4]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_4_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[5]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_5_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[6]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_6_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[7]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_7_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[8]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_8_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[9]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_9_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[10]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_10_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[11]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_11_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[12]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_12_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[13]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_13_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[14]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_14_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[15]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_15_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[16]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_16_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[17]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_17_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[18]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_18_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[19]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_19_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[20]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_20_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[21]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_21_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[22]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_22_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[23]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_23_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[24]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_24_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[25]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_25_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[26]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_26_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[27]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_27_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[28]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_28_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[29]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_29_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[30]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_30_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[31]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_31_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'op_mod_cordic' has non three-state driver 'deco_operation/U4/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'ack_fsm_mult' has non three-state driver 'demux_ack_op/C28/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'ack_fsm_cordic' has non three-state driver 'demux_ack_op/C27/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'beg_fsm_mult' has non three-state driver 'demux_beg_op/C28/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'beg_fsm_cordic' has non three-state driver 'demux_beg_op/C27/Z_0'. (LINT-34)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 119 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BLKNaN1.NaN_flag_32 before Pass 1 (OPT-776)
Information: Ungrouping 1 of 17 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5'
  Processing 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'
  Processing 'd_ff_en_W32_0'
  Processing 'Mux_3x1_b_W32'
  Processing 'Mux_2x1_W32_0'
  Processing 'demux_1x3_1'
  Processing 'demux_1x3_0'
  Processing 'd_ff_en_W2'
  Processing 'Mux_2x1_W1_0'
  Processing 'deco_op'
  Processing 'd_ff_en_W1'
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   28346.4      0.90      14.1     217.1                           30653.2441
    0:00:15   28658.9      0.00       0.0     216.0                           31158.9414
    0:00:15   28658.9      0.00       0.0     216.0                           31158.9414
    0:00:18   28592.6      0.00       0.0     229.5                           31108.0547

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:20   28463.0      0.00       0.0     226.1                           30933.9375
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   28388.2      0.00       0.0     225.8                           30805.5840
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:22   29279.5      0.00       0.0       0.0                           31794.7344
    0:00:22   29279.5      0.00       0.0       0.0                           31794.7344


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:22   29279.5      0.00       0.0       0.0                           31794.7344
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:24   28864.8      0.00       0.0       0.0                           31014.2051
    0:00:24   28864.8      0.00       0.0       0.0                           31014.2051
    0:00:24   28864.8      0.00       0.0       0.0                           31014.2051
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:25   28824.5      0.00       0.0       0.0                           30951.8945
    0:00:26   28670.4      0.00       0.0       0.0                           30797.0352
    0:00:26   28670.4      0.00       0.0       0.0                           30797.0352
    0:00:26   28670.4      0.00       0.0       0.0                           30797.0352
    0:00:26   28660.3      0.00       0.0       0.0                           30784.6094
    0:00:27   28604.2      0.00       0.0       0.0                           30700.1016
    0:00:27   28604.2      0.00       0.0       0.0                           30700.1016
    0:00:27   28604.2      0.00       0.0       0.0                           30700.1016
    0:00:27   28604.2      0.00       0.0       0.0                           30700.1016
    0:00:28   28532.2      0.00       0.0       0.0                           30599.2207
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Current design is 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: In the design d_ff_en_W32_1, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'OUT5' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/SINGLE/FPU_Interface2_RKOA_1STAGE_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Interface2_RKOA_1STAGE_syn_mapped.ddc'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/SINGLE/FPU_Interface2_RKOA_1STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_sintesis/SINGLE/FPU_Interface2_RKOA_1STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'.
Information: Building the design 'd_ff_en' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W32 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'NaN_mod_32'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'./source/NaN_mod_32.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'demux_1x3'. (HDL-193)

Statistics for case statements in always block at line 11 in file
	'./source/demux_1x3.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'd_ff_en_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'demux_1x3'. (OPT-1056)
Information: Uniquified 4 instances of design 'Mux_2x1_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux_2x1_W32'. (OPT-1056)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)

  Linking design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (19 designs)              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Interface2_DW_1STAGE_syn_unmapped.ddc'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell mux_result_op/ (Mux_3x1_b_W32) #

#   Propagate Constraints from cell underflow_flag_mux/ (Mux_2x1_W1_0) #

#   Propagate Constraints from cell overflow_flag_mux/ (Mux_2x1_W1_1) #

#   Propagate Constraints from cell FPADDSUB/                                  \
(FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5) #

#   Propagate Constraints from cell mux_data_in2/ (Mux_2x1_W32_0) #

#   Propagate Constraints from cell mux_data_in1/ (Mux_2x1_W32_1) #

#   Propagate Constraints from cell mux_operation_add_cordic/ (Mux_2x1_W1_2) #

#   Propagate Constraints from cell mux_beg_addsubt/ (Mux_2x1_W1_3) #

#   Propagate Constraints from cell deco_operation/ (deco_op) #

#   Propagate Constraints from cell demux_ack_op/ (demux_1x3_0) #

#   Propagate Constraints from cell demux_beg_op/ (demux_1x3_1) #

#   Propagate Constraints from cell NaN_dff/ (d_ff_en_W1) #

#   Propagate Constraints from cell BLKNaN1.NaN_flag_32/ (NaN_mod_32) #

#   Propagate Constraints from cell reg_dataB/ (d_ff_en_W32_0) #

#   Propagate Constraints from cell reg_dataA/ (d_ff_en_W32_1) #

#   Propagate Constraints from cell operation_dff/ (d_ff_en_W2) #
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Nov  1 20:37:20 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     75
    Multiply driven inputs (LINT-6)                                72
    Unconnected ports (LINT-28)                                     3

Cells                                                               4
    Connected to power or ground (LINT-32)                          4

Nets                                                                2
    Unloaded nets (LINT-2)                                          2

Tristate                                                           38
    A tristate bus has a non tri-state driver (LINT-34)            38
--------------------------------------------------------------------------------

Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'zero_flag' driven by pin 'FPADDSUB/zero_flag' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'ack_fsm_addsubt' driven by pin 'demux_ack_op/ch1' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'operation[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'operation[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'region_flag[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'region_flag[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'r_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'r_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'd_ff_en_W2', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W1', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', port 'zero_flag' is not connected to any nets. (LINT-28)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'operation_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'reg_dataA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'reg_dataB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'NaN_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'ready_add_subt' has non three-state driver 'FPADDSUB/Ready_reg_Q_reg_0_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[0]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_0_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[1]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_1_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[2]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_2_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[3]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_3_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[4]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_4_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[5]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_5_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[6]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_6_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[7]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_7_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[8]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_8_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[9]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_9_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[10]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_10_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[11]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_11_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[12]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_12_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[13]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_13_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[14]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_14_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[15]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_15_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[16]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_16_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[17]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_17_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[18]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_18_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[19]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_19_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[20]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_20_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[21]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_21_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[22]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_22_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[23]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_23_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[24]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_24_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[25]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_25_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[26]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_26_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[27]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_27_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[28]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_28_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[29]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_29_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[30]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_30_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[31]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_31_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'op_mod_cordic' has non three-state driver 'deco_operation/U4/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'ack_fsm_mult' has non three-state driver 'demux_ack_op/C28/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'ack_fsm_cordic' has non three-state driver 'demux_ack_op/C27/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'beg_fsm_mult' has non three-state driver 'demux_beg_op/C28/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'beg_fsm_cordic' has non three-state driver 'demux_beg_op/C27/Z_0'. (LINT-34)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 119 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BLKNaN1.NaN_flag_32 before Pass 1 (OPT-776)
Information: Ungrouping 1 of 17 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5'
  Processing 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'
  Processing 'd_ff_en_W32_0'
  Processing 'Mux_3x1_b_W32'
  Processing 'Mux_2x1_W32_0'
  Processing 'demux_1x3_1'
  Processing 'demux_1x3_0'
  Processing 'd_ff_en_W2'
  Processing 'Mux_2x1_W1_0'
  Processing 'deco_op'
  Processing 'd_ff_en_W1'
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   28309.0      0.84       8.0     229.6                           30326.8809
    0:00:15   28768.3      0.00       0.0     229.9                           31088.7109
    0:00:15   28768.3      0.00       0.0     229.9                           31088.7109
    0:00:17   28699.2      0.00       0.0     253.6                           31042.9707

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:20   28457.3      0.00       0.0     252.3                           30693.2363
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   28431.4      0.00       0.0     252.1                           30648.2266
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:22   29371.7      0.00       0.0       0.0                           31765.5098
    0:00:22   29371.7      0.00       0.0       0.0                           31765.5098


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:22   29371.7      0.00       0.0       0.0                           31765.5098
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:00:24   28702.1      0.00       0.0       0.0                           30643.3379
    0:00:24   28702.1      0.00       0.0       0.0                           30643.3379
    0:00:24   28702.1      0.00       0.0       0.0                           30643.3379
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:24   28696.3      0.00       0.0       0.0                           30631.1016
    0:00:25   28566.7      0.00       0.0       0.0                           30395.8730
    0:00:25   28566.7      0.00       0.0       0.0                           30395.8730
    0:00:25   28566.7      0.00       0.0       0.0                           30395.8730
    0:00:26   28566.7      0.00       0.0       0.0                           30393.5098
    0:00:27   28493.3      0.00       0.0       0.0                           30286.6172
    0:00:27   28493.3      0.00       0.0       0.0                           30286.6172
    0:00:27   28493.3      0.00       0.0       0.0                           30286.6172
    0:00:27   28493.3      0.00       0.0       0.0                           30286.6172
    0:00:27   28429.9      0.00       0.0       0.0                           30200.9043
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Current design is 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: In the design d_ff_en_W32_1, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'OUT4' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/SINGLE/FPU_Interface2_DW_1STAGE_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Interface2_DW_1STAGE_syn_mapped.ddc'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/SINGLE/FPU_Interface2_DW_1STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_sintesis/SINGLE/FPU_Interface2_DW_1STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'.
Information: Building the design 'd_ff_en' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W32 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'NaN_mod_32'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'./source/NaN_mod_32.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'demux_1x3'. (HDL-193)

Statistics for case statements in always block at line 11 in file
	'./source/demux_1x3.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'd_ff_en_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'demux_1x3'. (OPT-1056)
Information: Uniquified 4 instances of design 'Mux_2x1_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux_2x1_W32'. (OPT-1056)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)

  Linking design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (19 designs)              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Interface2_KOA_2STAGE_syn_unmapped.ddc'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell mux_result_op/ (Mux_3x1_b_W32) #

#   Propagate Constraints from cell underflow_flag_mux/ (Mux_2x1_W1_0) #

#   Propagate Constraints from cell overflow_flag_mux/ (Mux_2x1_W1_1) #

#   Propagate Constraints from cell FPADDSUB/                                  \
(FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5) #

#   Propagate Constraints from cell mux_data_in2/ (Mux_2x1_W32_0) #

#   Propagate Constraints from cell mux_data_in1/ (Mux_2x1_W32_1) #

#   Propagate Constraints from cell mux_operation_add_cordic/ (Mux_2x1_W1_2) #

#   Propagate Constraints from cell mux_beg_addsubt/ (Mux_2x1_W1_3) #

#   Propagate Constraints from cell deco_operation/ (deco_op) #

#   Propagate Constraints from cell demux_ack_op/ (demux_1x3_0) #

#   Propagate Constraints from cell demux_beg_op/ (demux_1x3_1) #

#   Propagate Constraints from cell NaN_dff/ (d_ff_en_W1) #

#   Propagate Constraints from cell BLKNaN1.NaN_flag_32/ (NaN_mod_32) #

#   Propagate Constraints from cell reg_dataB/ (d_ff_en_W32_0) #

#   Propagate Constraints from cell reg_dataA/ (d_ff_en_W32_1) #

#   Propagate Constraints from cell operation_dff/ (d_ff_en_W2) #
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Nov  1 20:37:52 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     75
    Multiply driven inputs (LINT-6)                                72
    Unconnected ports (LINT-28)                                     3

Cells                                                               4
    Connected to power or ground (LINT-32)                          4

Nets                                                                2
    Unloaded nets (LINT-2)                                          2

Tristate                                                           38
    A tristate bus has a non tri-state driver (LINT-34)            38
--------------------------------------------------------------------------------

Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'zero_flag' driven by pin 'FPADDSUB/zero_flag' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'ack_fsm_addsubt' driven by pin 'demux_ack_op/ch1' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'operation[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'operation[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'region_flag[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'region_flag[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'r_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'r_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'd_ff_en_W2', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W1', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', port 'zero_flag' is not connected to any nets. (LINT-28)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'operation_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'reg_dataA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'reg_dataB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'NaN_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'ready_add_subt' has non three-state driver 'FPADDSUB/Ready_reg_Q_reg_0_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[0]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_0_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[1]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_1_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[2]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_2_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[3]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_3_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[4]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_4_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[5]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_5_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[6]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_6_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[7]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_7_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[8]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_8_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[9]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_9_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[10]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_10_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[11]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_11_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[12]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_12_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[13]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_13_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[14]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_14_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[15]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_15_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[16]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_16_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[17]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_17_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[18]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_18_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[19]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_19_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[20]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_20_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[21]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_21_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[22]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_22_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[23]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_23_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[24]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_24_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[25]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_25_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[26]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_26_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[27]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_27_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[28]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_28_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[29]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_29_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[30]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_30_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[31]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_31_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'op_mod_cordic' has non three-state driver 'deco_operation/U4/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'ack_fsm_mult' has non three-state driver 'demux_ack_op/C28/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'ack_fsm_cordic' has non three-state driver 'demux_ack_op/C27/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'beg_fsm_mult' has non three-state driver 'demux_beg_op/C28/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'beg_fsm_cordic' has non three-state driver 'demux_beg_op/C27/Z_0'. (LINT-34)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 119 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BLKNaN1.NaN_flag_32 before Pass 1 (OPT-776)
Information: Ungrouping 1 of 17 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5'
  Processing 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'
  Processing 'd_ff_en_W32_0'
  Processing 'Mux_3x1_b_W32'
  Processing 'Mux_2x1_W32_0'
  Processing 'demux_1x3_1'
  Processing 'demux_1x3_0'
  Processing 'd_ff_en_W2'
  Processing 'Mux_2x1_W1_0'
  Processing 'deco_op'
  Processing 'd_ff_en_W1'
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   28692.0      0.89       3.7     208.8                           31051.4453
    0:00:15   29034.7      0.00       0.0     208.8                           31622.7383
    0:00:15   29034.7      0.00       0.0     208.8                           31622.7383
    0:00:17   28995.8      0.00       0.0     220.4                           31616.7246

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:20   28765.4      0.00       0.0     216.6                           31317.5254
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   28752.5      0.00       0.0     216.5                           31283.2168
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:22   29638.1      0.00       0.0       0.0                           32421.0898
    0:00:22   29638.1      0.00       0.0       0.0                           32421.0898


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:22   29638.1      0.00       0.0       0.0                           32421.0898
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:24   29219.0      0.00       0.0       0.0                           31626.1348
    0:00:24   29219.0      0.00       0.0       0.0                           31626.1348
    0:00:24   29219.0      0.00       0.0       0.0                           31626.1348
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:25   29209.0      0.00       0.0       0.0                           31607.3750
    0:00:26   28932.5      0.00       0.0       0.0                           31171.3066
    0:00:26   28932.5      0.00       0.0       0.0                           31171.3066
    0:00:26   28932.5      0.00       0.0       0.0                           31171.3066
    0:00:26   28932.5      0.00       0.0       0.0                           31168.9434
    0:00:27   28895.0      0.00       0.0       0.0                           31102.9297
    0:00:27   28895.0      0.00       0.0       0.0                           31102.9297
    0:00:27   28895.0      0.00       0.0       0.0                           31102.9297
    0:00:27   28895.0      0.00       0.0       0.0                           31102.9297
    0:00:28   28802.9      0.00       0.0       0.0                           30939.0391
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Current design is 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: In the design d_ff_en_W32_1, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'OUT5' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/SINGLE/FPU_Interface2_KOA_2STAGE_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Interface2_KOA_2STAGE_syn_mapped.ddc'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/SINGLE/FPU_Interface2_KOA_2STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_sintesis/SINGLE/FPU_Interface2_KOA_2STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'.
Information: Building the design 'd_ff_en' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W32 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'NaN_mod_32'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'./source/NaN_mod_32.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'demux_1x3'. (HDL-193)

Statistics for case statements in always block at line 11 in file
	'./source/demux_1x3.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'd_ff_en_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'demux_1x3'. (OPT-1056)
Information: Uniquified 4 instances of design 'Mux_2x1_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux_2x1_W32'. (OPT-1056)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)

  Linking design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (19 designs)              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W32_EW8_SW23_SWR26_EWR5.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Interface2_RKOA_2STAGE_syn_unmapped.ddc'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell mux_result_op/ (Mux_3x1_b_W32) #

#   Propagate Constraints from cell underflow_flag_mux/ (Mux_2x1_W1_0) #

#   Propagate Constraints from cell overflow_flag_mux/ (Mux_2x1_W1_1) #

#   Propagate Constraints from cell FPADDSUB/                                  \
(FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5) #

#   Propagate Constraints from cell mux_data_in2/ (Mux_2x1_W32_0) #

#   Propagate Constraints from cell mux_data_in1/ (Mux_2x1_W32_1) #

#   Propagate Constraints from cell mux_operation_add_cordic/ (Mux_2x1_W1_2) #

#   Propagate Constraints from cell mux_beg_addsubt/ (Mux_2x1_W1_3) #

#   Propagate Constraints from cell deco_operation/ (deco_op) #

#   Propagate Constraints from cell demux_ack_op/ (demux_1x3_0) #

#   Propagate Constraints from cell demux_beg_op/ (demux_1x3_1) #

#   Propagate Constraints from cell NaN_dff/ (d_ff_en_W1) #

#   Propagate Constraints from cell BLKNaN1.NaN_flag_32/ (NaN_mod_32) #

#   Propagate Constraints from cell reg_dataB/ (d_ff_en_W32_0) #

#   Propagate Constraints from cell reg_dataA/ (d_ff_en_W32_1) #

#   Propagate Constraints from cell operation_dff/ (d_ff_en_W2) #
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Nov  1 20:38:26 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     75
    Multiply driven inputs (LINT-6)                                72
    Unconnected ports (LINT-28)                                     3

Cells                                                               4
    Connected to power or ground (LINT-32)                          4

Nets                                                                2
    Unloaded nets (LINT-2)                                          2

Tristate                                                           38
    A tristate bus has a non tri-state driver (LINT-34)            38
--------------------------------------------------------------------------------

Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'zero_flag' driven by pin 'FPADDSUB/zero_flag' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', net 'ack_fsm_addsubt' driven by pin 'demux_ack_op/ch1' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'operation[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'operation[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'region_flag[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'region_flag[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_1[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'Data_2[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'r_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', input port 'r_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'd_ff_en_W2', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W1', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', port 'zero_flag' is not connected to any nets. (LINT-28)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'operation_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'reg_dataA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'reg_dataB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'NaN_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'ready_add_subt' has non three-state driver 'FPADDSUB/Ready_reg_Q_reg_0_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[0]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_0_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[1]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_1_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[2]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_2_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[3]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_3_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[4]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_4_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[5]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_5_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[6]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_6_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[7]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_7_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[8]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_8_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[9]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_9_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[10]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_10_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[11]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_11_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[12]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_12_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[13]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_13_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[14]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_14_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[15]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_15_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[16]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_16_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[17]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_17_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[18]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_18_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[19]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_19_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[20]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_20_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[21]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_21_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[22]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_22_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[23]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_23_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[24]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_24_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[25]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_25_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[26]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_26_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[27]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_27_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[28]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_28_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[29]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_29_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[30]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_30_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'result_add_subt[31]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_31_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'op_mod_cordic' has non three-state driver 'deco_operation/U4/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'ack_fsm_mult' has non three-state driver 'demux_ack_op/C28/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'ack_fsm_cordic' has non three-state driver 'demux_ack_op/C27/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'beg_fsm_mult' has non three-state driver 'demux_beg_op/C28/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5', three-state bus 'beg_fsm_cordic' has non three-state driver 'demux_beg_op/C27/Z_0'. (LINT-34)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 119 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BLKNaN1.NaN_flag_32 before Pass 1 (OPT-776)
Information: Ungrouping 1 of 17 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5'
  Processing 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'
  Processing 'd_ff_en_W32_0'
  Processing 'Mux_3x1_b_W32'
  Processing 'Mux_2x1_W32_0'
  Processing 'demux_1x3_1'
  Processing 'demux_1x3_0'
  Processing 'd_ff_en_W2'
  Processing 'Mux_2x1_W1_0'
  Processing 'deco_op'
  Processing 'd_ff_en_W1'
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:16   28471.7      1.04      18.9     219.4                           30494.6875
    0:00:16   28860.5      0.00       0.0     219.6                           31091.9453
    0:00:16   28860.5      0.00       0.0     219.6                           31091.9453
    0:00:18   28837.4      0.00       0.0     231.1                           31138.1270

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:21   28657.4      0.00       0.0     227.7                           30887.9922
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:21   28599.8      0.00       0.0     226.8                           30766.7910
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:23   29466.7      0.00       0.0       0.0                           31815.5332
    0:00:23   29466.7      0.00       0.0       0.0                           31815.5332


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:23   29466.7      0.00       0.0       0.0                           31815.5332
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:25   28936.8      0.00       0.0       0.0                           30774.4785
    0:00:25   28936.8      0.00       0.0       0.0                           30774.4785
    0:00:25   28936.8      0.00       0.0       0.0                           30774.4785
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:26   28925.3      0.00       0.0       0.0                           30762.6934
    0:00:27   28849.0      0.00       0.0       0.0                           30570.2168
    0:00:27   28849.0      0.00       0.0       0.0                           30570.2168
    0:00:27   28849.0      0.00       0.0       0.0                           30570.2168
    0:00:27   28846.1      0.00       0.0       0.0                           30572.3242
    0:00:28   28807.2      0.00       0.0       0.0                           30498.6250
    0:00:28   28807.2      0.00       0.0       0.0                           30498.6250
    0:00:28   28807.2      0.00       0.0       0.0                           30498.6250
    0:00:28   28807.2      0.00       0.0       0.0                           30498.6250
    0:00:29   28729.4      0.00       0.0       0.0                           30399.3672
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Current design is 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26". (HDL-193)
Error: Can't find inout port 'ready' on reference to 'FPU_Multiplication_Function' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell FPMULT ('FPU_Multiplication_Function') to 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-25)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5'. (LINK-5)
Warning: In the design d_ff_en_W32_1, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_1, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W32_0, net 'OUT5' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/SINGLE/FPU_Interface2_RKOA_2STAGE_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Interface2_RKOA_2STAGE_syn_mapped.ddc'.
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/SINGLE/FPU_Interface2_RKOA_2STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_sintesis/SINGLE/FPU_Interface2_RKOA_2STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W32_EW8_SW23_SWR26_EWR5' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Elaborated 1 design.
Current design is now 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'.
Information: Building the design 'd_ff_en' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W64 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'NaN_mod_64'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'./source/NaN_mod_64.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'demux_1x3'. (HDL-193)

Statistics for case statements in always block at line 11 in file
	'./source/demux_1x3.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Information: Building the design 'FPU_Multiplication_Function' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPU_PIPELINED_FPADDSUB' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55,EWR=6". (HDL-193)
Presto compilation completed successfully.
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Information: Building the design 'Mux_3x1_b' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Statistics for case statements in always block at line 26 in file
	'./source/Mux_3x1_b.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'FSM_Mult_Function'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'./source/FSM_Mult_Function.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_Mult_Function line 121 in file
		'./source/FSM_Mult_Function.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W1 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W2 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "EW=11". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'XOR_M'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Simple_KOA_STAGE_1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=53". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=53". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=52". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=53". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FSM_INPUT_ENABLE'. (HDL-193)

Statistics for case statements in always block at line 76 in file
	'./source/FSM_input_enable.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_INPUT_ENABLE line 69 in file
		'./source/FSM_input_enable.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ShiftRegister' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=7". (HDL-193)

Inferred memory devices in process
	in routine ShiftRegister_W7 line 26 in file
		'./source/shift_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W64 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=63". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'MultiplexTxT' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=63". (HDL-193)

Statistics for case statements in always block at line 33 in file
	'./source/MultiplexTxT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'xor_tri' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sgn_result'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=63". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W63 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=3". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W3 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=52". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W52 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  52   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=6". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W6 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=55". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Rotate_Mux_Array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "SWR=55". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "SWR=55,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "SWR=55,LEVEL=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=55". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W55 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  55   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=17". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W17 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "SWR=55,LEVEL=2". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "SWR=55,LEVEL=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "SWR=55,LEVEL=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "SWR=55,LEVEL=5". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FORMATTER' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "EW=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=11". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W11 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Priority_Codec_64'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FRMT_STAGE' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FFD_NoCE' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine FFD_NoCE_W1 line 50 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W64' with
	the parameters "W=64". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W64 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Equal' instantiated from design 'Zero_InfMult_Unit_W64' with
	the parameters "S=63". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W12 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mult' instantiated from design 'Simple_KOA_STAGE_1_SW53' with
	the parameters "SW=26". (HDL-193)

Inferred memory devices in process
	in routine mult_SW26 line 27 in file
		'./source/mult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Data_S_o_reg     | Flip-flop |  52   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mult' instantiated from design 'Simple_KOA_STAGE_1_SW53' with
	the parameters "SW=27". (HDL-193)

Inferred memory devices in process
	in routine mult_SW27 line 27 in file
		'./source/mult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Data_S_o_reg     | Flip-flop |  54   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mult' instantiated from design 'Simple_KOA_STAGE_1_SW53' with
	the parameters "SW=28". (HDL-193)

Inferred memory devices in process
	in routine mult_SW28 line 27 in file
		'./source/mult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Data_S_o_reg     | Flip-flop |  56   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Simple_KOA_STAGE_1_SW53' with
	the parameters "W=106". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W106 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  106  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW53' with
	the parameters "SWR=53,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW53' with
	the parameters "W=53". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W53 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  53   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'OR_Module' instantiated from design 'Round_decoder_M_SW52' with
	the parameters "W=52". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Deco_Round_Mult'. (HDL-193)

Statistics for case statements in always block at line 30 in file
	'./source/Deco_Round_Mult.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            31            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W53 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  53   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'Tenth_Phase_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W64_EW11_SW52' with
	the parameters "W=52". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Rotate_Mux_Array_SWR55' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Greater_Comparator' instantiated from design 'FORMATTER_EW12' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'd_ff_en_W64'. (OPT-1056)
Information: Uniquified 2 instances of design 'demux_1x3'. (OPT-1056)
Information: Uniquified 4 instances of design 'Mux_2x1_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux_2x1_W64'. (OPT-1056)
Information: Uniquified 5 instances of design 'RegisterAdd_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterAdd_W2'. (OPT-1056)
Information: Uniquified 4 instances of design 'RegisterAdd_W64'. (OPT-1056)
Information: Uniquified 5 instances of design 'RegisterAdd_W63'. (OPT-1056)
Information: Uniquified 7 instances of design 'RegisterAdd_W3'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterAdd_W6'. (OPT-1056)
Information: Uniquified 2 instances of design 'Rotate_Mux_Array_SWR55'. (OPT-1056)
Information: Uniquified 3 instances of design 'RegisterAdd_W55'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W64'. (OPT-1056)
Information: Uniquified 2 instances of design 'Comparator_Equal_S63'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Comparator_Less_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux_3x1_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Multiplexer_AC_W11'. (OPT-1056)
Information: Uniquified 2 instances of design 'Multiplexer_AC_W52'. (OPT-1056)
Information: Uniquified 108 instances of design 'Multiplexer_AC_W1'. (OPT-1056)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)

  Linking design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (231 designs)             /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Interface2_KOA_1STAGE_syn_unmapped.ddc'.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell mux_result_op/ (Mux_3x1_b_W64) #

#   Propagate Constraints from cell underflow_flag_mux/ (Mux_2x1_W1_4) #

#   Propagate Constraints from cell overflow_flag_mux/ (Mux_2x1_W1_5) #

#   Propagate Constraints from cell FPADDSUB/                                  \
(FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6) #

#   Propagate Constraints from cell FPADDSUB/Ready_reg/ (FFD_NoCE_W1) #

#   Propagate Constraints from cell FPADDSUB/FRMT_STAGE_FLAGS/                 \
(RegisterAdd_W3_0) #

#   Propagate Constraints from cell FPADDSUB/FRMT_STAGE_DATAOUT/               \
(RegisterAdd_W64_1) #

#   Propagate Constraints from cell FPADDSUB/inst_FRMT_STAGE/                  \
(FRMT_STAGE_W64_EW11_SW52) #

#   Propagate Constraints from cell FPADDSUB/inst_FRMT_STAGE/Sgf_Mux/          \
(Multiplexer_AC_W52_0) #

#   Propagate Constraints from cell FPADDSUB/inst_FRMT_STAGE/Exp_Mux/          \
(Multiplexer_AC_W11_0) #

#   Propagate Constraints from cell FPADDSUB/inst_FRMT_STAGE/Sign_Mux/         \
(Mux_3x1_W1_0) #

#   Propagate Constraints from cell FPADDSUB/LZD_DOUBLE.Codec_64/              \
(Priority_Codec_64) #

#   Propagate Constraints from cell FPADDSUB/NRM_STAGE_FLAGS/                  \
(RegisterAdd_W3_1) #

#   Propagate Constraints from cell FPADDSUB/NRM_STAGE_DMP_exp/                \
(RegisterAdd_W11) #

#   Propagate Constraints from cell FPADDSUB/NRM_STAGE_Raw_mant/               \
(RegisterAdd_W55_0) #

#   Propagate Constraints from cell FPADDSUB/SGF_STAGE_FLAGS/                  \
(RegisterAdd_W3_2) #

#   Propagate Constraints from cell FPADDSUB/SGF_STAGE_DmP_mant/               \
(RegisterAdd_W55_1) #

#   Propagate Constraints from cell FPADDSUB/SGF_STAGE_DMP/                    \
(RegisterAdd_W63_0) #

#   Propagate Constraints from cell FPADDSUB/array_comparators/                \
(FORMATTER_EW12) #

#   Propagate Constraints from cell FPADDSUB/array_comparators/LTComparator/   \
(Comparator_Less_W12_0) #

#   Propagate Constraints from cell FPADDSUB/array_comparators/GTComparator/   \
(Greater_Comparator_W12) #

#   Propagate Constraints from cell FPADDSUB/last_rotate/                      \
(Rotate_Mux_Array_SWR55_0) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[54].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_0) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[53].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_1) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[52].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_2) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[51].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_3) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[50].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_4) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[49].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_5) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[48].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_6) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[47].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_7) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[46].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_8) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[45].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_9) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[44].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_10) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[43].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_11) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[42].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_12) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[41].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_13) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[40].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_14) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[39].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_15) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[38].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_16) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[37].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_17) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[36].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_18) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[35].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_19) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[34].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_20) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[33].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_21) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[32].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_22) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[31].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_23) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[30].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_24) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[29].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_25) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[28].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_26) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[26].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_27) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_28) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_29) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_30) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_31) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_32) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_33) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_34) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_35) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_36) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_37) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_38) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_39) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_40) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_41) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_42) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_43) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_44) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_45) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_46) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_47) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_48) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_49) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_50) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_51) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_52) #

#   Propagate Constraints from cell                                            \
FPADDSUB/last_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux/                      \
(Multiplexer_AC_W1_53) #

#   Propagate Constraints from cell                                            \
FPADDSUB/shift_mux_array2[5].shift_mux_array/ (shift_mux_array_SWR55_LEVEL5) #

#   Propagate Constraints from cell                                            \
FPADDSUB/shift_mux_array2[4].shift_mux_array/ (shift_mux_array_SWR55_LEVEL4) #

#   Propagate Constraints from cell                                            \
FPADDSUB/shift_mux_array2[3].shift_mux_array/ (shift_mux_array_SWR55_LEVEL3) #

#   Propagate Constraints from cell                                            \
FPADDSUB/shift_mux_array2[2].shift_mux_array/ (shift_mux_array_SWR55_LEVEL2) #

#   Propagate Constraints from cell FPADDSUB/SFT2FRMT_STAGE_FLAGS/             \
(RegisterAdd_W3_3) #

#   Propagate Constraints from cell FPADDSUB/SFT2FRMT_STAGE_VARS/              \
(RegisterAdd_W17) #

#   Propagate Constraints from cell FPADDSUB/SHT2_STAGE_FLAGS/                 \
(RegisterAdd_W3_4) #

#   Propagate Constraints from cell FPADDSUB/SHT2_STAGE_SHFTVARS2/             \
(RegisterAdd_W2_0) #

#   Propagate Constraints from cell FPADDSUB/SHT2_STAGE_SHFTVARS1/             \
(RegisterAdd_W6_0) #

#   Propagate Constraints from cell FPADDSUB/SHT2_SHIFT_DATA/                  \
(RegisterAdd_W55_2) #

#   Propagate Constraints from cell FPADDSUB/SHT2_STAGE_DMP/                   \
(RegisterAdd_W63_1) #

#   Propagate Constraints from cell                                            \
FPADDSUB/shift_mux_array1[1].shift_mux_array/ (shift_mux_array_SWR55_LEVEL1) #

#   Propagate Constraints from cell                                            \
FPADDSUB/shift_mux_array1[0].shift_mux_array/ (shift_mux_array_SWR55_LEVEL0) #

#   Propagate Constraints from cell FPADDSUB/first_rotate/                     \
(Rotate_Mux_Array_SWR55_1) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[54].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_54) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[53].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_55) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[52].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_56) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[51].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_57) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[50].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_58) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[49].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_59) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[48].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_60) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[47].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_61) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[46].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_62) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[45].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_63) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[44].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_64) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[43].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_65) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[42].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_66) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[41].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_67) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[40].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_68) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[39].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_69) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[38].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_70) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[37].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_71) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[36].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_72) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[35].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_73) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[34].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_74) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[33].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_75) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[32].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_76) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[31].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_77) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[30].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_78) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[29].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_79) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[28].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_80) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[26].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_81) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_82) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_83) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_84) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_85) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_86) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_87) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_88) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_89) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_90) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_91) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_92) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_93) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_94) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_95) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_96) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux/                    \
(Multiplexer_AC_W1_97) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_98) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_99) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_100) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_101) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_102) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_103) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_104) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_105) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_106) #

#   Propagate Constraints from cell                                            \
FPADDSUB/first_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux/                     \
(Multiplexer_AC_W1_107) #

#   Propagate Constraints from cell FPADDSUB/b_shftr_idat_mux_SHT1/            \
(Multiplexer_AC_W55) #

#   Propagate Constraints from cell FPADDSUB/SHT1_STAGE_FLAGS/                 \
(RegisterAdd_W3_5) #

#   Propagate Constraints from cell FPADDSUB/SHT1_STAGE_sft_amount/            \
(RegisterAdd_W6_1) #

#   Propagate Constraints from cell FPADDSUB/SHT1_STAGE_DmP_mant/              \
(RegisterAdd_W52) #

#   Propagate Constraints from cell FPADDSUB/SHT1_STAGE_DMP/                   \
(RegisterAdd_W63_2) #

#   Propagate Constraints from cell FPADDSUB/EXP_STAGE_FLAGS/                  \
(RegisterAdd_W3_6) #

#   Propagate Constraints from cell FPADDSUB/EXP_STAGE_DmP/                    \
(RegisterAdd_W63_3) #

#   Propagate Constraints from cell FPADDSUB/EXP_STAGE_DMP/                    \
(RegisterAdd_W63_4) #

#   Propagate Constraints from cell FPADDSUB/result_sign_bit/ (sgn_result) #

#   Propagate Constraints from cell FPADDSUB/Op_verification/ (xor_tri_W64) #

#   Propagate Constraints from cell FPADDSUB/MuxXY/ (MultiplexTxT_W63) #

#   Propagate Constraints from cell FPADDSUB/Magnitude_Comparator/             \
(Comparator_W63) #

#   Propagate Constraints from cell FPADDSUB/INPUT_STAGE_FLAGS/                \
(RegisterAdd_W1_2) #

#   Propagate Constraints from cell FPADDSUB/INPUT_STAGE_OPERANDY/             \
(RegisterAdd_W64_2) #

#   Propagate Constraints from cell FPADDSUB/INPUT_STAGE_OPERANDX/             \
(RegisterAdd_W64_3) #

#   Propagate Constraints from cell FPADDSUB/inst_ShiftRegister/               \
(ShiftRegister_W7) #

#   Propagate Constraints from cell FPADDSUB/inst_FSM_INPUT_ENABLE/            \
(FSM_INPUT_ENABLE) #

#   Propagate Constraints from cell FPMULT/                                    \
(FPU_Multiplication_Function_W64_EW11_SW52) #

#   Propagate Constraints from cell FPMULT/final_result_ieee_Module/           \
(Tenth_Phase_W64_EW11_SW52) #

#   Propagate Constraints from cell                                            \
FPMULT/final_result_ieee_Module/Final_Result_IEEE/ (RegisterAdd_W64_0) #

#   Propagate Constraints from cell FPMULT/final_result_ieee_Module/Sgf_Mux/   \
(Multiplexer_AC_W52_1) #

#   Propagate Constraints from cell FPMULT/final_result_ieee_Module/Exp_Mux/   \
(Multiplexer_AC_W11_1) #

#   Propagate Constraints from cell FPMULT/final_result_ieee_Module/Sign_Mux/  \
(Mux_3x1_W1_1) #

#   Propagate Constraints from cell FPMULT/Adder_M/ (Adder_Round_SW53) #

#   Propagate Constraints from cell FPMULT/Adder_M/Add_overflow_Result/        \
(RegisterAdd_W1_0) #

#   Propagate Constraints from cell FPMULT/Adder_M/Add_Subt_Result/            \
(RegisterAdd_W53) #

#   Propagate Constraints from cell FPMULT/Adder_M/A_operation/ (adder_W53) #

#   Propagate Constraints from cell FPMULT/Round_Decoder/                      \
(Round_decoder_M_SW52) #

#   Propagate Constraints from cell FPMULT/Round_Decoder/Rounding_Deco/        \
(Deco_Round_Mult) #

#   Propagate Constraints from cell FPMULT/Round_Decoder/OR_info_reg/          \
(OR_Module_W52) #

#   Propagate Constraints from cell FPMULT/Barrel_Shifter_module/              \
(Barrel_Shifter_M_SW53) #

#   Propagate Constraints from cell FPMULT/Barrel_Shifter_module/Output_Reg/   \
(RegisterMult_W53) #

#   Propagate Constraints from cell                                            \
FPMULT/Barrel_Shifter_module/shift_mux_array/ (shift_mux_array_SWR53_LEVEL0) #

#   Propagate Constraints from cell FPMULT/Barrel_Shifter_D_I_mux/             \
(Multiplexer_AC_W53) #

#   Propagate Constraints from cell FPMULT/Sgf_operation/                      \
(Simple_KOA_STAGE_1_SW53) #

#   Propagate Constraints from cell FPMULT/Sgf_operation/ODD1.finalreg/        \
(RegisterAdd_W106) #

#   Propagate Constraints from cell FPMULT/Sgf_operation/ODD1.middle/          \
(mult_SW28) #

#   Propagate Constraints from cell FPMULT/Sgf_operation/ODD1.right/           \
(mult_SW27) #

#   Propagate Constraints from cell FPMULT/Sgf_operation/ODD1.left/            \
(mult_SW26) #

#   Propagate Constraints from cell FPMULT/Sign_operation/ (XOR_M) #

#   Propagate Constraints from cell FPMULT/Exp_module/ (Exp_Operation_m_EW11) #

#   Propagate Constraints from cell FPMULT/Exp_module/Underflow_m/             \
(RegisterMult_W1_0) #

#   Propagate Constraints from cell FPMULT/Exp_module/Exp_unflow_Comparator_m/ \
(Comparator_Less_W12_1) #

#   Propagate Constraints from cell FPMULT/Exp_module/Oflow_A_m/               \
(RegisterMult_W1_1) #

#   Propagate Constraints from cell FPMULT/Exp_module/exp_result_m/            \
(RegisterMult_W12) #

#   Propagate Constraints from cell FPMULT/Exp_module/exp_add_subt_m/          \
(add_sub_carry_out_W12) #

#   Propagate Constraints from cell FPMULT/Exp_Oper_B_mux/ (Mux_3x1_W11) #

#   Propagate Constraints from cell FPMULT/Exp_Oper_A_mux/                     \
(Multiplexer_AC_W12) #

#   Propagate Constraints from cell FPMULT/Zero_Result_Detect/                 \
(Zero_InfMult_Unit_W64) #

#   Propagate Constraints from cell FPMULT/Zero_Result_Detect/Zero_Info_Mult/  \
(RegisterAdd_W1_1) #

#   Propagate Constraints from cell FPMULT/Zero_Result_Detect/Data_B_Comp/     \
(Comparator_Equal_S63_0) #

#   Propagate Constraints from cell FPMULT/Zero_Result_Detect/Data_A_Comp/     \
(Comparator_Equal_S63_1) #

#   Propagate Constraints from cell FPMULT/Operands_load_reg/                  \
(First_Phase_M_W64) #

#   Propagate Constraints from cell FPMULT/Operands_load_reg/YMRegister/       \
(RegisterMult_W64_0) #

#   Propagate Constraints from cell FPMULT/Operands_load_reg/XMRegister/       \
(RegisterMult_W64_1) #

#   Propagate Constraints from cell FPMULT/Sel_B/ (RegisterAdd_W2_1) #

#   Propagate Constraints from cell FPMULT/Sel_C/ (RegisterAdd_W1_3) #

#   Propagate Constraints from cell FPMULT/Sel_A/ (RegisterAdd_W1_4) #

#   Propagate Constraints from cell FPMULT/FS_Module/ (FSM_Mult_Function) #

#   Propagate Constraints from cell mux_data_in2/ (Mux_2x1_W64_0) #

#   Propagate Constraints from cell mux_data_in1/ (Mux_2x1_W64_1) #

#   Propagate Constraints from cell mux_operation_add_cordic/ (Mux_2x1_W1_6) #

#   Propagate Constraints from cell mux_beg_addsubt/ (Mux_2x1_W1_7) #

#   Propagate Constraints from cell deco_operation/ (deco_op) #

#   Propagate Constraints from cell demux_ack_op/ (demux_1x3_2) #

#   Propagate Constraints from cell demux_beg_op/ (demux_1x3_3) #

#   Propagate Constraints from cell NaN_dff/ (d_ff_en_W1) #

#   Propagate Constraints from cell BLKNaN2.NaN_flag_64/ (NaN_mod_64) #

#   Propagate Constraints from cell reg_dataB/ (d_ff_en_W64_0) #

#   Propagate Constraints from cell reg_dataA/ (d_ff_en_W64_1) #

#   Propagate Constraints from cell operation_dff/ (d_ff_en_W2) #
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Nov  1 20:39:03 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     75
    Multiply driven inputs (LINT-6)                                70
    Unconnected ports (LINT-28)                                     2
    Feedthrough (LINT-29)                                           2
    Shorted outputs (LINT-31)                                       1

Cells                                                             403
    Cells do not drive (LINT-1)                                     6
    Connected to power or ground (LINT-32)                        381
    Nets connected to multiple pins on same cell (LINT-33)         16

Nets                                                                9
    Unloaded nets (LINT-2)                                          9

Tristate                                                           69
    A tristate bus has a non tri-state driver (LINT-34)            69
--------------------------------------------------------------------------------

Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'add_sub_carry_out_W12', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'add_sub_carry_out_W12', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'zero_flag' driven by pin 'FPADDSUB/zero_flag' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'ack_fsm_addsubt' driven by pin 'demux_ack_op/ch1' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'FPADDSUB/shift_value_SHT2_EWR[0]' driven by pin 'FPADDSUB/SHT2_STAGE_SHFTVARS1/Q[0]' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'FPADDSUB/shift_value_SHT2_EWR[1]' driven by pin 'FPADDSUB/SHT2_STAGE_SHFTVARS1/Q[1]' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'FPADDSUB/DmP_EXP_EWSW[58]' driven by pin 'FPADDSUB/EXP_STAGE_DmP/Q[58]' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'FPADDSUB/DmP_EXP_EWSW[59]' driven by pin 'FPADDSUB/EXP_STAGE_DmP/Q[59]' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'FPADDSUB/DmP_EXP_EWSW[60]' driven by pin 'FPADDSUB/EXP_STAGE_DmP/Q[60]' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'FPADDSUB/DmP_EXP_EWSW[61]' driven by pin 'FPADDSUB/EXP_STAGE_DmP/Q[61]' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'FPADDSUB/DmP_EXP_EWSW[62]' driven by pin 'FPADDSUB/EXP_STAGE_DmP/Q[62]' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'operation[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'operation[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'region_flag[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'region_flag[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'd_ff_en_W2', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W1', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'Rotate_Mux_Array_SWR55_1', input port 'Data_i[27]' is connected directly to output port 'Data_o[27]'. (LINT-29)
Warning: In design 'Rotate_Mux_Array_SWR55_0', input port 'Data_i[27]' is connected directly to output port 'Data_o[27]'. (LINT-29)
Warning: In design 'FSM_Mult_Function', output port 'load_1_o' is connected directly to output port 'ctrl_select_a_o'. (LINT-31)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'operation_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'reg_dataA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'reg_dataB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'NaN_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Sel_A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Sel_C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_A_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[4]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[2]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[1]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_module' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[52]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[52]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[52]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[51]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[50]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[49]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[48]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[47]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[46]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[45]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[44]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[43]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[42]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[41]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[40]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[39]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[38]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[37]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[36]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[35]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[34]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[33]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[32]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[31]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[30]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[29]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[28]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[27]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[26]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[19]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[18]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[17]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[16]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 0. 
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'b_shftr_idat_mux_SHT1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[54]' is connected to logic 1. 
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'b_shftr_idat_mux_SHT1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[1]' is connected to logic 0. 
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'b_shftr_idat_mux_SHT1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[0]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[62]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[61]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[60]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[59]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[58]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[57]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[56]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[55]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[54]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[53]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[52]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[51]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[50]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[49]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[48]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[47]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[46]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[45]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[44]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[43]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[42]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[41]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[40]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[39]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[38]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[37]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[36]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[35]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[34]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[33]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[32]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[31]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[62]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[61]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[60]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[59]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[58]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[57]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[56]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[55]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[54]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[53]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[52]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[51]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[50]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[49]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[48]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[47]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[46]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[45]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[44]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[43]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[42]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[41]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[40]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[39]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[38]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[37]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[36]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[35]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[34]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[33]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[32]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[31]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[0]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 1. 
Warning: In design 'Barrel_Shifter_M_SW53', a pin on submodule 'shift_mux_array' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_shift_i' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[51]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[50]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[49]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[48]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[47]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[46]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[45]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[44]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[43]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[42]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[41]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[40]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[39]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[38]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[37]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[36]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[35]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[34]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[33]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[32]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[31]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[30]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[29]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[28]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[27]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[26]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[25]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[24]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[23]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[22]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[21]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[20]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[19]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[18]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[17]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[16]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[15]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[14]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[13]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[12]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[11]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[51]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[50]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[49]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[48]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[47]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[46]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[45]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[44]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[43]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[42]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[41]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[40]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[39]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[38]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[37]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[36]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[35]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[34]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[33]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[32]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[31]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[30]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[29]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[28]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[27]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[26]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[25]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[24]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[23]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[22]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[21]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[20]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[19]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[18]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[17]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[16]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[15]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[14]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[13]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[12]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[11]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[10]', 'D2[10]'', 'D2[9]', 'D2[8]', 'D2[7]', 'D2[6]', 'D2[5]', 'D2[4]', 'D2[3]', 'D2[2]', 'D2[1]'.
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[9]', 'D1[8]'', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]', 'D2[0]'.
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Sgf_operation'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_A_i[52]', 'Data_B_i[52]''.
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[52]', 'Data_B_i[51]'', 'Data_B_i[50]', 'Data_B_i[49]', 'Data_B_i[48]', 'Data_B_i[47]', 'Data_B_i[46]', 'Data_B_i[45]', 'Data_B_i[44]', 'Data_B_i[43]', 'Data_B_i[42]', 'Data_B_i[41]', 'Data_B_i[40]', 'Data_B_i[39]', 'Data_B_i[38]', 'Data_B_i[37]', 'Data_B_i[36]', 'Data_B_i[35]', 'Data_B_i[34]', 'Data_B_i[33]', 'Data_B_i[32]', 'Data_B_i[31]', 'Data_B_i[30]', 'Data_B_i[29]', 'Data_B_i[28]', 'Data_B_i[27]', 'Data_B_i[26]', 'Data_B_i[25]', 'Data_B_i[24]', 'Data_B_i[23]', 'Data_B_i[22]', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[19]', 'Data_B_i[18]', 'Data_B_i[17]', 'Data_B_i[16]', 'Data_B_i[15]', 'Data_B_i[14]', 'Data_B_i[13]', 'Data_B_i[12]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[3]', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B_i[5]', 'Data_B_i[4]'', 'Data_B_i[2]'.
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', the same net is connected to more than one pin on submodule 'b_shftr_idat_mux_SHT1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D0[1]', 'D0[0]''.
Warning: In design 'Zero_InfMult_Unit_W64', the same net is connected to more than one pin on submodule 'Data_A_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[62]', 'Data_B[61]'', 'Data_B[60]', 'Data_B[59]', 'Data_B[58]', 'Data_B[57]', 'Data_B[56]', 'Data_B[55]', 'Data_B[54]', 'Data_B[53]', 'Data_B[52]', 'Data_B[51]', 'Data_B[50]', 'Data_B[49]', 'Data_B[48]', 'Data_B[47]', 'Data_B[46]', 'Data_B[45]', 'Data_B[44]', 'Data_B[43]', 'Data_B[42]', 'Data_B[41]', 'Data_B[40]', 'Data_B[39]', 'Data_B[38]', 'Data_B[37]', 'Data_B[36]', 'Data_B[35]', 'Data_B[34]', 'Data_B[33]', 'Data_B[32]', 'Data_B[31]', 'Data_B[30]', 'Data_B[29]', 'Data_B[28]', 'Data_B[27]', 'Data_B[26]', 'Data_B[25]', 'Data_B[24]', 'Data_B[23]', 'Data_B[22]', 'Data_B[21]', 'Data_B[20]', 'Data_B[19]', 'Data_B[18]', 'Data_B[17]', 'Data_B[16]', 'Data_B[15]', 'Data_B[14]', 'Data_B[13]', 'Data_B[12]', 'Data_B[11]', 'Data_B[10]', 'Data_B[9]', 'Data_B[8]', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Zero_InfMult_Unit_W64', the same net is connected to more than one pin on submodule 'Data_B_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_A[62]', 'Data_A[61]'', 'Data_A[60]', 'Data_A[59]', 'Data_A[58]', 'Data_A[57]', 'Data_A[56]', 'Data_A[55]', 'Data_A[54]', 'Data_A[53]', 'Data_A[52]', 'Data_A[51]', 'Data_A[50]', 'Data_A[49]', 'Data_A[48]', 'Data_A[47]', 'Data_A[46]', 'Data_A[45]', 'Data_A[44]', 'Data_A[43]', 'Data_A[42]', 'Data_A[41]', 'Data_A[40]', 'Data_A[39]', 'Data_A[38]', 'Data_A[37]', 'Data_A[36]', 'Data_A[35]', 'Data_A[34]', 'Data_A[33]', 'Data_A[32]', 'Data_A[31]', 'Data_A[30]', 'Data_A[29]', 'Data_A[28]', 'Data_A[27]', 'Data_A[26]', 'Data_A[25]', 'Data_A[24]', 'Data_A[23]', 'Data_A[22]', 'Data_A[21]', 'Data_A[20]', 'Data_A[19]', 'Data_A[18]', 'Data_A[17]', 'Data_A[16]', 'Data_A[15]', 'Data_A[14]', 'Data_A[13]', 'Data_A[12]', 'Data_A[11]', 'Data_A[10]', 'Data_A[9]', 'Data_A[8]', 'Data_A[7]', 'Data_A[6]', 'Data_A[5]', 'Data_A[4]', 'Data_A[3]', 'Data_A[2]', 'Data_A[1]', 'Data_A[0]'.
Warning: In design 'Exp_Operation_m_EW11', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[11]', 'Data_B[10]''.
Warning: In design 'Exp_Operation_m_EW11', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B[9]', 'Data_B[8]'', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Tenth_Phase_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Exp_Mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[10]', 'D1[9]'', 'D1[8]', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'Tenth_Phase_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Sgf_Mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[51]', 'D1[50]'', 'D1[49]', 'D1[48]', 'D1[47]', 'D1[46]', 'D1[45]', 'D1[44]', 'D1[43]', 'D1[42]', 'D1[41]', 'D1[40]', 'D1[39]', 'D1[38]', 'D1[37]', 'D1[36]', 'D1[35]', 'D1[34]', 'D1[33]', 'D1[32]', 'D1[31]', 'D1[30]', 'D1[29]', 'D1[28]', 'D1[27]', 'D1[26]', 'D1[25]', 'D1[24]', 'D1[23]', 'D1[22]', 'D1[21]', 'D1[20]', 'D1[19]', 'D1[18]', 'D1[17]', 'D1[16]', 'D1[15]', 'D1[14]', 'D1[13]', 'D1[12]', 'D1[11]', 'D1[10]', 'D1[9]', 'D1[8]', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'FORMATTER_EW12', the same net is connected to more than one pin on submodule 'GTComparator'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B[11]', 'Data_B[10]'', 'Data_B[9]', 'Data_B[8]', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]'.
Warning: In design 'FORMATTER_EW12', the same net is connected to more than one pin on submodule 'LTComparator'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[11]', 'Data_B[10]'', 'Data_B[9]', 'Data_B[8]', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]'.
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Exp_Mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[9]', 'D1[8]'', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Sgf_Mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[51]', 'D1[50]'', 'D1[49]', 'D1[48]', 'D1[47]', 'D1[46]', 'D1[45]', 'D1[44]', 'D1[43]', 'D1[42]', 'D1[41]', 'D1[40]', 'D1[39]', 'D1[38]', 'D1[37]', 'D1[36]', 'D1[35]', 'D1[34]', 'D1[33]', 'D1[32]', 'D1[31]', 'D1[30]', 'D1[29]', 'D1[28]', 'D1[27]', 'D1[26]', 'D1[25]', 'D1[24]', 'D1[23]', 'D1[22]', 'D1[21]', 'D1[20]', 'D1[19]', 'D1[18]', 'D1[17]', 'D1[16]', 'D1[15]', 'D1[14]', 'D1[13]', 'D1[12]', 'D1[11]', 'D1[10]', 'D1[9]', 'D1[8]', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ready_mult' has non three-state driver 'FPMULT/FS_Module/C229/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ready_add_subt' has non three-state driver 'FPADDSUB/Ready_reg/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[0]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[1]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[2]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[3]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[4]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[5]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[6]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[7]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[8]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[9]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[10]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[11]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[12]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[13]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[14]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[15]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[16]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[17]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[18]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[19]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[20]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[21]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[22]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[23]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[24]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[25]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[26]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[27]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[28]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[29]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[30]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[31]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[32]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[32]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[33]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[33]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[34]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[34]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[35]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[35]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[36]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[36]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[37]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[37]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[38]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[38]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[39]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[39]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[40]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[40]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[41]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[41]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[42]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[42]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[43]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[43]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[44]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[44]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[45]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[45]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[46]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[46]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[47]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[47]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[48]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[48]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[49]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[49]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[50]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[50]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[51]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[51]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[52]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[52]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[53]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[53]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[54]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[54]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[55]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[55]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[56]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[56]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[57]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[57]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[58]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[58]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[59]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[59]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[60]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[60]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[61]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[61]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[62]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[62]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[63]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[63]/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'op_mod_cordic' has non three-state driver 'deco_operation/U4/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ack_fsm_cordic' has non three-state driver 'demux_ack_op/C27/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'beg_fsm_cordic' has non three-state driver 'demux_beg_op/C27/Z_0'. (LINT-34)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 556 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BLKNaN2.NaN_flag_64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/FS_Module before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sel_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sel_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Operands_load_reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Zero_Result_Detect before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_Oper_A_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_Oper_B_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_module before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sign_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sgf_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Barrel_Shifter_D_I_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Barrel_Shifter_module before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Round_Decoder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Adder_M before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/final_result_ieee_Module before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/inst_FSM_INPUT_ENABLE before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/inst_ShiftRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/INPUT_STAGE_OPERANDX before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/Magnitude_Comparator before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/MuxXY before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/Op_verification before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/result_sign_bit before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/EXP_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/EXP_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT1_STAGE_DmP_mant before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT1_STAGE_sft_amount before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/b_shftr_idat_mux_SHT1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/shift_mux_array1[0].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/shift_mux_array1[1].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT2_SHIFT_DATA before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SFT2FRMT_STAGE_VARS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/shift_mux_array2[2].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/shift_mux_array2[3].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/shift_mux_array2[4].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/shift_mux_array2[5].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/array_comparators before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/NRM_STAGE_DMP_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/LZD_DOUBLE.Codec_64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/inst_FRMT_STAGE before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/Ready_reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/INPUT_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sel_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT2_STAGE_SHFTVARS2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/FRMT_STAGE_DATAOUT before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/INPUT_STAGE_OPERANDY before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SGF_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT2_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT1_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/EXP_STAGE_DmP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/FRMT_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/NRM_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SGF_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SFT2FRMT_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT2_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT1_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SHT2_STAGE_SHFTVARS1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/NRM_STAGE_Raw_mant before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/SGF_STAGE_DmP_mant before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Operands_load_reg/XMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Zero_Result_Detect/Data_A_Comp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_module/exp_add_subt_m before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_module/exp_result_m before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_module/Oflow_A_m before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_module/Exp_unflow_Comparator_m before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sgf_operation/ODD1.left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sgf_operation/ODD1.right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sgf_operation/ODD1.middle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Sgf_operation/ODD1.finalreg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Barrel_Shifter_module/shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Barrel_Shifter_module/Output_Reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Round_Decoder/OR_info_reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Round_Decoder/Rounding_Deco before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Adder_M/A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Adder_M/Add_Subt_Result before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/final_result_ieee_Module/Sign_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/final_result_ieee_Module/Exp_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/final_result_ieee_Module/Sgf_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/array_comparators/GTComparator before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Adder_M/Add_overflow_Result before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Zero_Result_Detect/Zero_Info_Mult before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/final_result_ieee_Module/Final_Result_IEEE before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Operands_load_reg/YMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Zero_Result_Detect/Data_B_Comp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPMULT/Exp_module/Underflow_m before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/array_comparators/LTComparator before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/inst_FRMT_STAGE/Sign_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/inst_FRMT_STAGE/Exp_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/inst_FRMT_STAGE/Sgf_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[54].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[53].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[52].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[51].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[50].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[49].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[48].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[47].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[46].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[45].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[44].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[43].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[42].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[41].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[40].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[39].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[38].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[37].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[36].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[35].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[34].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[33].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[32].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[31].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[30].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[29].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[28].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[26].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/last_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[54].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[53].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[52].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[51].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[50].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[49].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[48].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[47].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[46].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[45].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[44].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[43].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[42].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[41].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[40].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[39].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[38].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[37].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[36].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[35].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[34].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[33].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[32].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[31].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[30].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[29].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[28].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[26].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FPADDSUB/first_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping 199 of 216 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6'
Information: Added key list 'DesignWare' to design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6'. (DDB-72)
 Implement Synthetic for 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6'.
  Processing 'FPU_Multiplication_Function_W64_EW11_SW52'
Information: Added key list 'DesignWare' to design 'FPU_Multiplication_Function_W64_EW11_SW52'. (DDB-72)
 Implement Synthetic for 'FPU_Multiplication_Function_W64_EW11_SW52'.
  Processing 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'
  Processing 'd_ff_en_W64_0'
  Processing 'Mux_3x1_b_W64'
  Processing 'Mux_2x1_W64_0'
  Processing 'demux_1x3_3'
  Processing 'demux_1x3_2'
  Processing 'd_ff_en_W2'
  Processing 'Mux_2x1_W1_4'
  Processing 'deco_op'
  Processing 'd_ff_en_W1'
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'FPU_Multiplication_Function_W64_EW11_SW52_DP_OP_169J50_123_4229_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:07  183091.7      2.72     246.7     602.8                           230429.5312
    0:01:23  194958.7      0.13       8.5     806.7                           250842.3125
    0:01:23  194958.7      0.13       8.5     806.7                           250842.3125
    0:01:27  194690.9      0.13       7.3     821.0                           250671.4844

  Beginning WLM Backend Optimization
  --------------------------------------
    0:01:40  192693.6      1.35      94.0     813.6                           247583.3906
    0:01:45  194418.7      0.01       0.0     810.2                           251065.4062
    0:01:48  193027.7      0.00       0.0     808.4                           248449.5469
    0:01:48  193027.7      0.00       0.0     808.4                           248449.5469
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:48  193037.8      0.00       0.0     809.4                           248447.3281
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:55  194038.6      0.36       9.2     240.9 FPMULT/net2296529         249922.9062
    0:01:58  194578.6      0.33       8.8     101.8 FPMULT/net2295108         250537.9062
    0:02:01  195261.1      0.33       6.7      25.7 FPMULT/P_Sgf[17]          251529.3125
    0:02:04  196089.1      0.00       0.0       7.5                           252690.0938
    0:02:04  196089.1      0.00       0.0       7.5                           252690.0938


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:04  196089.1      0.00       0.0       7.5                           252690.0938
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:02:24  195023.5      0.00       0.0       7.1                           250166.1562
    0:02:24  195023.5      0.00       0.0       7.1                           250166.1562
    0:02:24  195023.5      0.00       0.0       7.1                           250166.1562
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:27  193763.5      0.00       0.0       7.1                           247712.9062

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:28  193763.5      0.00       0.0       7.1                           247712.9062
    0:02:32  192124.8      0.01       0.1       7.5                           244548.2656
    0:02:32  192132.0      0.00       0.0       7.5                           244563.2812
    0:02:32  192132.0      0.00       0.0       7.5                           244563.2812
    0:02:34  191983.7      0.00       0.0       7.5                           244219.4844
    0:02:39  191423.5      0.00       0.0       7.5                           243413.5469
    0:02:40  191289.6      0.00       0.0       0.4                           243310.9375
    0:02:40  191289.6      0.00       0.0       0.4                           243310.9375
    0:02:40  191289.6      0.00       0.0       0.4                           243310.9375
    0:02:40  191289.6      0.00       0.0       0.4                           243310.9375
    0:02:47  187719.8      0.00       0.0       0.5                           237199.0312
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'reg_dataB/clk': 1380 load(s), 1 driver(s), 1 inout(s)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Current design is 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Warning: In the design d_ff_en_W2, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[63]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[62]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[61]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[60]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[59]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[58]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[57]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[56]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[55]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[54]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[53]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[52]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[51]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[50]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[49]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[48]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[47]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[46]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[45]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[44]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[43]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[42]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[41]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[40]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[39]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[38]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[37]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[36]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[35]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[34]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[33]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[32]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[31]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[30]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[29]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[28]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[27]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[26]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[25]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[24]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[23]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[63]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[62]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[61]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[60]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[59]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[58]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[57]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[56]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[55]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[54]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[53]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[52]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[51]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[50]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[49]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[48]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[47]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[46]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[45]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[44]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[43]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[42]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[41]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[40]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[39]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[38]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[37]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[36]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[35]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[34]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[33]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[32]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[31]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[30]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[29]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[28]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[27]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[26]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[25]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[24]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[23]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/DOUBLE/FPU_Interface2_KOA_1STAGE_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Interface2_KOA_1STAGE_syn_mapped.ddc'.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/DOUBLE/FPU_Interface2_KOA_1STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_sintesis/DOUBLE/FPU_Interface2_KOA_1STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'.
Information: Building the design 'd_ff_en' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W64 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'NaN_mod_64'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'./source/NaN_mod_64.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'demux_1x3'. (HDL-193)

Statistics for case statements in always block at line 11 in file
	'./source/demux_1x3.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'd_ff_en_W64'. (OPT-1056)
Information: Uniquified 2 instances of design 'demux_1x3'. (OPT-1056)
Information: Uniquified 4 instances of design 'Mux_2x1_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux_2x1_W64'. (OPT-1056)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)

  Linking design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (33 designs)              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Interface2_RKOA_1STAGE_syn_unmapped.ddc'.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell mux_result_op/ (Mux_3x1_b_W64) #

#   Propagate Constraints from cell underflow_flag_mux/ (Mux_2x1_W1_4) #

#   Propagate Constraints from cell overflow_flag_mux/ (Mux_2x1_W1_5) #

#   Propagate Constraints from cell FPADDSUB/                                  \
(FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6) #

#   Propagate Constraints from cell FPMULT/                                    \
(FPU_Multiplication_Function_W64_EW11_SW52) #

#   Propagate Constraints from cell mux_data_in2/ (Mux_2x1_W64_0) #

#   Propagate Constraints from cell mux_data_in1/ (Mux_2x1_W64_1) #

#   Propagate Constraints from cell mux_operation_add_cordic/ (Mux_2x1_W1_6) #

#   Propagate Constraints from cell mux_beg_addsubt/ (Mux_2x1_W1_7) #

#   Propagate Constraints from cell deco_operation/ (deco_op) #

#   Propagate Constraints from cell demux_ack_op/ (demux_1x3_2) #

#   Propagate Constraints from cell demux_beg_op/ (demux_1x3_3) #

#   Propagate Constraints from cell NaN_dff/ (d_ff_en_W1) #

#   Propagate Constraints from cell BLKNaN2.NaN_flag_64/ (NaN_mod_64) #

#   Propagate Constraints from cell reg_dataB/ (d_ff_en_W64_0) #

#   Propagate Constraints from cell reg_dataA/ (d_ff_en_W64_1) #

#   Propagate Constraints from cell operation_dff/ (d_ff_en_W2) #
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Nov  1 20:42:05 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     74
    Multiply driven inputs (LINT-6)                                70
    Unconnected ports (LINT-28)                                     3
    Feedthrough (LINT-29)                                           1

Cells                                                               4
    Connected to power or ground (LINT-32)                          4

Nets                                                                2
    Unloaded nets (LINT-2)                                          2

Tristate                                                           69
    A tristate bus has a non tri-state driver (LINT-34)            69
--------------------------------------------------------------------------------

Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'zero_flag' driven by pin 'FPADDSUB/zero_flag' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'ack_fsm_addsubt' driven by pin 'demux_ack_op/ch1' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'operation[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'operation[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'region_flag[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'region_flag[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'd_ff_en_W2', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W1', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', port 'zero_flag' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W2', input port 'D[0]' is connected directly to output port 'Q[0]'. (LINT-29)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'operation_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'reg_dataA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'reg_dataB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'NaN_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ready_mult' has non three-state driver 'FPMULT/U3152/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ready_add_subt' has non three-state driver 'FPADDSUB/Ready_reg_Q_reg_0_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[0]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_0_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[1]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_1_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[2]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_2_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[3]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_3_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[4]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_4_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[5]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_5_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[6]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_6_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[7]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_7_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[8]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_8_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[9]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_9_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[10]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_10_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[11]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_11_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[12]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_12_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[13]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_13_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[14]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_14_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[15]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_15_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[16]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_16_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[17]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_17_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[18]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_18_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[19]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_19_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[20]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_20_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[21]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_21_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[22]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_22_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[23]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_23_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[24]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_24_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[25]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_25_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[26]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_26_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[27]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_27_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[28]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_28_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[29]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_29_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[30]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_30_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[31]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_31_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[32]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_32_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[33]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_33_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[34]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_34_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[35]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_35_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[36]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_36_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[37]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_37_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[38]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_38_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[39]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_39_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[40]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_40_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[41]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_41_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[42]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_42_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[43]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_43_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[44]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_44_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[45]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_45_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[46]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_46_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[47]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_47_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[48]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_48_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[49]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_49_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[50]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_50_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[51]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_51_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[52]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_52_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[53]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_53_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[54]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_54_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[55]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_55_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[56]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_56_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[57]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_57_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[58]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_58_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[59]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_59_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[60]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_60_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[61]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_61_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[62]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_62_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[63]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_63_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'op_mod_cordic' has non three-state driver 'deco_operation/U4/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ack_fsm_cordic' has non three-state driver 'demux_ack_op/C27/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'beg_fsm_cordic' has non three-state driver 'demux_beg_op/C27/Z_0'. (LINT-34)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 149 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BLKNaN2.NaN_flag_64 before Pass 1 (OPT-776)
Information: Ungrouping 1 of 18 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPU_Multiplication_Function_W64_EW11_SW52'
  Processing 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6'
  Processing 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'
  Processing 'd_ff_en_W64_0'
  Processing 'Mux_3x1_b_W64'
  Processing 'Mux_2x1_W64_0'
  Processing 'demux_1x3_3'
  Processing 'demux_1x3_2'
  Processing 'Mux_2x1_W1_4'
  Processing 'deco_op'
  Processing 'd_ff_en_W2'
  Processing 'd_ff_en_W1'
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)

  Beginning Constant Register Removal
  -----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:33  424856.2      0.11      10.1    1750.8                           590088.0000
    0:03:33  424856.2      0.11      10.1    1750.8                           590088.0000

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:03:59  237705.1      1.88     216.4    1500.8                           296059.8750
    0:04:11  247314.2      0.00       0.0    1635.7                           311464.2188
    0:04:11  247314.2      0.00       0.0    1635.7                           311464.2188
    0:04:17  247250.9      0.13       0.9    1635.3                           311363.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:04:32  245134.1      0.43       5.5    1634.0                           307748.7500
    0:04:35  244473.1      0.00       0.0    1631.8                           306903.6562
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:39  241626.2      0.00       0.0    1630.3                           301642.1250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:04:47  243506.9      0.62      22.0    1058.4 FPADDSUB/net2434213       303985.0312
    0:04:50  245616.5      0.38      12.4     432.4 FPMULT/net2425535         306812.5625
    0:04:52  246100.3      0.34       9.5     307.4 FPMULT/net2437512         307335.8438
    0:04:55  246352.3      0.34       9.6     266.4 FPADDSUB/net2387648       307492.3750
    0:04:58  246345.1      0.33      10.3     248.4 FPADDSUB/net2383204       307183.3750
    0:05:02  248146.6      0.00       0.0       4.0                           309364.8750
    0:05:02  248146.6      0.00       0.0       4.0                           309364.8750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:02  248146.6      0.00       0.0       4.0                           309364.8750
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:05:29  246175.2      0.00       0.0     210.3                           305918.9375
    0:05:29  246175.2      0.00       0.0     210.3                           305918.9375
    0:05:29  246175.2      0.00       0.0     210.3                           305918.9375
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:33  243947.5      0.00       0.0     210.3                           301918.3438

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:34  243947.5      0.00       0.0     210.3                           301918.3438
    0:05:39  241503.8      0.00       0.0     210.3                           298164.8750
    0:05:39  241503.8      0.00       0.0     210.3                           298164.8750
    0:05:39  241503.8      0.00       0.0     210.3                           298164.8750
    0:05:41  241213.0      0.00       0.0     210.3                           297509.6250
    0:05:46  240815.5      0.00       0.0     209.3                           296992.1875
    0:05:49  240397.9      0.00       0.0       0.0                           296137.0000
    0:05:49  240397.9      0.00       0.0       0.0                           296137.0000
    0:05:49  240397.9      0.00       0.0       0.0                           296137.0000
    0:05:49  240397.9      0.00       0.0       0.0                           296137.0000
    0:05:57  236259.4      0.00       0.0       0.0                           289540.8438
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'reg_dataB/clk': 2095 load(s), 1 driver(s), 1 inout(s)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Current design is 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Warning: In the design d_ff_en_W2, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[63]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[62]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[61]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[60]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[59]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[58]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[57]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[56]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[55]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[54]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[53]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[52]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[51]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[50]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[49]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[48]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[47]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[46]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[45]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[44]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[43]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[42]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[41]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[40]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[39]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[38]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[37]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[36]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[35]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[34]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[33]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[32]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[31]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[30]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[29]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[28]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[27]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[26]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[25]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[24]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[23]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[63]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[62]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[61]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[60]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[59]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[58]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[57]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[56]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[55]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[54]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[53]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[52]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[51]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[50]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[49]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[48]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[47]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[46]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[45]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[44]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[43]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[42]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[41]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[40]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[39]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[38]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[37]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[36]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[35]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[34]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[33]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[32]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[31]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[30]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[29]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[28]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[27]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[26]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[25]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[24]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[23]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/DOUBLE/FPU_Interface2_RKOA_1STAGE_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Interface2_RKOA_1STAGE_syn_mapped.ddc'.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/DOUBLE/FPU_Interface2_RKOA_1STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_sintesis/DOUBLE/FPU_Interface2_RKOA_1STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'.
Information: Building the design 'd_ff_en' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W64 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'NaN_mod_64'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'./source/NaN_mod_64.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'demux_1x3'. (HDL-193)

Statistics for case statements in always block at line 11 in file
	'./source/demux_1x3.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'd_ff_en_W64'. (OPT-1056)
Information: Uniquified 2 instances of design 'demux_1x3'. (OPT-1056)
Information: Uniquified 4 instances of design 'Mux_2x1_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux_2x1_W64'. (OPT-1056)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)

  Linking design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (33 designs)              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Interface2_DW_1STAGE_syn_unmapped.ddc'.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell mux_result_op/ (Mux_3x1_b_W64) #

#   Propagate Constraints from cell underflow_flag_mux/ (Mux_2x1_W1_4) #

#   Propagate Constraints from cell overflow_flag_mux/ (Mux_2x1_W1_5) #

#   Propagate Constraints from cell FPADDSUB/                                  \
(FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6) #

#   Propagate Constraints from cell FPMULT/                                    \
(FPU_Multiplication_Function_W64_EW11_SW52) #

#   Propagate Constraints from cell mux_data_in2/ (Mux_2x1_W64_0) #

#   Propagate Constraints from cell mux_data_in1/ (Mux_2x1_W64_1) #

#   Propagate Constraints from cell mux_operation_add_cordic/ (Mux_2x1_W1_6) #

#   Propagate Constraints from cell mux_beg_addsubt/ (Mux_2x1_W1_7) #

#   Propagate Constraints from cell deco_operation/ (deco_op) #

#   Propagate Constraints from cell demux_ack_op/ (demux_1x3_2) #

#   Propagate Constraints from cell demux_beg_op/ (demux_1x3_3) #

#   Propagate Constraints from cell NaN_dff/ (d_ff_en_W1) #

#   Propagate Constraints from cell BLKNaN2.NaN_flag_64/ (NaN_mod_64) #

#   Propagate Constraints from cell reg_dataB/ (d_ff_en_W64_0) #

#   Propagate Constraints from cell reg_dataA/ (d_ff_en_W64_1) #

#   Propagate Constraints from cell operation_dff/ (d_ff_en_W2) #
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Nov  1 20:48:20 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     75
    Multiply driven inputs (LINT-6)                                70
    Unconnected ports (LINT-28)                                     4
    Feedthrough (LINT-29)                                           1

Cells                                                               4
    Connected to power or ground (LINT-32)                          4

Nets                                                                2
    Unloaded nets (LINT-2)                                          2

Tristate                                                           69
    A tristate bus has a non tri-state driver (LINT-34)            69
--------------------------------------------------------------------------------

Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'zero_flag' driven by pin 'FPADDSUB/zero_flag' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'ack_fsm_addsubt' driven by pin 'demux_ack_op/ch1' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'operation[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'operation[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'region_flag[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'region_flag[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'd_ff_en_W2', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W2', port 'OUT1' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W1', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', port 'zero_flag' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W2', input port 'D[0]' is connected directly to output port 'Q[0]'. (LINT-29)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'operation_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'reg_dataA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'reg_dataB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'NaN_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ready_mult' has non three-state driver 'FPMULT/U13024/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ready_add_subt' has non three-state driver 'FPADDSUB/Ready_reg_Q_reg_0_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[0]' has non three-state driver 'FPADDSUB/U1263/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[1]' has non three-state driver 'FPADDSUB/U1290/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[2]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_2_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[3]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_3_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[4]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_4_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[5]' has non three-state driver 'FPADDSUB/U1265/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[6]' has non three-state driver 'FPADDSUB/U1264/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[7]' has non three-state driver 'FPADDSUB/U1267/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[8]' has non three-state driver 'FPADDSUB/U1266/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[9]' has non three-state driver 'FPADDSUB/U1269/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[10]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_10_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[11]' has non three-state driver 'FPADDSUB/U1268/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[12]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_12_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[13]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_13_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[14]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_14_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[15]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_15_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[16]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_16_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[17]' has non three-state driver 'FPADDSUB/U1284/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[18]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_18_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[19]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_19_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[20]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_20_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[21]' has non three-state driver 'FPADDSUB/U1291/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[22]' has non three-state driver 'FPADDSUB/U1282/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[23]' has non three-state driver 'FPADDSUB/U1292/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[24]' has non three-state driver 'FPADDSUB/U1283/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[25]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_25_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[26]' has non three-state driver 'FPADDSUB/U1288/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[27]' has non three-state driver 'FPADDSUB/U1277/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[28]' has non three-state driver 'FPADDSUB/U1281/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[29]' has non three-state driver 'FPADDSUB/U1333/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[30]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_30_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[31]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_31_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[32]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_32_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[33]' has non three-state driver 'FPADDSUB/U1285/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[34]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_34_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[35]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_35_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[36]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_36_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[37]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_37_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[38]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_38_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[39]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_39_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[40]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_40_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[41]' has non three-state driver 'FPADDSUB/U1270/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[42]' has non three-state driver 'FPADDSUB/U1271/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[43]' has non three-state driver 'FPADDSUB/U1287/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[44]' has non three-state driver 'FPADDSUB/U1289/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[45]' has non three-state driver 'FPADDSUB/U1286/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[46]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_46_/QN'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[47]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_47_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[48]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_48_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[49]' has non three-state driver 'FPADDSUB/U1278/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[50]' has non three-state driver 'FPADDSUB/U1279/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[51]' has non three-state driver 'FPADDSUB/U1320/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[52]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_52_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[53]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_53_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[54]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_54_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[55]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_55_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[56]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_56_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[57]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_57_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[58]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_58_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[59]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_59_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[60]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_60_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[61]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_61_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[62]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_62_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[63]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_63_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'op_mod_cordic' has non three-state driver 'deco_operation/U3/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ack_fsm_cordic' has non three-state driver 'demux_ack_op/C27/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'beg_fsm_cordic' has non three-state driver 'demux_beg_op/C27/Z_0'. (LINT-34)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 150 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BLKNaN2.NaN_flag_64 before Pass 1 (OPT-776)
Information: Ungrouping 1 of 18 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPU_Multiplication_Function_W64_EW11_SW52'
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2362' is removed because it is merged to 'R_1787'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_1421_RW_0' is removed because it is merged to 'R_1787'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_566' is removed because it is merged to 'R_1787'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2365' is removed because it is merged to 'R_1787'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2363' is removed because it is merged to 'R_342'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2368' is removed because it is merged to 'R_342'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_548' is removed because it is merged to 'R_342'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_1771' is removed because it is merged to 'R_342'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_362' is removed because it is merged to 'R_342'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2364' is removed because it is merged to 'R_342'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_1959' is removed because it is merged to 'R_2371'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_1491' is removed because it is merged to 'R_2371'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2369' is removed because it is merged to 'R_2371'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2332' is removed because it is merged to 'R_2371'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2180' is removed because it is merged to 'R_204'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_125' is removed because it is merged to 'R_204'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_263' is removed because it is merged to 'R_326'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_247' is removed because it is merged to 'R_235'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_37' is removed because it is merged to 'R_235'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2234' is removed because it is merged to 'R_2236'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_23' is removed because it is merged to 'R_2236'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2193' is removed because it is merged to 'R_255'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_202' is removed because it is merged to 'R_255'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2022' is removed because it is merged to 'R_2021'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_302' is removed because it is merged to 'R_2021'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2069' is removed because it is merged to 'R_345'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_28' is removed because it is merged to 'R_345'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2041' is removed because it is merged to 'R_2040'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2136' is removed because it is merged to 'R_2137'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_161' is removed because it is merged to 'R_225'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_31' is removed because it is merged to 'R_2028'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2117' is removed because it is merged to 'R_2028'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2118' is removed because it is merged to 'R_415'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2055' is removed because it is merged to 'R_2044'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2042' is removed because it is merged to 'R_41'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_7' is removed because it is merged to 'R_41'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_80' is removed because it is merged to 'R_79'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2038' is removed because it is merged to 'R_79'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_1569' is removed because it is merged to 'R_2034'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_220' is removed because it is merged to 'R_2032'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2035' is removed because it is merged to 'R_1570'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2070' is removed because it is merged to 'R_128'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_13' is removed because it is merged to 'R_128'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2173' is removed because it is merged to 'R_2172'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_448' is removed because it is merged to 'R_2195'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_249' is removed because it is merged to 'R_460'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2243' is removed because it is merged to 'R_2242'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_327' is removed because it is merged to 'R_2242'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_320' is removed because it is merged to 'R_2048'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_44' is removed because it is merged to 'R_2017'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_180' is removed because it is merged to 'R_183'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_291' is removed because it is merged to 'R_2188'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_294' is removed because it is merged to 'R_2194'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_212' is removed because it is merged to 'R_2194'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_285' is removed because it is merged to 'R_290'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_188' is removed because it is merged to 'R_2189'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_297' is removed because it is merged to 'R_190'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_289' is removed because it is merged to 'R_299'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_186' is removed because it is merged to 'R_299'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_461' is removed because it is merged to 'R_181'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2280' is removed because it is merged to 'R_463'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_81' is removed because it is merged to 'R_463'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2201' is removed because it is merged to 'R_2232'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_39' is removed because it is merged to 'R_40'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_193' is removed because it is merged to 'R_194'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_310' is removed because it is merged to 'R_311'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2241' is removed because it is merged to 'R_434'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2298' is removed because it is merged to 'R_89'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_21' is removed because it is merged to 'R_89'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2112' is removed because it is merged to 'R_2116'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_322' is removed because it is merged to 'R_123'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_87' is removed because it is merged to 'R_123'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_671' is removed because it is merged to 'R_670'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_654' is removed because it is merged to 'R_2011'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_287' is removed because it is merged to 'R_288'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_480' is removed because it is merged to 'R_479'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2050' is removed because it is merged to 'R_2049'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_410' is removed because it is merged to 'R_411'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_35' is removed because it is merged to 'R_411'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_1741' is removed because it is merged to 'R_1742'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_85' is removed because it is merged to 'R_86'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2054' is removed because it is merged to 'R_2053'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_369' is removed because it is merged to 'R_368'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_300' is removed because it is merged to 'R_301'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_330' is removed because it is merged to 'R_9'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2051' is removed because it is merged to 'R_9'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_324' is removed because it is merged to 'R_325'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_261' is removed because it is merged to 'R_325'. (OPT-1215)
  Processing 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6'
Information: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', the register 'R_2357' is removed because it is merged to 'R_2374'. (OPT-1215)
Information: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', the register 'R_2373' is removed because it is merged to 'R_2374'. (OPT-1215)
Information: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', the register 'R_2311' is removed because it is merged to 'R_2375'. (OPT-1215)
Information: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', the register 'R_1952' is removed because it is merged to 'R_2359'. (OPT-1215)
Information: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', the register 'R_1946' is removed because it is merged to 'R_2359'. (OPT-1215)
Information: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', the register 'R_1947' is removed because it is merged to 'R_2359'. (OPT-1215)
Information: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', the register 'R_1948' is removed because it is merged to 'R_2359'. (OPT-1215)
Information: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', the register 'R_1949' is removed because it is merged to 'R_2359'. (OPT-1215)
Information: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', the register 'R_1958' is removed because it is merged to 'R_2359'. (OPT-1215)
Information: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', the register 'R_468' is removed because it is merged to 'R_470'. (OPT-1215)
Information: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', the register 'R_4' is removed because it is merged to 'R_6'. (OPT-1215)
  Processing 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'
  Processing 'd_ff_en_W64_0'
  Processing 'Mux_3x1_b_W64'
  Processing 'Mux_2x1_W64_0'
  Processing 'demux_1x3_3'
  Processing 'demux_1x3_2'
  Processing 'Mux_2x1_W1_4'
  Processing 'deco_op'
  Processing 'd_ff_en_W2'
  Processing 'd_ff_en_W1'
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)

  Beginning Constant Register Removal
  -----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:17  404369.3      0.00       0.0    1509.7                           569307.6250
    0:02:17  404369.3      0.00       0.0    1509.7                           569307.6250

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:02:42  222533.3      2.29     211.9    1221.5                           278568.2812
    0:02:56  237070.1      0.00       0.0    1321.3                           302929.9375
    0:02:56  237070.1      0.00       0.0    1321.3                           302929.9375
    0:03:03  237042.7      0.02       0.0    1320.3                           302879.6250

  Beginning WLM Backend Optimization
  --------------------------------------
    0:03:18  234835.2      0.02       0.0    1320.5                           299090.6875
    0:03:20  234168.5      0.00       0.0    1319.2                           298207.6250
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:24  230708.2      0.00       0.0    1316.6                           292053.6562
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:03:31  232102.1      0.55      15.7     837.0 FPMULT/net2527181         294027.2188
    0:03:33  234421.9      0.33       7.1     285.0 FPADDSUB/net2538236       297193.9375
    0:03:36  235048.3      0.25       6.2     176.0 FPMULT/net2541289         297942.7500
    0:03:38  235306.1      0.22       4.9     126.0 FPMULT/net2541353         298179.5000
    0:03:41  236380.3      0.11       2.1       6.0 FPMULT/R_2315/D           299313.2188
    0:03:42  236666.9      0.00       0.0       5.0                           299697.8750
    0:03:42  236666.9      0.00       0.0       5.0                           299697.8750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:42  236666.9      0.00       0.0       5.0                           299697.8750
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:04:11  235116.0      0.00       0.0      19.0                           297252.6250
    0:04:11  235116.0      0.00       0.0      19.0                           297252.6250
    0:04:11  235116.0      0.00       0.0      19.0                           297252.6250
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:14  233049.6      0.00       0.0      19.0                           293418.7188

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:15  233049.6      0.00       0.0      19.0                           293418.7188
    0:04:20  230742.7      0.00       0.0      19.0                           289576.5312
    0:04:20  230755.7      0.00       0.0      19.0                           289598.8750
    0:04:20  230755.7      0.00       0.0      19.0                           289598.8750
    0:04:22  230446.1      0.00       0.0      19.0                           288995.0312
    0:04:28  230041.4      0.00       0.0      19.0                           288470.4062
    0:04:30  229525.9      0.00       0.0       0.0                           287520.5312
    0:04:30  229525.9      0.00       0.0       0.0                           287520.5312
    0:04:30  229525.9      0.00       0.0       0.0                           287520.5312
    0:04:30  229525.9      0.00       0.0       0.0                           287520.5312
    0:04:37  225869.8      0.00       0.0       0.1                           281618.8750
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'reg_dataB/clk': 1988 load(s), 1 driver(s), 1 inout(s)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Current design is 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Warning: In the design d_ff_en_W2, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[63]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[62]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[61]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[60]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[59]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[58]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[57]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[56]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[55]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[54]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[53]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[52]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[51]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[50]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[49]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[48]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[47]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[46]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[45]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[44]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[43]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[42]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[41]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[40]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[39]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[38]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[37]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[36]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[35]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[34]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[33]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[32]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[31]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[30]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[29]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[28]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[27]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[26]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[25]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[24]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[23]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[63]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[62]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[61]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[60]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[59]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[58]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[57]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[56]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[55]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[54]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[53]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[52]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[51]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[50]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[49]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[48]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[47]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[46]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[45]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[44]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[43]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[42]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[41]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[40]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[39]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[38]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[37]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[36]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[35]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[34]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[33]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[32]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[31]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[30]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[29]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[28]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[27]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[26]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[25]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[24]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[23]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/DOUBLE/FPU_Interface2_DW_1STAGE_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Interface2_DW_1STAGE_syn_mapped.ddc'.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/DOUBLE/FPU_Interface2_DW_1STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_sintesis/DOUBLE/FPU_Interface2_DW_1STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'.
Information: Building the design 'd_ff_en' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W64 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'NaN_mod_64'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'./source/NaN_mod_64.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'demux_1x3'. (HDL-193)

Statistics for case statements in always block at line 11 in file
	'./source/demux_1x3.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'd_ff_en_W64'. (OPT-1056)
Information: Uniquified 2 instances of design 'demux_1x3'. (OPT-1056)
Information: Uniquified 4 instances of design 'Mux_2x1_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux_2x1_W64'. (OPT-1056)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)

  Linking design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (33 designs)              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Interface2_KOA_2STAGE_syn_unmapped.ddc'.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell mux_result_op/ (Mux_3x1_b_W64) #

#   Propagate Constraints from cell underflow_flag_mux/ (Mux_2x1_W1_4) #

#   Propagate Constraints from cell overflow_flag_mux/ (Mux_2x1_W1_5) #

#   Propagate Constraints from cell FPADDSUB/                                  \
(FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6) #

#   Propagate Constraints from cell FPMULT/                                    \
(FPU_Multiplication_Function_W64_EW11_SW52) #

#   Propagate Constraints from cell mux_data_in2/ (Mux_2x1_W64_0) #

#   Propagate Constraints from cell mux_data_in1/ (Mux_2x1_W64_1) #

#   Propagate Constraints from cell mux_operation_add_cordic/ (Mux_2x1_W1_6) #

#   Propagate Constraints from cell mux_beg_addsubt/ (Mux_2x1_W1_7) #

#   Propagate Constraints from cell deco_operation/ (deco_op) #

#   Propagate Constraints from cell demux_ack_op/ (demux_1x3_2) #

#   Propagate Constraints from cell demux_beg_op/ (demux_1x3_3) #

#   Propagate Constraints from cell NaN_dff/ (d_ff_en_W1) #

#   Propagate Constraints from cell BLKNaN2.NaN_flag_64/ (NaN_mod_64) #

#   Propagate Constraints from cell reg_dataB/ (d_ff_en_W64_0) #

#   Propagate Constraints from cell reg_dataA/ (d_ff_en_W64_1) #

#   Propagate Constraints from cell operation_dff/ (d_ff_en_W2) #
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Nov  1 20:53:15 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     75
    Multiply driven inputs (LINT-6)                                70
    Unconnected ports (LINT-28)                                     4
    Feedthrough (LINT-29)                                           1

Cells                                                               4
    Connected to power or ground (LINT-32)                          4

Nets                                                                2
    Unloaded nets (LINT-2)                                          2

Tristate                                                           69
    A tristate bus has a non tri-state driver (LINT-34)            69
--------------------------------------------------------------------------------

Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'zero_flag' driven by pin 'FPADDSUB/zero_flag' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'ack_fsm_addsubt' driven by pin 'demux_ack_op/ch1' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'operation[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'operation[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'region_flag[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'region_flag[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'd_ff_en_W2', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W2', port 'OUT1' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W1', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', port 'zero_flag' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W2', input port 'D[0]' is connected directly to output port 'Q[0]'. (LINT-29)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'operation_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'reg_dataA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'reg_dataB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'NaN_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ready_mult' has non three-state driver 'FPMULT/U4048/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ready_add_subt' has non three-state driver 'FPADDSUB/Ready_reg_Q_reg_0_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[0]' has non three-state driver 'FPADDSUB/U1291/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[1]' has non three-state driver 'FPADDSUB/U1288/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[2]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_2_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[3]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_3_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[4]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_4_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[5]' has non three-state driver 'FPADDSUB/U1279/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[6]' has non three-state driver 'FPADDSUB/U1278/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[7]' has non three-state driver 'FPADDSUB/U1293/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[8]' has non three-state driver 'FPADDSUB/U1292/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[9]' has non three-state driver 'FPADDSUB/U1280/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[10]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_10_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[11]' has non three-state driver 'FPADDSUB/U1351/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[12]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_12_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[13]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_13_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[14]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_14_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[15]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_15_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[16]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_16_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[17]' has non three-state driver 'FPADDSUB/U1283/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[18]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_18_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[19]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_19_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[20]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_20_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[21]' has non three-state driver 'FPADDSUB/U1308/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[22]' has non three-state driver 'FPADDSUB/U1284/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[23]' has non three-state driver 'FPADDSUB/U1290/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[24]' has non three-state driver 'FPADDSUB/U1282/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[25]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_25_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[26]' has non three-state driver 'FPADDSUB/U1286/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[27]' has non three-state driver 'FPADDSUB/U1289/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[28]' has non three-state driver 'FPADDSUB/U1281/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[29]' has non three-state driver 'FPADDSUB/R_2506/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[30]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_30_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[31]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_31_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[32]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_32_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[33]' has non three-state driver 'FPADDSUB/U1285/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[34]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_34_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[35]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_35_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[36]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_36_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[37]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_37_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[38]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_38_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[39]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_39_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[40]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_40_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[41]' has non three-state driver 'FPADDSUB/U1334/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[42]' has non three-state driver 'FPADDSUB/U1335/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[43]' has non three-state driver 'FPADDSUB/U1338/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[44]' has non three-state driver 'FPADDSUB/U1339/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[45]' has non three-state driver 'FPADDSUB/U1337/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[46]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_46_/QN'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[47]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_47_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[48]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_48_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[49]' has non three-state driver 'FPADDSUB/U1287/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[50]' has non three-state driver 'FPADDSUB/U1336/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[51]' has non three-state driver 'FPADDSUB/R_2572/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[52]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_52_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[53]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_53_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[54]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_54_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[55]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_55_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[56]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_56_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[57]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_57_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[58]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_58_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[59]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_59_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[60]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_60_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[61]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_61_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[62]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_62_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[63]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_63_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'op_mod_cordic' has non three-state driver 'deco_operation/U3/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ack_fsm_cordic' has non three-state driver 'demux_ack_op/C27/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'beg_fsm_cordic' has non three-state driver 'demux_beg_op/C27/Z_0'. (LINT-34)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 150 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BLKNaN2.NaN_flag_64 before Pass 1 (OPT-776)
Information: Ungrouping 1 of 18 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPU_Multiplication_Function_W64_EW11_SW52'
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2017' is removed because it is merged to 'R_76'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2023' is removed because it is merged to 'R_2411'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2532' is removed because it is merged to 'R_2533'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2414' is removed because it is merged to 'R_2413'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2376' is removed because it is merged to 'R_2392'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2393' is removed because it is merged to 'R_2392'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_275' is removed because it is merged to 'R_2538'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2539' is removed because it is merged to 'R_2538'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2383' is removed because it is merged to 'R_2382'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_484' is removed because it is merged to 'R_123'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2408' is removed because it is merged to 'R_2380'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2327' is removed because it is merged to 'R_2470'. (OPT-1215)
  Processing 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6'
Information: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', the register 'R_2509' is removed because it is merged to 'R_2573'. (OPT-1215)
  Processing 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'
  Processing 'd_ff_en_W64_0'
  Processing 'Mux_3x1_b_W64'
  Processing 'Mux_2x1_W64_0'
  Processing 'demux_1x3_3'
  Processing 'demux_1x3_2'
  Processing 'Mux_2x1_W1_4'
  Processing 'deco_op'
  Processing 'd_ff_en_W2'
  Processing 'd_ff_en_W1'
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)

  Beginning Constant Register Removal
  -----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:41  420029.3      0.00       0.0    1208.4                           587533.1875
    0:02:41  420029.3      0.00       0.0    1208.4                           587533.1875

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:03:09  222776.6      5.01     937.9    1055.2                           272899.9062
    0:03:21  236772.0      0.74      75.5    1245.2                           295869.9062
    0:03:21  236772.0      0.74      75.5    1245.2                           295869.9062
    0:03:30  236904.5      0.74      76.4    1266.5                           296060.7500
    0:03:33  238513.0      0.73      75.8    1273.0                           298961.4062

  Beginning WLM Backend Optimization
  --------------------------------------
    0:03:49  237365.3      0.96      80.1    1284.2                           297253.4375
    0:03:54  242359.2      0.30      19.4    1277.2                           306502.1562
    0:03:58  245497.0      0.01       0.0    1277.2                           311977.0938
    0:04:02  243001.4      0.01       0.0    1275.7                           307443.3750
    0:04:02  243001.4      0.01       0.0    1275.7                           307443.3750
    0:04:04  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:04  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:04  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:04  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:05  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:05  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:05  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:05  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:05  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:05  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:05  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:05  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:05  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:05  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:05  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:05  243126.7      0.00       0.0    1273.8                           307634.0625
    0:04:05  243126.7      0.00       0.0    1273.8                           307634.0625


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:05  243126.7      0.00       0.0    1273.8                           307634.0625
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:04:12  244853.3      0.82      13.2     590.4 FPMULT/net2668072         310316.7500
    0:04:15  246355.2      0.82      12.8     282.4 FPMULT/net2652926         312438.2188
    0:04:17  246469.0      0.82      10.9     206.4 FPMULT/net2610247         312518.1562
    0:04:20  246716.6      0.82      10.6     160.4 FPADDSUB/net2666384       312790.7812
    0:04:23  248186.9      0.13       2.2       9.0 FPMULT/R_2895/D           314451.8438
    0:04:24  248378.4      0.00       0.0       0.0                           314737.0625
    0:04:24  248378.4      0.00       0.0       0.0                           314737.0625


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:24  248378.4      0.00       0.0       0.0                           314737.0625
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:04:55  246577.0      0.00       0.0       0.0                           311173.4375
    0:04:55  246577.0      0.00       0.0       0.0                           311173.4375
    0:04:55  246577.0      0.00       0.0       0.0                           311173.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375
    0:04:58  243871.2      0.00       0.0       0.0                           306388.4375

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:59  243871.2      0.00       0.0       0.0                           306388.4375
    0:05:04  241395.8      0.01       0.0       0.0                           302455.6562
    0:05:04  241411.7      0.00       0.0       0.0                           302490.6250
    0:05:04  241411.7      0.00       0.0       0.0                           302490.6250
    0:05:07  241087.7      0.00       0.0       0.0                           301796.9688
    0:05:12  240664.3      0.00       0.0       0.0                           301181.1875
    0:05:14  239990.4      0.00       0.0       0.0                           300005.2812
    0:05:14  239990.4      0.00       0.0       0.0                           300005.2812
    0:05:14  239990.4      0.00       0.0       0.0                           300005.2812
    0:05:14  239990.4      0.00       0.0       0.0                           300005.2812
    0:05:22  235638.7      0.00       0.0       0.0                           292588.9375
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'reg_dataB/clk': 2033 load(s), 1 driver(s), 1 inout(s)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Current design is 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Warning: In the design d_ff_en_W2, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[63]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[62]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[61]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[60]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[59]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[58]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[57]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[56]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[55]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[54]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[53]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[52]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[51]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[50]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[49]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[48]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[47]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[46]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[45]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[44]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[43]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[42]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[41]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[40]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[39]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[38]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[37]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[36]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[35]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[34]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[33]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[32]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[31]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[30]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[29]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[28]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[27]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[26]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[25]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[24]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[23]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_1, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[63]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[62]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[61]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[60]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[59]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[58]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[57]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[56]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[55]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[54]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[53]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[52]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[51]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[50]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[49]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[48]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[47]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[46]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[45]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[44]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[43]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[42]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[41]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[40]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[39]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[38]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[37]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[36]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[35]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[34]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[33]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[32]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[31]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[30]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[29]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[28]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[27]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[26]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[25]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[24]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[23]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[22]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[21]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[20]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[19]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[18]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[17]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[16]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[15]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[14]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[13]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[12]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[11]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[10]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[9]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[8]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[7]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[6]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[5]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[4]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[3]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[2]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[1]' is connecting multiple ports. (UCN-1)
Warning: In the design d_ff_en_W64_0, net 'D[0]' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/DOUBLE/FPU_Interface2_KOA_2STAGE_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Interface2_KOA_2STAGE_syn_mapped.ddc'.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/db/DOUBLE/FPU_Interface2_KOA_2STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_sintesis/DOUBLE/FPU_Interface2_KOA_2STAGE_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'.
Information: Building the design 'd_ff_en' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W64 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'NaN_mod_64'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'./source/NaN_mod_64.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'demux_1x3'. (HDL-193)

Statistics for case statements in always block at line 11 in file
	'./source/demux_1x3.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'd_ff_en_W64'. (OPT-1056)
Information: Uniquified 2 instances of design 'demux_1x3'. (OPT-1056)
Information: Uniquified 4 instances of design 'Mux_2x1_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux_2x1_W64'. (OPT-1056)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)

  Linking design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (33 designs)              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/FPU_Interface2_W64_EW11_SW52_SWR55_EWR6.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Interface2_RKOA_2STAGE_syn_unmapped.ddc'.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell mux_result_op/ (Mux_3x1_b_W64) #

#   Propagate Constraints from cell underflow_flag_mux/ (Mux_2x1_W1_4) #

#   Propagate Constraints from cell overflow_flag_mux/ (Mux_2x1_W1_5) #

#   Propagate Constraints from cell FPADDSUB/                                  \
(FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6) #

#   Propagate Constraints from cell FPMULT/                                    \
(FPU_Multiplication_Function_W64_EW11_SW52) #

#   Propagate Constraints from cell mux_data_in2/ (Mux_2x1_W64_0) #

#   Propagate Constraints from cell mux_data_in1/ (Mux_2x1_W64_1) #

#   Propagate Constraints from cell mux_operation_add_cordic/ (Mux_2x1_W1_6) #

#   Propagate Constraints from cell mux_beg_addsubt/ (Mux_2x1_W1_7) #

#   Propagate Constraints from cell deco_operation/ (deco_op) #

#   Propagate Constraints from cell demux_ack_op/ (demux_1x3_2) #

#   Propagate Constraints from cell demux_beg_op/ (demux_1x3_3) #

#   Propagate Constraints from cell NaN_dff/ (d_ff_en_W1) #

#   Propagate Constraints from cell BLKNaN2.NaN_flag_64/ (NaN_mod_64) #

#   Propagate Constraints from cell reg_dataB/ (d_ff_en_W64_0) #

#   Propagate Constraints from cell reg_dataA/ (d_ff_en_W64_1) #

#   Propagate Constraints from cell operation_dff/ (d_ff_en_W2) #
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Nov  1 20:58:56 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     75
    Multiply driven inputs (LINT-6)                                70
    Unconnected ports (LINT-28)                                     4
    Feedthrough (LINT-29)                                           1

Cells                                                               4
    Connected to power or ground (LINT-32)                          4

Nets                                                                2
    Unloaded nets (LINT-2)                                          2

Tristate                                                           69
    A tristate bus has a non tri-state driver (LINT-34)            69
--------------------------------------------------------------------------------

Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'zero_flag' driven by pin 'FPADDSUB/zero_flag' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', net 'ack_fsm_addsubt' driven by pin 'demux_ack_op/ch1' has no loads. (LINT-2)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'operation[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'operation[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'region_flag[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'region_flag[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', input port 'Data_1[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'd_ff_en_W2', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W2', port 'OUT1' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W1', port 'enable' is not connected to any nets. (LINT-28)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', port 'zero_flag' is not connected to any nets. (LINT-28)
Warning: In design 'd_ff_en_W2', input port 'D[0]' is connected directly to output port 'Q[0]'. (LINT-29)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'operation_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'reg_dataA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'reg_dataB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'NaN_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ready_mult' has non three-state driver 'FPMULT/U12607/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ready_add_subt' has non three-state driver 'FPADDSUB/Ready_reg_Q_reg_0_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[0]' has non three-state driver 'FPADDSUB/U1323/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[1]' has non three-state driver 'FPADDSUB/U1321/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[2]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_2_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[3]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_3_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[4]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_4_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[5]' has non three-state driver 'FPADDSUB/U1316/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[6]' has non three-state driver 'FPADDSUB/U1315/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[7]' has non three-state driver 'FPADDSUB/U1325/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[8]' has non three-state driver 'FPADDSUB/U1324/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[9]' has non three-state driver 'FPADDSUB/U1317/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[10]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_10_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[11]' has non three-state driver 'FPADDSUB/U1366/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[12]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_12_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[13]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_13_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[14]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_14_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[15]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_15_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[16]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_16_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[17]' has non three-state driver 'FPADDSUB/U1319/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[18]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_18_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[19]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_19_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[20]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_20_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[21]' has non three-state driver 'FPADDSUB/U1334/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[22]' has non three-state driver 'FPADDSUB/U1320/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[23]' has non three-state driver 'FPADDSUB/U1322/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[24]' has non three-state driver 'FPADDSUB/U1318/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[25]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_25_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[26]' has non three-state driver 'FPADDSUB/U3294/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[27]' has non three-state driver 'FPADDSUB/U3295/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[28]' has non three-state driver 'FPADDSUB/U3296/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[29]' has non three-state driver 'FPADDSUB/R_2506/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[30]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_30_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[31]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_31_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[32]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_32_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[33]' has non three-state driver 'FPADDSUB/U3297/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[34]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_34_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[35]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_35_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[36]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_36_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[37]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_37_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[38]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_38_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[39]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_39_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[40]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_40_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[41]' has non three-state driver 'FPADDSUB/U3298/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[42]' has non three-state driver 'FPADDSUB/U3299/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[43]' has non three-state driver 'FPADDSUB/U3300/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[44]' has non three-state driver 'FPADDSUB/U3301/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[45]' has non three-state driver 'FPADDSUB/U3302/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[46]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_46_/QN'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[47]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_47_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[48]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_48_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[49]' has non three-state driver 'FPADDSUB/U3303/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[50]' has non three-state driver 'FPADDSUB/U3304/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[51]' has non three-state driver 'FPADDSUB/R_2572/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[52]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_52_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[53]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_53_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[54]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_54_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[55]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_55_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[56]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_56_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[57]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_57_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[58]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_58_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[59]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_59_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[60]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_60_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[61]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_61_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[62]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_62_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'result_add_subt[63]' has non three-state driver 'FPADDSUB/FRMT_STAGE_DATAOUT_Q_reg_63_/Q'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'op_mod_cordic' has non three-state driver 'deco_operation/U3/Y'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'ack_fsm_cordic' has non three-state driver 'demux_ack_op/C27/Z_0'. (LINT-34)
Warning: In design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6', three-state bus 'beg_fsm_cordic' has non three-state driver 'demux_beg_op/C27/Z_0'. (LINT-34)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 150 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'

Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BLKNaN2.NaN_flag_64 before Pass 1 (OPT-776)
Information: Ungrouping 1 of 18 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPU_Multiplication_Function_W64_EW11_SW52'
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_1787' is removed because it is merged to 'R_2798'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2668' is removed because it is merged to 'R_2665'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2666_IP' is removed because it is merged to 'R_2665'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2636' is removed because it is merged to 'R_2662'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2646' is removed because it is merged to 'R_2640'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2647' is removed because it is merged to 'R_2640'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2622' is removed because it is merged to 'R_2621'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2656' is removed because it is merged to 'R_2856'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2673' is removed because it is merged to 'R_2856'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2674' is removed because it is merged to 'R_2654'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2684' is removed because it is merged to 'R_2654'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2634' is removed because it is merged to 'R_2875'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2876' is removed because it is merged to 'R_2875'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2846' is removed because it is merged to 'R_2849'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2696' is removed because it is merged to 'R_2849'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2624' is removed because it is merged to 'R_2623'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2709' is removed because it is merged to 'R_2708'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2903' is removed because it is merged to 'R_2195'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_79' is removed because it is merged to 'R_78'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2688' is removed because it is merged to 'R_2689'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2717' is removed because it is merged to 'R_2713'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2706' is removed because it is merged to 'R_2850'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2535' is removed because it is merged to 'R_2836'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2651' is removed because it is merged to 'R_2679'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2645' is removed because it is merged to 'R_2407'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2844' is removed because it is merged to 'R_2843'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2715_IP' is removed because it is merged to 'R_2843'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2731' is removed because it is merged to 'R_2734'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2720' is removed because it is merged to 'R_235'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2648' is removed because it is merged to 'R_2642'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2410' is removed because it is merged to 'R_2649'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2867' is removed because it is merged to 'R_2866'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_412' is removed because it is merged to 'R_2866'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2833' is removed because it is merged to 'R_2870'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2871' is removed because it is merged to 'R_2851'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2855' is removed because it is merged to 'R_2862'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2857' is removed because it is merged to 'R_2862'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2631' is removed because it is merged to 'R_2630'. (OPT-1215)
Information: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the register 'R_2842' is removed because it is merged to 'R_2840'. (OPT-1215)
  Processing 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6'
  Processing 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'
  Processing 'd_ff_en_W64_0'
  Processing 'Mux_3x1_b_W64'
  Processing 'Mux_2x1_W64_0'
  Processing 'demux_1x3_3'
  Processing 'demux_1x3_2'
  Processing 'Mux_2x1_W1_4'
  Processing 'deco_op'
  Processing 'd_ff_en_W2'
  Processing 'd_ff_en_W1'
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Warning:  File /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/front_end/work/CORDIC_Arch3v1-verilog.pvl not found, or does not contain a usable description of CORDIC_Arch3v1. (ELAB-320)
Error:  Module 'CORDIC_Arch3v1' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'CORDIC_Arch3v1' instantiated from design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55". (HDL-193)
Error: Can't find inout port 'ch_2' on reference to 'Mux_3x1_b' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-1)
Error: Unable to match ports of cell mux_ready_op ('Mux_3x1_b') to 'Mux_3x1_b_W1'. (LINK-25)
Warning: Unable to resolve reference 'CORDIC_Arch3v1' in 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6'. (LINK-5)
Warning: Design 'FPU_Interface2_W64_EW11_SW52_SWR55_EWR6' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)

  Beginning Constant Register Removal
  -----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:25  417060.0      0.59      25.5    1532.9                           585336.7500
    0:02:25  417060.0      0.59      25.5    1532.9                           585336.7500

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:02:51  228113.3      2.56     305.0    1342.2                           284470.1562
    0:03:07  241238.9      0.04       1.8    1522.3                           306574.9688
    0:03:07  241238.9      0.04       1.8    1522.3                           306574.9688
    0:03:16  241129.4      0.04       1.8    1521.9                           306438.8750

  Beginning WLM Backend Optimization
  --------------------------------------
    0:03:30  239048.6      0.05       1.9    1519.7                           303049.2812
    0:03:33  238494.2      0.00       0.0    1519.1                           302314.7500
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:38  235343.5      0.00       0.0    1517.0                           296527.9375
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:03:45  237614.4      0.36       9.2     868.3 FPMULT/net2769292         299573.3750
    0:03:47  239541.1      0.35       8.9     464.3 FPMULT/net2769122         302356.7812
    0:03:49  240346.1      0.30       5.8     344.3 FPMULT/net2771849         303387.5938
    0:03:52  241038.7      0.24       5.7     288.3 FPMULT/n46821             304210.3438
