VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml Assignment3.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/vedula/qorc-sdk/fpga-examples/Ass3/build/Assignment3_dummy.sdc --route

Using up to 1 parallel worker(s)

Architecture file: /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: Assignment3

# Loading Architecture Description
# Loading Architecture Description took 0.38 seconds (max_rss 31.2 MiB, delta_rss +25.0 MiB)
# Building complex block graph
# Building complex block graph took 0.08 seconds (max_rss 39.9 MiB, delta_rss +8.7 MiB)
# Load circuit
# Load circuit took 0.01 seconds (max_rss 41.0 MiB, delta_rss +1.1 MiB)
# Clean circuit
Absorbed 875 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   39 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 145
# Clean circuit took 0.01 seconds (max_rss 42.2 MiB, delta_rss +1.2 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 42.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 42.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 138
    .input    :       1
    .output   :       9
    ASSP      :       1
    BIDIR_CELL:      10
    C_FRAG    :      13
    F_FRAG    :       2
    GND       :       1
    Q_FRAG    :      34
    T_FRAG    :      66
    VCC       :       1
  Nets  : 129
    Avg Fanout:     8.3
    Max Fanout:   492.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source clock_dffe_Q.QZ[0] for netlist clock $auto$clkbufmap.cc:247:execute$2733 (possibly data used as clock)
  Timing Graph Nodes: 1204
  Timing Graph Edges: 1901
  Timing Graph Levels: 24
# Build Timing Graph took 0.00 seconds (max_rss 42.2 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock '$auto$clkbufmap.cc:247:execute$2733' Fanout: 8 pins (0.7%), 8 blocks (5.8%)
  Netlist Clock 'clk' Fanout: 28 pins (2.3%), 28 blocks (20.3%)
# Load Timing Constraints

SDC file '/home/vedula/qorc-sdk/fpga-examples/Ass3/build/Assignment3_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock '$auto$clkbufmap.cc:247:execute$2733' Source: 'clock_dffe_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 42.2 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: Assignment3.net
Circuit placement file: Assignment3.place
Circuit routing file: Assignment3.route
Circuit SDC file: /home/vedula/qorc-sdk/fpga-examples/Ass3/build/Assignment3_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'Assignment3.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.029261 seconds).
# Load Packing took 0.03 seconds (max_rss 43.6 MiB, delta_rss +1.4 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #57 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #58 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 92
Netlist num_blocks: 59
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 10.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 46.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 1
Netlist output pins: 29


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 10
   BIDIR            : 10
    INPUT           : 1
     bidir          : 1
     inpad          : 1
    OUTPUT          : 9
     bidir          : 9
     outpad         : 9
  PB-ASSP           : 1
   ASSP             : 1
  PB-LOGIC          : 46
   LOGIC            : 46
    FRAGS           : 46
     c_frag_modes   : 46
      SINGLE        : 13
       c_frag       : 13
      SPLIT         : 33
       b_frag       : 33
       t_frag       : 33
     f_frag         : 2
     q_frag_modes   : 34
      INT           : 28
       q_frag       : 28
      EXT           : 6
       q_frag       : 6
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		10	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		46	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.04 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.05 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.31 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 43.8 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.55 seconds (max_rss 351.4 MiB, delta_rss +307.6 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.15 seconds (max_rss 355.4 MiB, delta_rss +311.6 MiB)

# Load Placement
Reading Assignment3.place.

Successfully read Assignment3.place.

# Load Placement took 0.00 seconds (max_rss 355.4 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 22.07 seconds (max_rss 355.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 355.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 22.07 seconds (max_rss 355.4 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 682 ( 67.9%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   1 (  0.1%) |
[      0.3:      0.4)  53 (  5.3%) |****
[      0.4:      0.5)  27 (  2.7%) |**
[      0.5:      0.6)  30 (  3.0%) |**
[      0.6:      0.7)  30 (  3.0%) |**
[      0.7:      0.8)  50 (  5.0%) |***
[      0.8:      0.9)  47 (  4.7%) |***
[      0.9:        1)  84 (  8.4%) |******
## Initializing router criticalities took 0.00 seconds (max_rss 403.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    8.0     0.0    0 2.9e+07      92    1004    1378 ( 0.099%)   24917 ( 1.8%)   56.280     -1650.    -56.280      0.000      0.000      N/A
   2    7.0     4.0    0 2.1e+07      73     593     665 ( 0.048%)   25280 ( 1.8%)   56.284     -1651.    -56.284      0.000      0.000      N/A
   3    6.0     5.2    0 1.8e+07      56     410     426 ( 0.031%)   25172 ( 1.8%)   56.399     -1657.    -56.399      0.000      0.000      N/A
   4    3.8     6.8    0 1.3e+07      44     284     252 ( 0.018%)   25492 ( 1.8%)   56.373     -1658.    -56.373      0.000      0.000      N/A
   5    2.7     8.8    0 9212816      37     231     167 ( 0.012%)   25544 ( 1.8%)   56.382     -1659.    -56.382      0.000      0.000      N/A
   6    2.6    11.4    0 8841061      27     168     120 ( 0.009%)   25604 ( 1.8%)   56.382     -1659.    -56.382      0.000      0.000      N/A
   7    2.6    14.9    0 8980540      18     106     101 ( 0.007%)   25800 ( 1.8%)   56.363     -1661.    -56.363      0.000      0.000      N/A
   8    2.2    19.3    0 7727823      20     106      66 ( 0.005%)   26026 ( 1.8%)   56.363     -1661.    -56.363      0.000      0.000      N/A
   9    1.1    25.1    0 3748646      12      50      54 ( 0.004%)   26064 ( 1.8%)   56.389     -1662.    -56.389      0.000      0.000      N/A
  10    1.1    32.6    0 3546292      10      51      21 ( 0.002%)   26197 ( 1.9%)   56.389     -1661.    -56.389      0.000      0.000       23
  11    1.2    42.4    0 4134998      11      45      30 ( 0.002%)   26068 ( 1.8%)   56.200     -1661.    -56.200      0.000      0.000       18
  12    0.5    55.1    0 1877667       7      23      15 ( 0.001%)   26065 ( 1.8%)   56.200     -1661.    -56.200      0.000      0.000       20
  13    1.0    71.7    0 3620633       7      28      21 ( 0.002%)   26128 ( 1.8%)   56.200     -1663.    -56.200      0.000      0.000       19
  14    0.9    93.2    0 2882880       7      28      12 ( 0.001%)   26210 ( 1.9%)   56.200     -1664.    -56.200      0.000      0.000       22
  15    0.3   121.1    0  988029       3       5       6 ( 0.000%)   26220 ( 1.9%)   56.200     -1663.    -56.200      0.000      0.000       23
  16    0.3   157.5    0  733264       3       8       6 ( 0.000%)   26291 ( 1.9%)   56.200     -1664.    -56.200      0.000      0.000       22
  17    0.2   204.7    0  689805       4      14       3 ( 0.000%)   26209 ( 1.9%)   56.200     -1662.    -56.200      0.000      0.000       22
  18    0.2   266.2    0  626038       2       4       0 ( 0.000%)   26117 ( 1.8%)   56.200     -1665.    -56.200      0.000      0.000       21
Restoring best routing
Critical path: 56.2003 ns
Successfully routed after 18 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 682 ( 67.9%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   1 (  0.1%) |
[      0.3:      0.4)  46 (  4.6%) |***
[      0.4:      0.5)  27 (  2.7%) |**
[      0.5:      0.6)  20 (  2.0%) |*
[      0.6:      0.7)  40 (  4.0%) |***
[      0.7:      0.8)  50 (  5.0%) |***
[      0.8:      0.9)  32 (  3.2%) |**
[      0.9:        1) 106 ( 10.6%) |*******
Router Stats: total_nets_routed: 433 total_connections_routed: 3158 total_heap_pushes: 138229174 total_heap_pops: 122593702
# Routing took 42.43 seconds (max_rss 403.6 MiB, delta_rss +48.3 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1695916942
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 19 in 0.000396244 sec
Full Max Req/Worst Slack updates 10 in 8.4958e-05 sec
Incr Max Req/Worst Slack updates 9 in 9.1995e-05 sec
Incr Criticality updates 3 in 0.000122506 sec
Full Criticality updates 16 in 0.000637562 sec

Average number of bends per net: 240.663  Maximum # of bends: 5845

Number of global nets: 0
Number of routed nets (nonglobal): 92
Wire length results (in units of 1 clb segments)...
	Total wirelength: 25417, average net length: 276.272
	Maximum net length: 7796

Wire length results in terms of physical segments...
	Total wiring segments used: 22679, average wire segments per net: 246.511
	Maximum segments used by a net: 6079
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   58 (  2.2%) |*
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    6 (  0.2%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)   12 (  0.5%) |
[      0.2:      0.3)   68 (  2.6%) |*
[      0.1:      0.2)   42 (  1.6%) |*
[        0:      0.1) 2398 ( 92.8%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.333        2
                         1     161  10.026      221
                         2       0   0.000        0
                         3      83  21.564      635
                         4      68   2.436      623
                         5      70   2.154      658
                         6      78   2.667      623
                         7      77   4.897      623
                         8      28   1.897      623
                         9       8   0.564      623
                        10     153   7.256      665
                        11     214  18.718      623
                        12     227  25.410      647
                        13     243  37.769      623
                        14     274  47.385      623
                        15     257  51.462      623
                        16     242  36.949      623
                        17     186  21.462      623
                        18     193  12.641      725
                        19     116   9.410      623
                        20      11   1.179      623
                        21       7   0.179      623
                        22       0   0.000      623
                        23       0   0.000      623
                        24      11   0.282      623
                        25       7   0.179      657
                        26      11   0.615      634
                        27       0   0.000      623
                        28      11   0.538      623
                        29       0   0.000      624
                        30       0   0.000      625
                        31       0   0.000      626
                        32      30   2.077      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1      47   4.057      287
                         2       1   0.029        4
                         3     177  54.629      848
                         4      36   2.543      874
                         5      46   2.314      819
                         6      23   4.429      760
                         7      46   3.343      761
                         8       6   1.143      761
                         9      46   4.114      761
                        10      16   2.057      757
                        11      11   1.343      775
                        12      54   4.829      757
                        13      41   2.629      761
                        14      25   2.200      761
                        15     157  12.914      761
                        16     179  27.629      761
                        17     237  45.543      761
                        18     216  42.257      761
                        19     250  47.514      816
                        20     264  38.286      761
                        21     217  21.914      883
                        22     188  16.657      761
                        23     191  20.057      761
                        24      30   3.314      761
                        25       0   0.000      761
                        26      30   1.371      757
                        27       0   0.000      775
                        28      30   1.343      757
                        29       0   0.000      761
                        30       0   0.000      761
                        31       0   0.000      761
                        32       0   0.000      761
                        33       0   0.000      763
                        34       0   0.000      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 735000

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2      0.0145
                                   vcc    3      0.0926
                                   gnd    4       0.105
                                  hop1    5      0.0185
                                  hop2    6      0.0253
                                  hop3    7      0.0128
                                  hop4    8      0.0185
                                 clock    9           0
                               special   10      0.0828

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0151
                              2      0.0253
                              3      0.0128
                              4      0.0185


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.4e-09:  6.5e-09)  3 (  7.0%) |*******
[  6.5e-09:  8.6e-09) 20 ( 46.5%) |************************************************
[  8.6e-09:  1.1e-08)  7 ( 16.3%) |*****************
[  1.1e-08:  1.3e-08)  0 (  0.0%) |
[  1.3e-08:  1.5e-08)  3 (  7.0%) |*******
[  1.5e-08:  1.7e-08)  1 (  2.3%) |**
[  1.7e-08:  1.9e-08)  0 (  0.0%) |
[  1.9e-08:  2.1e-08)  4 (  9.3%) |**********
[  2.1e-08:  2.3e-08)  1 (  2.3%) |**
[  2.3e-08:  2.5e-08)  4 (  9.3%) |**********

Final intra-domain worst hold slacks per constraint:
  $auto$clkbufmap.cc:247:execute$2733 to $auto$clkbufmap.cc:247:execute$2733 worst hold slack: 4.40629 ns
  clk to clk worst hold slack: 4.50261 ns

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2733 worst hold slack: 13.5153 ns
  $auto$clkbufmap.cc:247:execute$2733 to virtual_io_clock worst hold slack: 20.831 ns

Final critical path delay (least slack): 56.1985 ns
Final setup Worst Negative Slack (sWNS): -56.1985 ns
Final setup Total Negative Slack (sTNS): -1663.74 ns

Final setup slack histogram:
[ -5.6e-08: -5.1e-08) 19 ( 44.2%) |************************************************
[ -5.1e-08: -4.6e-08)  7 ( 16.3%) |******************
[ -4.6e-08: -4.1e-08)  0 (  0.0%) |
[ -4.1e-08: -3.6e-08)  0 (  0.0%) |
[ -3.6e-08: -3.1e-08)  0 (  0.0%) |
[ -3.1e-08: -2.6e-08)  1 (  2.3%) |***
[ -2.6e-08: -2.1e-08)  8 ( 18.6%) |********************
[ -2.1e-08: -1.6e-08)  2 (  4.7%) |*****
[ -1.6e-08: -1.1e-08)  4 (  9.3%) |**********
[ -1.1e-08: -5.6e-09)  2 (  4.7%) |*****

Final intra-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:247:execute$2733 to $auto$clkbufmap.cc:247:execute$2733 CPD: 16.6534 ns (60.0478 MHz)
  clk to clk CPD: 56.1985 ns (17.7941 MHz)

Final inter-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:247:execute$2733 to virtual_io_clock CPD: 25.6038 ns (39.0567 MHz)
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2733 CPD: 26.7859 ns (37.3331 MHz)

Final intra-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:247:execute$2733 to $auto$clkbufmap.cc:247:execute$2733 worst setup slack: -16.6534 ns
  clk to clk worst setup slack: -56.1985 ns

Final inter-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:247:execute$2733 to virtual_io_clock worst setup slack: -25.6038 ns
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2733 worst setup slack: -26.7859 ns

Final geomean non-virtual intra-domain period: 30.5924 ns (32.6878 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 12.7277 ns (78.5689 MHz)

Incr Slack updates 1 in 2.5853e-05 sec
Full Max Req/Worst Slack updates 1 in 8.731e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.4929e-05 sec
Flow timing analysis took 0.0143163 seconds (0.0121078 STA, 0.0022085 slack) (20 full updates: 0 setup, 0 hold, 20 combined).
VPR succeeded
The entire flow of VPR took 66.29 seconds (max_rss 403.6 MiB)
