{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622455335436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622455335448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 31 12:02:15 2021 " "Processing started: Mon May 31 12:02:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622455335448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622455335448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Procesor -c Procesor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Procesor -c Procesor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622455335448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622455335901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622455335901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "ALU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/ALU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622455346388 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622455346388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622455346388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rejestry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rejestry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rejestry-rtl " "Found design unit 1: Rejestry-rtl" {  } { { "Rejestry.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Rejestry.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622455346391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rejestry " "Found entity 1: Rejestry" {  } { { "Rejestry.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Rejestry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622455346391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622455346391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MMU-rtl " "Found design unit 1: MMU-rtl" {  } { { "MMU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/MMU.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622455346393 ""} { "Info" "ISGN_ENTITY_NAME" "1 MMU " "Found entity 1: MMU" {  } { { "MMU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/MMU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622455346393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622455346393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jednostka_sterujaca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jednostka_sterujaca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Jednostka_Sterujaca-rtl " "Found design unit 1: Jednostka_Sterujaca-rtl" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622455346397 ""} { "Info" "ISGN_ENTITY_NAME" "1 Jednostka_Sterujaca " "Found entity 1: Jednostka_Sterujaca" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622455346397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622455346397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procesor-arch " "Found design unit 1: procesor-arch" {  } { { "Procesor.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Procesor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622455346400 ""} { "Info" "ISGN_ENTITY_NAME" "1 procesor " "Found entity 1: procesor" {  } { { "Procesor.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Procesor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622455346400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622455346400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-arch " "Found design unit 1: ram-arch" {  } { { "Ram.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622455346402 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "Ram.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622455346402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622455346402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MMU " "Elaborating entity \"MMU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622455346792 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sseg MMU.vhd(41) " "VHDL Process Statement warning at MMU.vhd(41): signal \"Sseg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MMU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/MMU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622455346870 "|MMU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sinternal MMU.vhd(53) " "VHDL Process Statement warning at MMU.vhd(53): signal \"Sinternal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MMU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/MMU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622455346874 "|MMU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sinternal MMU.vhd(65) " "VHDL Process Statement warning at MMU.vhd(65): signal \"Sinternal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MMU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/MMU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622455346874 "|MMU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sseg MMU.vhd(67) " "VHDL Process Statement warning at MMU.vhd(67): signal \"Sseg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MMU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/MMU.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622455346874 "|MMU"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "20 16 MMU.vhd(68) " "VHDL expression error at MMU.vhd(68): expression has 20 elements, but must have 16 elements" {  } { { "MMU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/MMU.vhd" 68 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1622455346875 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622455346880 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622455347059 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 31 12:02:27 2021 " "Processing ended: Mon May 31 12:02:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622455347059 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622455347059 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622455347059 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622455347059 ""}
