<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4897" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4897{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4897{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4897{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4897{left:81px;bottom:998px;letter-spacing:-0.17px;}
#t5_4897{left:138px;bottom:998px;letter-spacing:-0.17px;}
#t6_4897{left:181px;bottom:998px;letter-spacing:-0.14px;}
#t7_4897{left:402px;bottom:998px;letter-spacing:-0.09px;}
#t8_4897{left:402px;bottom:981px;letter-spacing:-0.11px;}
#t9_4897{left:477px;bottom:998px;letter-spacing:-0.14px;}
#ta_4897{left:568px;bottom:998px;letter-spacing:-0.11px;}
#tb_4897{left:568px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tc_4897{left:568px;bottom:959px;letter-spacing:-0.11px;}
#td_4897{left:568px;bottom:943px;letter-spacing:-0.12px;}
#te_4897{left:81px;bottom:918px;letter-spacing:-0.17px;}
#tf_4897{left:138px;bottom:918px;letter-spacing:-0.17px;}
#tg_4897{left:181px;bottom:918px;letter-spacing:-0.15px;}
#th_4897{left:402px;bottom:918px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#ti_4897{left:402px;bottom:901px;letter-spacing:-0.11px;}
#tj_4897{left:477px;bottom:918px;letter-spacing:-0.14px;}
#tk_4897{left:568px;bottom:918px;letter-spacing:-0.11px;}
#tl_4897{left:568px;bottom:897px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tm_4897{left:568px;bottom:880px;letter-spacing:-0.13px;}
#tn_4897{left:81px;bottom:855px;letter-spacing:-0.17px;}
#to_4897{left:138px;bottom:855px;letter-spacing:-0.18px;}
#tp_4897{left:181px;bottom:855px;letter-spacing:-0.15px;}
#tq_4897{left:402px;bottom:855px;letter-spacing:-0.09px;}
#tr_4897{left:402px;bottom:839px;letter-spacing:-0.11px;}
#ts_4897{left:477px;bottom:855px;letter-spacing:-0.14px;}
#tt_4897{left:568px;bottom:855px;letter-spacing:-0.12px;}
#tu_4897{left:568px;bottom:834px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tv_4897{left:568px;bottom:817px;letter-spacing:-0.14px;}
#tw_4897{left:81px;bottom:793px;letter-spacing:-0.16px;}
#tx_4897{left:138px;bottom:793px;letter-spacing:-0.17px;}
#ty_4897{left:181px;bottom:793px;letter-spacing:-0.14px;}
#tz_4897{left:568px;bottom:793px;letter-spacing:-0.12px;}
#t10_4897{left:568px;bottom:771px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t11_4897{left:568px;bottom:750px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t12_4897{left:81px;bottom:726px;letter-spacing:-0.17px;}
#t13_4897{left:138px;bottom:726px;letter-spacing:-0.17px;}
#t14_4897{left:181px;bottom:726px;letter-spacing:-0.16px;}
#t15_4897{left:402px;bottom:726px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t16_4897{left:402px;bottom:709px;letter-spacing:-0.11px;}
#t17_4897{left:477px;bottom:726px;letter-spacing:-0.14px;}
#t18_4897{left:568px;bottom:726px;letter-spacing:-0.13px;}
#t19_4897{left:568px;bottom:704px;letter-spacing:-0.12px;}
#t1a_4897{left:568px;bottom:687px;letter-spacing:-0.12px;}
#t1b_4897{left:209px;bottom:663px;letter-spacing:-0.13px;}
#t1c_4897{left:568px;bottom:663px;letter-spacing:-0.11px;word-spacing:-0.89px;}
#t1d_4897{left:568px;bottom:646px;letter-spacing:-0.11px;}
#t1e_4897{left:568px;bottom:629px;letter-spacing:-0.11px;}
#t1f_4897{left:81px;bottom:605px;letter-spacing:-0.17px;}
#t1g_4897{left:138px;bottom:605px;letter-spacing:-0.17px;}
#t1h_4897{left:181px;bottom:605px;letter-spacing:-0.16px;}
#t1i_4897{left:402px;bottom:605px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1j_4897{left:402px;bottom:588px;letter-spacing:-0.11px;}
#t1k_4897{left:477px;bottom:605px;letter-spacing:-0.13px;}
#t1l_4897{left:568px;bottom:605px;letter-spacing:-0.13px;}
#t1m_4897{left:568px;bottom:584px;letter-spacing:-0.12px;}
#t1n_4897{left:568px;bottom:567px;letter-spacing:-0.12px;}
#t1o_4897{left:209px;bottom:542px;letter-spacing:-0.13px;}
#t1p_4897{left:568px;bottom:542px;letter-spacing:-0.11px;word-spacing:-0.89px;}
#t1q_4897{left:568px;bottom:525px;letter-spacing:-0.11px;}
#t1r_4897{left:568px;bottom:509px;letter-spacing:-0.11px;}
#t1s_4897{left:81px;bottom:484px;letter-spacing:-0.17px;}
#t1t_4897{left:138px;bottom:484px;letter-spacing:-0.17px;}
#t1u_4897{left:181px;bottom:484px;letter-spacing:-0.16px;}
#t1v_4897{left:402px;bottom:484px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1w_4897{left:402px;bottom:467px;letter-spacing:-0.11px;}
#t1x_4897{left:477px;bottom:484px;letter-spacing:-0.13px;}
#t1y_4897{left:568px;bottom:484px;letter-spacing:-0.13px;}
#t1z_4897{left:568px;bottom:463px;letter-spacing:-0.12px;}
#t20_4897{left:568px;bottom:446px;letter-spacing:-0.12px;}
#t21_4897{left:209px;bottom:422px;letter-spacing:-0.13px;}
#t22_4897{left:568px;bottom:422px;letter-spacing:-0.11px;word-spacing:-0.89px;}
#t23_4897{left:568px;bottom:405px;letter-spacing:-0.11px;}
#t24_4897{left:568px;bottom:388px;letter-spacing:-0.11px;}
#t25_4897{left:81px;bottom:364px;letter-spacing:-0.17px;}
#t26_4897{left:138px;bottom:364px;letter-spacing:-0.17px;}
#t27_4897{left:181px;bottom:364px;letter-spacing:-0.16px;}
#t28_4897{left:402px;bottom:364px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t29_4897{left:402px;bottom:347px;letter-spacing:-0.11px;}
#t2a_4897{left:477px;bottom:364px;letter-spacing:-0.13px;}
#t2b_4897{left:568px;bottom:364px;letter-spacing:-0.13px;}
#t2c_4897{left:568px;bottom:342px;letter-spacing:-0.12px;}
#t2d_4897{left:568px;bottom:325px;letter-spacing:-0.12px;}
#t2e_4897{left:209px;bottom:301px;letter-spacing:-0.13px;}
#t2f_4897{left:568px;bottom:301px;letter-spacing:-0.11px;word-spacing:-0.89px;}
#t2g_4897{left:568px;bottom:284px;letter-spacing:-0.11px;}
#t2h_4897{left:568px;bottom:267px;letter-spacing:-0.11px;}
#t2i_4897{left:81px;bottom:243px;letter-spacing:-0.17px;}
#t2j_4897{left:138px;bottom:243px;letter-spacing:-0.17px;}
#t2k_4897{left:181px;bottom:243px;letter-spacing:-0.15px;}
#t2l_4897{left:402px;bottom:243px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t2m_4897{left:402px;bottom:226px;letter-spacing:-0.11px;}
#t2n_4897{left:477px;bottom:243px;letter-spacing:-0.13px;}
#t2o_4897{left:568px;bottom:243px;letter-spacing:-0.12px;}
#t2p_4897{left:568px;bottom:221px;letter-spacing:-0.12px;}
#t2q_4897{left:568px;bottom:205px;letter-spacing:-0.12px;}
#t2r_4897{left:209px;bottom:180px;letter-spacing:-0.13px;}
#t2s_4897{left:568px;bottom:180px;letter-spacing:-0.11px;word-spacing:-0.89px;}
#t2t_4897{left:568px;bottom:163px;letter-spacing:-0.11px;}
#t2u_4897{left:568px;bottom:147px;letter-spacing:-0.11px;}
#t2v_4897{left:210px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2w_4897{left:296px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2x_4897{left:659px;bottom:1086px;letter-spacing:0.11px;}
#t2y_4897{left:97px;bottom:1063px;letter-spacing:-0.11px;}
#t2z_4897{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t30_4897{left:240px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t31_4897{left:236px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t32_4897{left:415px;bottom:1063px;letter-spacing:-0.12px;}
#t33_4897{left:416px;bottom:1046px;letter-spacing:-0.12px;}
#t34_4897{left:414px;bottom:1030px;letter-spacing:-0.12px;}
#t35_4897{left:492px;bottom:1063px;letter-spacing:-0.13px;}
#t36_4897{left:491px;bottom:1046px;letter-spacing:-0.15px;}
#t37_4897{left:535px;bottom:1053px;}
#t38_4897{left:662px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t39_4897{left:87px;bottom:1022px;letter-spacing:-0.14px;}
#t3a_4897{left:138px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4897{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4897{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4897{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4897{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4897{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4897{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4897" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4897Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4897" style="-webkit-user-select: none;"><object width="935" height="1210" data="4897/4897.svg" type="image/svg+xml" id="pdf4897" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4897" class="t s1_4897">Vol. 4 </span><span id="t2_4897" class="t s1_4897">2-375 </span>
<span id="t3_4897" class="t s2_4897">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4897" class="t s3_4897">176H </span><span id="t5_4897" class="t s3_4897">374 </span><span id="t6_4897" class="t s3_4897">IA32_SYSENTER_EIP </span><span id="t7_4897" class="t s3_4897">0, 1, 2, 3, </span>
<span id="t8_4897" class="t s3_4897">4, 6 </span>
<span id="t9_4897" class="t s3_4897">Unique </span><span id="ta_4897" class="t s3_4897">CPL 0 Code Entry Point (R/W) </span>
<span id="tb_4897" class="t s3_4897">See Table 2-2. See Section 5.8.7, “Performing </span>
<span id="tc_4897" class="t s3_4897">Fast Calls to System Procedures with the </span>
<span id="td_4897" class="t s3_4897">SYSENTER and SYSEXIT Instructions.” </span>
<span id="te_4897" class="t s3_4897">179H </span><span id="tf_4897" class="t s3_4897">377 </span><span id="tg_4897" class="t s3_4897">IA32_MCG_CAP </span><span id="th_4897" class="t s3_4897">0, 1, 2, 3, </span>
<span id="ti_4897" class="t s3_4897">4, 6 </span>
<span id="tj_4897" class="t s3_4897">Unique </span><span id="tk_4897" class="t s3_4897">Machine Check Capabilities (R) </span>
<span id="tl_4897" class="t s3_4897">See Table 2-2. See Section 16.3.1.1, </span>
<span id="tm_4897" class="t s3_4897">“IA32_MCG_CAP MSR.” </span>
<span id="tn_4897" class="t s3_4897">17AH </span><span id="to_4897" class="t s3_4897">378 </span><span id="tp_4897" class="t s3_4897">IA32_MCG_STATUS </span><span id="tq_4897" class="t s3_4897">0, 1, 2, 3, </span>
<span id="tr_4897" class="t s3_4897">4, 6 </span>
<span id="ts_4897" class="t s3_4897">Unique </span><span id="tt_4897" class="t s3_4897">Machine Check Status (R) </span>
<span id="tu_4897" class="t s3_4897">See Table 2-2. See Section 16.3.1.2, </span>
<span id="tv_4897" class="t s3_4897">“IA32_MCG_STATUS MSR.” </span>
<span id="tw_4897" class="t s3_4897">17BH </span><span id="tx_4897" class="t s3_4897">379 </span><span id="ty_4897" class="t s3_4897">IA32_MCG_CTL </span><span id="tz_4897" class="t s3_4897">Machine Check Feature Enable (R/W) </span>
<span id="t10_4897" class="t s3_4897">See Table 2-2. </span>
<span id="t11_4897" class="t s3_4897">See Section 16.3.1.3, “IA32_MCG_CTL MSR.” </span>
<span id="t12_4897" class="t s3_4897">180H </span><span id="t13_4897" class="t s3_4897">384 </span><span id="t14_4897" class="t s3_4897">MSR_MCG_RAX </span><span id="t15_4897" class="t s3_4897">0, 1, 2, 3, </span>
<span id="t16_4897" class="t s3_4897">4, 6 </span>
<span id="t17_4897" class="t s3_4897">Unique </span><span id="t18_4897" class="t s3_4897">Machine Check EAX/RAX Save State </span>
<span id="t19_4897" class="t s3_4897">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t1a_4897" class="t s3_4897">Machine Check State MSRs.” </span>
<span id="t1b_4897" class="t s3_4897">63:0 </span><span id="t1c_4897" class="t s3_4897">Contains register state at time of machine check </span>
<span id="t1d_4897" class="t s3_4897">error. When in non-64-bit modes at the time of </span>
<span id="t1e_4897" class="t s3_4897">the error, bits 63-32 do not contain valid data. </span>
<span id="t1f_4897" class="t s3_4897">181H </span><span id="t1g_4897" class="t s3_4897">385 </span><span id="t1h_4897" class="t s3_4897">MSR_MCG_RBX </span><span id="t1i_4897" class="t s3_4897">0, 1, 2, 3, </span>
<span id="t1j_4897" class="t s3_4897">4, 6 </span>
<span id="t1k_4897" class="t s3_4897">Unique </span><span id="t1l_4897" class="t s3_4897">Machine Check EBX/RBX Save State </span>
<span id="t1m_4897" class="t s3_4897">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t1n_4897" class="t s3_4897">Machine Check State MSRs.” </span>
<span id="t1o_4897" class="t s3_4897">63:0 </span><span id="t1p_4897" class="t s3_4897">Contains register state at time of machine check </span>
<span id="t1q_4897" class="t s3_4897">error. When in non-64-bit modes at the time of </span>
<span id="t1r_4897" class="t s3_4897">the error, bits 63-32 do not contain valid data. </span>
<span id="t1s_4897" class="t s3_4897">182H </span><span id="t1t_4897" class="t s3_4897">386 </span><span id="t1u_4897" class="t s3_4897">MSR_MCG_RCX </span><span id="t1v_4897" class="t s3_4897">0, 1, 2, 3, </span>
<span id="t1w_4897" class="t s3_4897">4, 6 </span>
<span id="t1x_4897" class="t s3_4897">Unique </span><span id="t1y_4897" class="t s3_4897">Machine Check ECX/RCX Save State </span>
<span id="t1z_4897" class="t s3_4897">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t20_4897" class="t s3_4897">Machine Check State MSRs.” </span>
<span id="t21_4897" class="t s3_4897">63:0 </span><span id="t22_4897" class="t s3_4897">Contains register state at time of machine check </span>
<span id="t23_4897" class="t s3_4897">error. When in non-64-bit modes at the time of </span>
<span id="t24_4897" class="t s3_4897">the error, bits 63-32 do not contain valid data. </span>
<span id="t25_4897" class="t s3_4897">183H </span><span id="t26_4897" class="t s3_4897">387 </span><span id="t27_4897" class="t s3_4897">MSR_MCG_RDX </span><span id="t28_4897" class="t s3_4897">0, 1, 2, 3, </span>
<span id="t29_4897" class="t s3_4897">4, 6 </span>
<span id="t2a_4897" class="t s3_4897">Unique </span><span id="t2b_4897" class="t s3_4897">Machine Check EDX/RDX Save State </span>
<span id="t2c_4897" class="t s3_4897">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t2d_4897" class="t s3_4897">Machine Check State MSRs.” </span>
<span id="t2e_4897" class="t s3_4897">63:0 </span><span id="t2f_4897" class="t s3_4897">Contains register state at time of machine check </span>
<span id="t2g_4897" class="t s3_4897">error. When in non-64-bit modes at the time of </span>
<span id="t2h_4897" class="t s3_4897">the error, bits 63-32 do not contain valid data. </span>
<span id="t2i_4897" class="t s3_4897">184H </span><span id="t2j_4897" class="t s3_4897">388 </span><span id="t2k_4897" class="t s3_4897">MSR_MCG_RSI </span><span id="t2l_4897" class="t s3_4897">0, 1, 2, 3, </span>
<span id="t2m_4897" class="t s3_4897">4, 6 </span>
<span id="t2n_4897" class="t s3_4897">Unique </span><span id="t2o_4897" class="t s3_4897">Machine Check ESI/RSI Save State </span>
<span id="t2p_4897" class="t s3_4897">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t2q_4897" class="t s3_4897">Machine Check State MSRs.” </span>
<span id="t2r_4897" class="t s3_4897">63:0 </span><span id="t2s_4897" class="t s3_4897">Contains register state at time of machine check </span>
<span id="t2t_4897" class="t s3_4897">error. When in non-64-bit modes at the time of </span>
<span id="t2u_4897" class="t s3_4897">the error, bits 63-32 do not contain valid data. </span>
<span id="t2v_4897" class="t s4_4897">Table 2-55. </span><span id="t2w_4897" class="t s4_4897">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t2x_4897" class="t s4_4897">(Contd.) </span>
<span id="t2y_4897" class="t s5_4897">Register </span>
<span id="t2z_4897" class="t s5_4897">Address </span>
<span id="t30_4897" class="t s5_4897">Register Name </span>
<span id="t31_4897" class="t s5_4897">Fields and Flags </span>
<span id="t32_4897" class="t s5_4897">Model </span>
<span id="t33_4897" class="t s5_4897">Avail- </span>
<span id="t34_4897" class="t s5_4897">ability </span>
<span id="t35_4897" class="t s5_4897">Shared/ </span>
<span id="t36_4897" class="t s5_4897">Unique </span>
<span id="t37_4897" class="t s6_4897">1 </span>
<span id="t38_4897" class="t s5_4897">Bit Description </span>
<span id="t39_4897" class="t s5_4897">Hex </span><span id="t3a_4897" class="t s5_4897">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
