#! /COEnet/Linux/verilog/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1212790 .scope module, "Main" "Main" 2 617;
 .timescale 0 0;
v0x1242f80_0 .var "clear", 0 0;
v0x1243020_0 .var "clock", 0 0;
S_0x1200780 .scope module, "datapath" "Datapath" 2 622, 2 218 0, S_0x1212790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
L_0x1253610 .functor BUFZ 32, v0x123c580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1253cf0 .functor BUFZ 32, v0x123c580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1254030 .functor BUFZ 32, L_0x1253e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12540f0 .functor BUFZ 32, L_0x1253c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12553d0 .functor BUFZ 5, L_0x1254160, C4<00000>, C4<00000>, C4<00000>;
L_0x12555d0 .functor BUFZ 32, L_0x1254fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12557d0 .functor BUFZ 32, L_0x1254960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1255890 .functor BUFZ 32, L_0x1255440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1255ee0 .functor BUFZ 32, v0x1236cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1256440 .functor BUFZ 32, L_0x1254fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1256730 .functor BUFZ 32, v0x1236cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1256830 .functor BUFZ 32, L_0x1256260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1256910 .functor BUFZ 32, L_0x12565f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12572a0 .functor BUFZ 32, L_0x1256ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12568a0 .functor BUFZ 32, L_0x1256ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12576a0 .functor BUFZ 32, L_0x1257430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1257840 .functor BUFZ 32, L_0x1253c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1257940 .functor BUFZ 32, L_0x1257600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12577b0 .functor AND 1, L_0x1258260, L_0x1257a50, C4<1>, C4<1>;
L_0x1257a50 .functor BUFZ 1, L_0x1255640, C4<0>, C4<0>, C4<0>;
L_0x12579b0 .functor BUFZ 1, L_0x12577b0, C4<0>, C4<0>, C4<0>;
L_0x1257e60 .functor BUFZ 1, v0x1238080_0, C4<0>, C4<0>, C4<0>;
L_0x1257ac0 .functor BUFZ 1, v0x12381d0_0, C4<0>, C4<0>, C4<0>;
L_0x1258080 .functor BUFZ 1, v0x1237ad0_0, C4<0>, C4<0>, C4<0>;
L_0x1257f20 .functor BUFZ 3, v0x12379d0_0, C4<000>, C4<000>, C4<000>;
L_0x1258260 .functor BUFZ 1, v0x1237b90_0, C4<0>, C4<0>, C4<0>;
L_0x1258140 .functor BUFZ 1, v0x1237ee0_0, C4<0>, C4<0>, C4<0>;
L_0x12584f0 .functor BUFZ 1, v0x1237e20_0, C4<0>, C4<0>, C4<0>;
L_0x1258370 .functor BUFZ 1, v0x1237d10_0, C4<0>, C4<0>, C4<0>;
v0x123fa80_0 .net "adder4_in", 31 0, L_0x1253cf0;  1 drivers
v0x123fb70_0 .net "adder4_out", 31 0, L_0x1253c50;  1 drivers
v0x123fc40_0 .net "adder_op1", 31 0, L_0x12576a0;  1 drivers
v0x123fd40_0 .net "adder_op2", 31 0, L_0x1257840;  1 drivers
v0x123fe10_0 .net "adder_result", 31 0, L_0x1257600;  1 drivers
v0x123ff00_0 .net "alu_f", 2 0, L_0x1257f20;  1 drivers
v0x123ffd0_0 .net "alu_mux_in0", 31 0, L_0x12555d0;  1 drivers
v0x12400a0_0 .net "alu_mux_in1", 31 0, L_0x12572a0;  1 drivers
v0x1240170_0 .net "alu_mux_out", 31 0, L_0x1255440;  1 drivers
v0x12402d0_0 .net "alu_mux_sel", 0 0, L_0x1258080;  1 drivers
v0x12403a0_0 .net "alu_op1", 31 0, L_0x12557d0;  1 drivers
v0x1240470_0 .net "alu_op2", 31 0, L_0x1255890;  1 drivers
v0x1240540_0 .net "alu_result", 31 0, v0x1236cc0_0;  1 drivers
v0x1240610_0 .net "alu_zero", 0 0, L_0x1255640;  1 drivers
v0x12406e0_0 .net "and_gate_in1", 0 0, L_0x1258260;  1 drivers
v0x1240780_0 .net "and_gate_in2", 0 0, L_0x1257a50;  1 drivers
v0x1240820_0 .net "and_gate_out", 0 0, L_0x12577b0;  1 drivers
v0x12409d0_0 .net "clear", 0 0, v0x1242f80_0;  1 drivers
v0x1240a70_0 .net "clock", 0 0, v0x1243020_0;  1 drivers
v0x1240ba0_0 .net "control_unit_alu_op", 2 0, v0x12379d0_0;  1 drivers
v0x1240c70_0 .net "control_unit_alu_src", 0 0, v0x1237ad0_0;  1 drivers
v0x1240d40_0 .net "control_unit_branch", 0 0, v0x1237b90_0;  1 drivers
v0x1240e10_0 .net "control_unit_funct", 5 0, L_0x1257dc0;  1 drivers
v0x1240ee0_0 .net "control_unit_immextend", 0 0, v0x1237d10_0;  1 drivers
v0x1240fb0_0 .net "control_unit_mem_to_reg", 0 0, v0x1237e20_0;  1 drivers
v0x1241080_0 .net "control_unit_mem_write", 0 0, v0x1237ee0_0;  1 drivers
v0x1241150_0 .net "control_unit_opcode", 5 0, L_0x1257bc0;  1 drivers
v0x1241220_0 .net "control_unit_reg_dst", 0 0, v0x1238080_0;  1 drivers
v0x12412f0_0 .net "control_unit_reg_write", 0 0, v0x12381d0_0;  1 drivers
v0x12413c0_0 .net "data_memory_address", 31 0, L_0x1255ee0;  1 drivers
v0x1241490_0 .net "data_memory_mux_in0", 31 0, L_0x1256730;  1 drivers
v0x1241560_0 .net "data_memory_mux_in1", 31 0, L_0x1256830;  1 drivers
v0x1241630_0 .net "data_memory_mux_out", 31 0, L_0x12565f0;  1 drivers
v0x12408f0_0 .net "data_memory_mux_sel", 0 0, L_0x12584f0;  1 drivers
v0x12418e0_0 .net "data_memory_read_data", 31 0, L_0x1256260;  1 drivers
v0x12419b0_0 .net "data_memory_write", 0 0, L_0x1258140;  1 drivers
v0x1241a50_0 .net "data_memory_write_data", 31 0, L_0x1256440;  1 drivers
v0x1241b20_0 .net "extend_in", 15 0, L_0x1257200;  1 drivers
v0x1241bc0_0 .net "immextend_mux_out", 31 0, L_0x1256ff0;  1 drivers
v0x1241c60_0 .net "immextend_mux_sel", 0 0, L_0x1258370;  1 drivers
v0x1241d30_0 .net "instruction_memory_address", 31 0, L_0x1253610;  1 drivers
v0x1241e00_0 .net "instruction_memory_instr", 31 0, L_0x1253a20;  1 drivers
v0x1241ed0_0 .net "pc_in", 31 0, L_0x1254030;  1 drivers
v0x1241fa0_0 .net "pc_mux_in0", 31 0, L_0x12540f0;  1 drivers
v0x1242070_0 .net "pc_mux_in1", 31 0, L_0x1257940;  1 drivers
v0x1242140_0 .net "pc_mux_out", 31 0, L_0x1253e50;  1 drivers
v0x1242210_0 .net "pc_mux_sel", 0 0, L_0x12579b0;  1 drivers
v0x12422e0_0 .net "pc_out", 31 0, v0x123c580_0;  1 drivers
v0x12423b0_0 .net "register_file_mux_in0", 4 0, L_0x1254340;  1 drivers
v0x1242480_0 .net "register_file_mux_in1", 4 0, L_0x12543e0;  1 drivers
v0x1242550_0 .net "register_file_mux_out", 4 0, L_0x1254160;  1 drivers
v0x1242620_0 .net "register_file_mux_sel", 0 0, L_0x1257e60;  1 drivers
v0x12426f0_0 .net "register_file_read_data1", 31 0, L_0x1254960;  1 drivers
v0x12427c0_0 .net "register_file_read_data2", 31 0, L_0x1254fe0;  1 drivers
v0x1242890_0 .net "register_file_read_index1", 4 0, L_0x1255170;  1 drivers
v0x1242960_0 .net "register_file_read_index2", 4 0, L_0x12552a0;  1 drivers
v0x1242a30_0 .net "register_file_write", 0 0, L_0x1257ac0;  1 drivers
v0x1242b00_0 .net "register_file_write_data", 31 0, L_0x1256910;  1 drivers
v0x1242bd0_0 .net "register_file_write_index", 4 0, L_0x12553d0;  1 drivers
v0x1242ca0_0 .net "shift_left_in", 31 0, L_0x12568a0;  1 drivers
v0x1242d70_0 .net "shift_left_out", 31 0, L_0x1257430;  1 drivers
v0x1242e40_0 .net "sign_extend_out", 31 0, L_0x1256ba0;  1 drivers
v0x1242ee0_0 .net "zero_extend_out", 31 0, L_0x1256f50;  1 drivers
L_0x1254340 .part L_0x1253a20, 16, 5;
L_0x12543e0 .part L_0x1253a20, 11, 5;
L_0x1255170 .part L_0x1253a20, 21, 5;
L_0x12552a0 .part L_0x1253a20, 16, 5;
L_0x1257200 .part L_0x1253a20, 0, 16;
L_0x1257bc0 .part L_0x1253a20, 26, 6;
L_0x1257dc0 .part L_0x1253a20, 0, 6;
S_0x120bff0 .scope module, "adder" "Adder" 2 397, 2 1 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1"
    .port_info 1 /INPUT 32 "op2"
    .port_info 2 /OUTPUT 32 "result"
v0x11feea0_0 .net "op1", 31 0, L_0x12576a0;  alias, 1 drivers
v0x1235e90_0 .net "op2", 31 0, L_0x1257840;  alias, 1 drivers
v0x1235f70_0 .net "result", 31 0, L_0x1257600;  alias, 1 drivers
L_0x1257600 .arith/sum 32, L_0x12576a0, L_0x1257840;
S_0x12360e0 .scope module, "adder4" "Adder4" 2 245, 2 9 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 32 "out"
L_0x7fe9695f5180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12362f0_0 .net/2u *"_s0", 31 0, L_0x7fe9695f5180;  1 drivers
v0x12363f0_0 .net "in", 31 0, L_0x1253cf0;  alias, 1 drivers
v0x12364d0_0 .net "out", 31 0, L_0x1253c50;  alias, 1 drivers
L_0x1253c50 .arith/sum 32, L_0x1253cf0, L_0x7fe9695f5180;
S_0x1236620 .scope module, "alu" "Alu" 2 324, 2 15 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1"
    .port_info 1 /INPUT 32 "op2"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fe9695f5408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1236910_0 .net/2u *"_s0", 31 0, L_0x7fe9695f5408;  1 drivers
v0x1236a10_0 .net "f", 2 0, L_0x1257f20;  alias, 1 drivers
v0x1236af0_0 .net "op1", 31 0, L_0x12557d0;  alias, 1 drivers
v0x1236be0_0 .net "op2", 31 0, L_0x1255890;  alias, 1 drivers
v0x1236cc0_0 .var "result", 31 0;
v0x1236df0_0 .net "zero", 0 0, L_0x1255640;  alias, 1 drivers
E_0x12368d0 .event edge, v0x1236a10_0, v0x1236be0_0, v0x1236af0_0;
L_0x1255640 .cmp/eq 32, v0x1236cc0_0, L_0x7fe9695f5408;
S_0x1236f50 .scope module, "alu_mux" "Mux32Bit2To1" 2 309, 2 499 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x1237190_0 .net "in0", 31 0, L_0x12555d0;  alias, 1 drivers
v0x1237290_0 .net "in1", 31 0, L_0x12572a0;  alias, 1 drivers
v0x1237370_0 .net "out", 31 0, L_0x1255440;  alias, 1 drivers
v0x1237460_0 .net "sel", 0 0, L_0x1258080;  alias, 1 drivers
L_0x1255440 .functor MUXZ 32, L_0x12555d0, L_0x12572a0, L_0x1258080, C4<>;
S_0x12375d0 .scope module, "control_unit" "ControlUnit" 2 429, 2 77 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /OUTPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 1 "reg_write"
    .port_info 4 /OUTPUT 1 "alu_src"
    .port_info 5 /OUTPUT 3 "alu_op"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "mem_write"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "immextend"
v0x12379d0_0 .var "alu_op", 2 0;
v0x1237ad0_0 .var "alu_src", 0 0;
v0x1237b90_0 .var "branch", 0 0;
v0x1237c30_0 .net "funct", 5 0, L_0x1257dc0;  alias, 1 drivers
v0x1237d10_0 .var "immextend", 0 0;
v0x1237e20_0 .var "mem_to_reg", 0 0;
v0x1237ee0_0 .var "mem_write", 0 0;
v0x1237fa0_0 .net "opcode", 5 0, L_0x1257bc0;  alias, 1 drivers
v0x1238080_0 .var "reg_dst", 0 0;
v0x12381d0_0 .var "reg_write", 0 0;
E_0x1237950 .event edge, v0x1237c30_0, v0x1237fa0_0;
S_0x1238430 .scope module, "data_memory" "DataMemory" 2 339, 2 36 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /OUTPUT 32 "read_data"
L_0x1255c90 .functor AND 1, L_0x12559a0, L_0x1255bf0, C4<1>, C4<1>;
L_0x7fe9695f5450 .functor BUFT 1, C4<00010000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1238710_0 .net/2u *"_s0", 31 0, L_0x7fe9695f5450;  1 drivers
v0x1238810_0 .net *"_s10", 31 0, L_0x1255da0;  1 drivers
L_0x7fe9695f54e0 .functor BUFT 1, C4<00010000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12388f0_0 .net/2u *"_s12", 31 0, L_0x7fe9695f54e0;  1 drivers
v0x12389b0_0 .net *"_s14", 31 0, L_0x1255e40;  1 drivers
v0x1238a90_0 .net *"_s16", 31 0, L_0x12560d0;  1 drivers
v0x1238bc0_0 .net *"_s18", 29 0, L_0x1255fe0;  1 drivers
v0x1238ca0_0 .net *"_s2", 0 0, L_0x12559a0;  1 drivers
L_0x7fe9695f5528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1238d60_0 .net *"_s20", 1 0, L_0x7fe9695f5528;  1 drivers
L_0x7fe9695f5570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1238e40_0 .net/2u *"_s22", 31 0, L_0x7fe9695f5570;  1 drivers
L_0x7fe9695f5498 .functor BUFT 1, C4<00010000000000010001000000000000>, C4<0>, C4<0>, C4<0>;
v0x1238fb0_0 .net/2u *"_s4", 31 0, L_0x7fe9695f5498;  1 drivers
v0x1239090_0 .net *"_s6", 0 0, L_0x1255bf0;  1 drivers
v0x1239150_0 .net *"_s8", 0 0, L_0x1255c90;  1 drivers
v0x1239210_0 .net "address", 31 0, L_0x1255ee0;  alias, 1 drivers
v0x12392f0_0 .net "clear", 0 0, v0x1242f80_0;  alias, 1 drivers
v0x12393b0_0 .net "clock", 0 0, v0x1243020_0;  alias, 1 drivers
v0x1239470 .array "content", 0 255, 31 0;
v0x1239530_0 .var/i "i", 31 0;
v0x12396e0_0 .net "read_data", 31 0, L_0x1256260;  alias, 1 drivers
v0x1239780_0 .net "write", 0 0, L_0x1258140;  alias, 1 drivers
v0x1239840_0 .net "write_data", 31 0, L_0x1256440;  alias, 1 drivers
E_0x1238690/0 .event negedge, v0x12393b0_0;
E_0x1238690/1 .event posedge, v0x12392f0_0;
E_0x1238690 .event/or E_0x1238690/0, E_0x1238690/1;
L_0x12559a0 .cmp/ge 32, L_0x1255ee0, L_0x7fe9695f5450;
L_0x1255bf0 .cmp/gt 32, L_0x7fe9695f5498, L_0x1255ee0;
L_0x1255da0 .array/port v0x1239470, L_0x12560d0;
L_0x1255e40 .arith/sub 32, L_0x1255ee0, L_0x7fe9695f54e0;
L_0x1255fe0 .part L_0x1255e40, 2, 30;
L_0x12560d0 .concat [ 30 2 0 0], L_0x1255fe0, L_0x7fe9695f5528;
L_0x1256260 .functor MUXZ 32, L_0x7fe9695f5570, L_0x1255da0, L_0x1255c90, C4<>;
S_0x1239a20 .scope module, "data_memory_mux" "Mux32Bit2To1" 2 356, 2 499 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x1239c10_0 .net "in0", 31 0, L_0x1256730;  alias, 1 drivers
v0x1239d10_0 .net "in1", 31 0, L_0x1256830;  alias, 1 drivers
v0x1239df0_0 .net "out", 31 0, L_0x12565f0;  alias, 1 drivers
v0x1239eb0_0 .net "sel", 0 0, L_0x12584f0;  alias, 1 drivers
L_0x12565f0 .functor MUXZ 32, L_0x1256730, L_0x1256830, L_0x12584f0, C4<>;
S_0x123a020 .scope module, "immextend_mux" "Mux32Bit2To1" 2 378, 2 499 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x123a260_0 .net "in0", 31 0, L_0x1256ba0;  alias, 1 drivers
v0x123a360_0 .net "in1", 31 0, L_0x1256f50;  alias, 1 drivers
v0x123a440_0 .net "out", 31 0, L_0x1256ff0;  alias, 1 drivers
v0x123a530_0 .net "sel", 0 0, L_0x1258370;  alias, 1 drivers
L_0x1256ff0 .functor MUXZ 32, L_0x1256ba0, L_0x1256f50, L_0x1258370, C4<>;
S_0x123a6a0 .scope module, "instruction_memory" "InstructionMemory" 2 233, 2 455 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /OUTPUT 32 "instr"
L_0x1253300 .functor AND 1, L_0x12530d0, L_0x1253210, C4<1>, C4<1>;
L_0x7fe9695f5018 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123a9b0_0 .net/2u *"_s0", 31 0, L_0x7fe9695f5018;  1 drivers
v0x123aab0_0 .net *"_s10", 31 0, L_0x1253410;  1 drivers
L_0x7fe9695f50a8 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123ab90_0 .net/2u *"_s12", 31 0, L_0x7fe9695f50a8;  1 drivers
v0x123ac80_0 .net *"_s14", 31 0, L_0x12534e0;  1 drivers
v0x123ad60_0 .net *"_s16", 31 0, L_0x1253800;  1 drivers
v0x123ae40_0 .net *"_s18", 29 0, L_0x1253710;  1 drivers
v0x123af20_0 .net *"_s2", 0 0, L_0x12530d0;  1 drivers
L_0x7fe9695f50f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123afe0_0 .net *"_s20", 1 0, L_0x7fe9695f50f0;  1 drivers
L_0x7fe9695f5138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123b0c0_0 .net/2u *"_s22", 31 0, L_0x7fe9695f5138;  1 drivers
L_0x7fe9695f5060 .functor BUFT 1, C4<00000100000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x123b230_0 .net/2u *"_s4", 31 0, L_0x7fe9695f5060;  1 drivers
v0x123b310_0 .net *"_s6", 0 0, L_0x1253210;  1 drivers
v0x123b3d0_0 .net *"_s8", 0 0, L_0x1253300;  1 drivers
v0x123b490_0 .net "address", 31 0, L_0x1253610;  alias, 1 drivers
v0x123b570_0 .net "clear", 0 0, v0x1242f80_0;  alias, 1 drivers
v0x123b610_0 .net "clock", 0 0, v0x1243020_0;  alias, 1 drivers
v0x123b6e0 .array "content", 0 255, 31 0;
v0x123b780_0 .var/i "i", 31 0;
v0x123b930_0 .net "instr", 31 0, L_0x1253a20;  alias, 1 drivers
E_0x12385b0 .event edge, v0x123b930_0;
L_0x12530d0 .cmp/ge 32, L_0x1253610, L_0x7fe9695f5018;
L_0x1253210 .cmp/gt 32, L_0x7fe9695f5060, L_0x1253610;
L_0x1253410 .array/port v0x123b6e0, L_0x1253800;
L_0x12534e0 .arith/sub 32, L_0x1253610, L_0x7fe9695f50a8;
L_0x1253710 .part L_0x12534e0, 2, 30;
L_0x1253800 .concat [ 30 2 0 0], L_0x1253710, L_0x7fe9695f50f0;
L_0x1253a20 .functor MUXZ 32, L_0x7fe9695f5138, L_0x1253410, L_0x1253300, C4<>;
S_0x123ba50 .scope module, "pc_mux" "Mux32Bit2To1" 2 256, 2 499 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x123bc40_0 .net "in0", 31 0, L_0x12540f0;  alias, 1 drivers
v0x123bd40_0 .net "in1", 31 0, L_0x1257940;  alias, 1 drivers
v0x123be20_0 .net "out", 31 0, L_0x1253e50;  alias, 1 drivers
v0x123bf10_0 .net "sel", 0 0, L_0x12579b0;  alias, 1 drivers
L_0x1253e50 .functor MUXZ 32, L_0x12540f0, L_0x1257940, L_0x12579b0, C4<>;
S_0x123c080 .scope module, "pc_register" "PcRegister" 2 224, 2 517 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /OUTPUT 32 "out"
v0x123c2c0_0 .net "clear", 0 0, v0x1242f80_0;  alias, 1 drivers
v0x123c3d0_0 .net "clock", 0 0, v0x1243020_0;  alias, 1 drivers
v0x123c4e0_0 .net "in", 31 0, L_0x1254030;  alias, 1 drivers
v0x123c580_0 .var "out", 31 0;
S_0x123c6e0 .scope module, "register_file" "RegisterFile" 2 288, 2 530 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 5 "read_index1"
    .port_info 3 /OUTPUT 32 "read_data1"
    .port_info 4 /INPUT 5 "read_index2"
    .port_info 5 /OUTPUT 32 "read_data2"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 5 "write_index"
    .port_info 8 /INPUT 32 "write_data"
v0x123c9e0_0 .net *"_s0", 31 0, L_0x1254510;  1 drivers
v0x123cae0_0 .net *"_s10", 31 0, L_0x12547d0;  1 drivers
v0x123cbc0_0 .net *"_s12", 6 0, L_0x1254870;  1 drivers
L_0x7fe9695f52a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123cc80_0 .net *"_s15", 1 0, L_0x7fe9695f52a0;  1 drivers
v0x123cd60_0 .net *"_s18", 31 0, L_0x1254b40;  1 drivers
L_0x7fe9695f52e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123ce90_0 .net *"_s21", 26 0, L_0x7fe9695f52e8;  1 drivers
L_0x7fe9695f5330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123cf70_0 .net/2u *"_s22", 31 0, L_0x7fe9695f5330;  1 drivers
v0x123d050_0 .net *"_s24", 0 0, L_0x1254cc0;  1 drivers
L_0x7fe9695f5378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123d110_0 .net/2u *"_s26", 31 0, L_0x7fe9695f5378;  1 drivers
v0x123d280_0 .net *"_s28", 31 0, L_0x1254e00;  1 drivers
L_0x7fe9695f51c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123d360_0 .net *"_s3", 26 0, L_0x7fe9695f51c8;  1 drivers
v0x123d440_0 .net *"_s30", 6 0, L_0x1254ef0;  1 drivers
L_0x7fe9695f53c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123d520_0 .net *"_s33", 1 0, L_0x7fe9695f53c0;  1 drivers
L_0x7fe9695f5210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123d600_0 .net/2u *"_s4", 31 0, L_0x7fe9695f5210;  1 drivers
v0x123d6e0_0 .net *"_s6", 0 0, L_0x1254600;  1 drivers
L_0x7fe9695f5258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123d7a0_0 .net/2u *"_s8", 31 0, L_0x7fe9695f5258;  1 drivers
v0x123d880_0 .net "clear", 0 0, v0x1242f80_0;  alias, 1 drivers
v0x123da30_0 .net "clock", 0 0, v0x1243020_0;  alias, 1 drivers
v0x123dad0 .array "content", 0 31, 31 0;
v0x123db70_0 .var/i "i", 31 0;
v0x123dc10_0 .net "read_data1", 31 0, L_0x1254960;  alias, 1 drivers
v0x123dcd0_0 .net "read_data2", 31 0, L_0x1254fe0;  alias, 1 drivers
v0x123ddb0_0 .net "read_index1", 4 0, L_0x1255170;  alias, 1 drivers
v0x123de90_0 .net "read_index2", 4 0, L_0x12552a0;  alias, 1 drivers
v0x123df70_0 .net "write", 0 0, L_0x1257ac0;  alias, 1 drivers
v0x123e030_0 .net "write_data", 31 0, L_0x1256910;  alias, 1 drivers
v0x123e110_0 .net "write_index", 4 0, L_0x12553d0;  alias, 1 drivers
L_0x1254510 .concat [ 5 27 0 0], L_0x1255170, L_0x7fe9695f51c8;
L_0x1254600 .cmp/eq 32, L_0x1254510, L_0x7fe9695f5210;
L_0x12547d0 .array/port v0x123dad0, L_0x1254870;
L_0x1254870 .concat [ 5 2 0 0], L_0x1255170, L_0x7fe9695f52a0;
L_0x1254960 .functor MUXZ 32, L_0x12547d0, L_0x7fe9695f5258, L_0x1254600, C4<>;
L_0x1254b40 .concat [ 5 27 0 0], L_0x12552a0, L_0x7fe9695f52e8;
L_0x1254cc0 .cmp/eq 32, L_0x1254b40, L_0x7fe9695f5330;
L_0x1254e00 .array/port v0x123dad0, L_0x1254ef0;
L_0x1254ef0 .concat [ 5 2 0 0], L_0x12552a0, L_0x7fe9695f53c0;
L_0x1254fe0 .functor MUXZ 32, L_0x1254e00, L_0x7fe9695f5378, L_0x1254cc0, C4<>;
S_0x123e310 .scope module, "register_file_mux" "Mux5Bit2To1" 2 270, 2 508 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
v0x123e500_0 .net "in0", 4 0, L_0x1254340;  alias, 1 drivers
v0x123e600_0 .net "in1", 4 0, L_0x12543e0;  alias, 1 drivers
v0x123e6e0_0 .net "out", 4 0, L_0x1254160;  alias, 1 drivers
v0x123e7d0_0 .net "sel", 0 0, L_0x1257e60;  alias, 1 drivers
L_0x1254160 .functor MUXZ 5, L_0x1254340, L_0x12543e0, L_0x1257e60, C4<>;
S_0x123e940 .scope module, "shift_left" "ShiftLeft" 2 386, 2 565 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x123eb70_0 .net *"_s2", 29 0, L_0x1257390;  1 drivers
L_0x7fe9695f5600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123ec70_0 .net *"_s4", 1 0, L_0x7fe9695f5600;  1 drivers
v0x123ed50_0 .net "in", 31 0, L_0x12568a0;  alias, 1 drivers
v0x123ee10_0 .net "out", 31 0, L_0x1257430;  alias, 1 drivers
L_0x1257390 .part L_0x12568a0, 0, 30;
L_0x1257430 .concat [ 2 30 0 0], L_0x7fe9695f5600, L_0x1257390;
S_0x123ef50 .scope module, "sign_extend" "SignExtend" 2 371, 2 572 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x123f160_0 .net *"_s1", 0 0, L_0x1256980;  1 drivers
v0x123f260_0 .net *"_s2", 15 0, L_0x1256a20;  1 drivers
v0x123f340_0 .net "in", 15 0, L_0x1257200;  alias, 1 drivers
v0x123f430_0 .net "out", 31 0, L_0x1256ba0;  alias, 1 drivers
L_0x1256980 .part L_0x1257200, 15, 1;
LS_0x1256a20_0_0 .concat [ 1 1 1 1], L_0x1256980, L_0x1256980, L_0x1256980, L_0x1256980;
LS_0x1256a20_0_4 .concat [ 1 1 1 1], L_0x1256980, L_0x1256980, L_0x1256980, L_0x1256980;
LS_0x1256a20_0_8 .concat [ 1 1 1 1], L_0x1256980, L_0x1256980, L_0x1256980, L_0x1256980;
LS_0x1256a20_0_12 .concat [ 1 1 1 1], L_0x1256980, L_0x1256980, L_0x1256980, L_0x1256980;
L_0x1256a20 .concat [ 4 4 4 4], LS_0x1256a20_0_0, LS_0x1256a20_0_4, LS_0x1256a20_0_8, LS_0x1256a20_0_12;
L_0x1256ba0 .concat [ 16 16 0 0], L_0x1257200, L_0x1256a20;
S_0x123f560 .scope module, "zero_extend" "ZeroExtend" 2 374, 2 579 0, S_0x1200780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
L_0x7fe9695f55b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123f770_0 .net/2u *"_s0", 15 0, L_0x7fe9695f55b8;  1 drivers
v0x123f870_0 .net "in", 15 0, L_0x1257200;  alias, 1 drivers
v0x123f960_0 .net "out", 31 0, L_0x1256f50;  alias, 1 drivers
L_0x1256f50 .concat [ 16 16 0 0], L_0x1257200, L_0x7fe9695f55b8;
    .scope S_0x123c080;
T_0 ;
    %wait E_0x1238690;
    %load/vec4 v0x123c2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4194304, 0, 32;
    %store/vec4 v0x123c580_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x123c4e0_0;
    %store/vec4 v0x123c580_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x123a6a0;
T_1 ;
    %wait E_0x1238690;
    %load/vec4 v0x123b570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123b780_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x123b780_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x123b780_0;
    %store/vec4a v0x123b6e0, 4, 0;
    %load/vec4 v0x123b780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123b780_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 570425345, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123b6e0, 4, 0;
    %pushi/vec4 907051008, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123b6e0, 4, 0;
    %pushi/vec4 571539455, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123b6e0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x123a6a0;
T_2 ;
    %wait E_0x12385b0;
    %vpi_call 2 495 "$display", "Fetch at PC %08x: instruction %08x", v0x123b490_0, v0x123b930_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x123c6e0;
T_3 ;
    %wait E_0x1238690;
    %load/vec4 v0x123d880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123db70_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x123db70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x123db70_0;
    %store/vec4a v0x123dad0, 4, 0;
    %load/vec4 v0x123db70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123db70_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123dad0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123dad0, 4, 0;
    %pushi/vec4 268500992, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123dad0, 4, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x123df70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x123e030_0;
    %load/vec4 v0x123e110_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x123dad0, 4, 0;
    %vpi_call 2 556 "$display", "\011R[%d] = %x (hex)", v0x123e110_0, v0x123e030_0 {0 0 0};
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1236620;
T_4 ;
    %wait E_0x12368d0;
    %load/vec4 v0x1236a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x1236af0_0;
    %load/vec4 v0x1236be0_0;
    %and;
    %store/vec4 v0x1236cc0_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x1236af0_0;
    %load/vec4 v0x1236be0_0;
    %or;
    %store/vec4 v0x1236cc0_0, 0, 32;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x1236af0_0;
    %load/vec4 v0x1236be0_0;
    %add;
    %store/vec4 v0x1236cc0_0, 0, 32;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1236cc0_0, 0, 32;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x1236af0_0;
    %load/vec4 v0x1236be0_0;
    %inv;
    %and;
    %store/vec4 v0x1236cc0_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x1236af0_0;
    %load/vec4 v0x1236be0_0;
    %inv;
    %or;
    %store/vec4 v0x1236cc0_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x1236af0_0;
    %load/vec4 v0x1236be0_0;
    %sub;
    %store/vec4 v0x1236cc0_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x1236af0_0;
    %load/vec4 v0x1236be0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1236cc0_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1238430;
T_5 ;
    %wait E_0x1238690;
    %load/vec4 v0x12392f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1239530_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x1239530_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1239530_0;
    %store/vec4a v0x1239470, 4, 0;
    %load/vec4 v0x1239530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1239530_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1239470, 4, 0;
    %pushi/vec4 200, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1239470, 4, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1239780_0;
    %pushi/vec4 268500992, 0, 32;
    %load/vec4 v0x1239210_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1239210_0;
    %cmpi/u 268505088, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x1239840_0;
    %load/vec4 v0x1239210_0;
    %subi 268439552, 0, 32;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %store/vec4a v0x1239470, 4, 0;
    %vpi_call 2 67 "$display", "\011M[%x] = %x (hex)", v0x1239210_0, v0x1239840_0 {0 0 0};
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12375d0;
T_6 ;
    %wait E_0x1237950;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1238080_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x12381d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1237ad0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x12379d0_0, 0, 3;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1237b90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1237ee0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1237e20_0, 0, 1;
    %load/vec4 v0x1237fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12381d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237d10_0, 0, 1;
    %load/vec4 v0x1237c30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %jmp T_6.12;
T_6.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12379d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237d10_0, 0, 1;
    %vpi_call 2 121 "$display", "\011Instruction 'add'" {0 0 0};
    %jmp T_6.12;
T_6.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x12379d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237d10_0, 0, 1;
    %vpi_call 2 128 "$display", "\011Instruction 'sub'" {0 0 0};
    %jmp T_6.12;
T_6.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x12379d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237d10_0, 0, 1;
    %vpi_call 2 135 "$display", "\011Instruction 'slt'" {0 0 0};
    %jmp T_6.12;
T_6.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12379d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237d10_0, 0, 1;
    %vpi_call 2 142 "$display", "\011Instruction 'and'" {0 0 0};
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12379d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237d10_0, 0, 1;
    %vpi_call 2 149 "$display", "\011Instruction 'or'" {0 0 0};
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12381d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1237ad0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12379d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1237e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237d10_0, 0, 1;
    %vpi_call 2 164 "$display", "\011Instruction 'lw'" {0 0 0};
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12381d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1237ad0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12379d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1237ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237d10_0, 0, 1;
    %vpi_call 2 175 "$display", "\011Instruction 'sw'" {0 0 0};
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12381d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237ad0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x12379d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1237b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237d10_0, 0, 1;
    %vpi_call 2 186 "$display", "\011Instruction 'beq'" {0 0 0};
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12381d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1237ad0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12379d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237d10_0, 0, 1;
    %vpi_call 2 199 "$display", "\011Instruction 'addi'" {0 0 0};
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12381d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1237ad0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12379d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1237e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1237d10_0, 0, 1;
    %vpi_call 2 212 "$display", "\011Instruction 'ori'" {0 0 0};
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1212790;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1242f80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1242f80_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x1212790;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1243020_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1243020_0;
    %inv;
    %store/vec4 v0x1243020_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x1212790;
T_9 ;
    %delay 110, 0;
    %vpi_call 2 638 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "hw8.v";
