#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000014261798500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000142617de9d0_0 .net "PC", 31 0, v00000142617d7e60_0;  1 drivers
v00000142617ddc10_0 .var "clk", 0 0;
v00000142617de4d0_0 .net "clkout", 0 0, L_00000142618233e0;  1 drivers
v00000142617dd850_0 .net "cycles_consumed", 31 0, v00000142617deb10_0;  1 drivers
v00000142617dd8f0_0 .var "rst", 0 0;
S_0000014261743560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000014261798500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000142617b2680 .param/l "RType" 0 4 2, C4<000000>;
P_00000142617b26b8 .param/l "add" 0 4 5, C4<100000>;
P_00000142617b26f0 .param/l "addi" 0 4 8, C4<001000>;
P_00000142617b2728 .param/l "addu" 0 4 5, C4<100001>;
P_00000142617b2760 .param/l "and_" 0 4 5, C4<100100>;
P_00000142617b2798 .param/l "andi" 0 4 8, C4<001100>;
P_00000142617b27d0 .param/l "beq" 0 4 10, C4<000100>;
P_00000142617b2808 .param/l "bne" 0 4 10, C4<000101>;
P_00000142617b2840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000142617b2878 .param/l "j" 0 4 12, C4<000010>;
P_00000142617b28b0 .param/l "jal" 0 4 12, C4<000011>;
P_00000142617b28e8 .param/l "jr" 0 4 6, C4<001000>;
P_00000142617b2920 .param/l "lw" 0 4 8, C4<100011>;
P_00000142617b2958 .param/l "nor_" 0 4 5, C4<100111>;
P_00000142617b2990 .param/l "or_" 0 4 5, C4<100101>;
P_00000142617b29c8 .param/l "ori" 0 4 8, C4<001101>;
P_00000142617b2a00 .param/l "sgt" 0 4 6, C4<101011>;
P_00000142617b2a38 .param/l "sll" 0 4 6, C4<000000>;
P_00000142617b2a70 .param/l "slt" 0 4 5, C4<101010>;
P_00000142617b2aa8 .param/l "slti" 0 4 8, C4<101010>;
P_00000142617b2ae0 .param/l "srl" 0 4 6, C4<000010>;
P_00000142617b2b18 .param/l "sub" 0 4 5, C4<100010>;
P_00000142617b2b50 .param/l "subu" 0 4 5, C4<100011>;
P_00000142617b2b88 .param/l "sw" 0 4 8, C4<101011>;
P_00000142617b2bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000142617b2bf8 .param/l "xori" 0 4 8, C4<001110>;
L_0000014261822e30 .functor NOT 1, v00000142617dd8f0_0, C4<0>, C4<0>, C4<0>;
L_00000142618229d0 .functor NOT 1, v00000142617dd8f0_0, C4<0>, C4<0>, C4<0>;
L_00000142618230d0 .functor NOT 1, v00000142617dd8f0_0, C4<0>, C4<0>, C4<0>;
L_0000014261822810 .functor NOT 1, v00000142617dd8f0_0, C4<0>, C4<0>, C4<0>;
L_0000014261822dc0 .functor NOT 1, v00000142617dd8f0_0, C4<0>, C4<0>, C4<0>;
L_0000014261822880 .functor NOT 1, v00000142617dd8f0_0, C4<0>, C4<0>, C4<0>;
L_0000014261823530 .functor NOT 1, v00000142617dd8f0_0, C4<0>, C4<0>, C4<0>;
L_0000014261822a40 .functor NOT 1, v00000142617dd8f0_0, C4<0>, C4<0>, C4<0>;
L_00000142618233e0 .functor OR 1, v00000142617ddc10_0, v00000142617a1c80_0, C4<0>, C4<0>;
L_0000014261823290 .functor OR 1, L_0000014261870310, L_000001426186ff50, C4<0>, C4<0>;
L_0000014261822b20 .functor AND 1, L_0000014261870090, L_000001426186fc30, C4<1>, C4<1>;
L_0000014261822ab0 .functor NOT 1, v00000142617dd8f0_0, C4<0>, C4<0>, C4<0>;
L_0000014261823300 .functor OR 1, L_000001426186f870, L_000001426186fb90, C4<0>, C4<0>;
L_00000142618234c0 .functor OR 1, L_0000014261823300, L_0000014261870c70, C4<0>, C4<0>;
L_0000014261823370 .functor OR 1, L_00000142618704f0, L_0000014261881d90, C4<0>, C4<0>;
L_00000142618228f0 .functor AND 1, L_0000014261870450, L_0000014261823370, C4<1>, C4<1>;
L_0000014261822960 .functor OR 1, L_00000142618817f0, L_0000014261881c50, C4<0>, C4<0>;
L_0000014261822c00 .functor AND 1, L_0000014261882790, L_0000014261822960, C4<1>, C4<1>;
L_0000014261822c70 .functor NOT 1, L_00000142618233e0, C4<0>, C4<0>, C4<0>;
v00000142617d7f00_0 .net "ALUOp", 3 0, v00000142617a2b80_0;  1 drivers
v00000142617d8040_0 .net "ALUResult", 31 0, v00000142617d84a0_0;  1 drivers
v00000142617d8220_0 .net "ALUSrc", 0 0, v00000142617a1820_0;  1 drivers
v00000142617d9010_0 .net "ALUin2", 31 0, L_0000014261881bb0;  1 drivers
v00000142617da050_0 .net "MemReadEn", 0 0, v00000142617a20e0_0;  1 drivers
v00000142617d9830_0 .net "MemWriteEn", 0 0, v00000142617a2cc0_0;  1 drivers
v00000142617d9650_0 .net "MemtoReg", 0 0, v00000142617a2c20_0;  1 drivers
v00000142617da0f0_0 .net "PC", 31 0, v00000142617d7e60_0;  alias, 1 drivers
v00000142617d9290_0 .net "PCPlus1", 31 0, L_0000014261871490;  1 drivers
v00000142617d96f0_0 .net "PCsrc", 0 0, v00000142617d7320_0;  1 drivers
v00000142617d9330_0 .net "RegDst", 0 0, v00000142617a2d60_0;  1 drivers
v00000142617da910_0 .net "RegWriteEn", 0 0, v00000142617a22c0_0;  1 drivers
v00000142617d9c90_0 .net "WriteRegister", 4 0, L_0000014261870590;  1 drivers
v00000142617da9b0_0 .net *"_ivl_0", 0 0, L_0000014261822e30;  1 drivers
L_00000142618237b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000142617da2d0_0 .net/2u *"_ivl_10", 4 0, L_00000142618237b0;  1 drivers
L_0000014261823ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617da230_0 .net *"_ivl_101", 15 0, L_0000014261823ba0;  1 drivers
v00000142617d9790_0 .net *"_ivl_102", 31 0, L_000001426186f9b0;  1 drivers
L_0000014261823be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617d93d0_0 .net *"_ivl_105", 25 0, L_0000014261823be8;  1 drivers
L_0000014261823c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617da690_0 .net/2u *"_ivl_106", 31 0, L_0000014261823c30;  1 drivers
v00000142617d9d30_0 .net *"_ivl_108", 0 0, L_0000014261870090;  1 drivers
L_0000014261823c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000142617d9dd0_0 .net/2u *"_ivl_110", 5 0, L_0000014261823c78;  1 drivers
v00000142617daa50_0 .net *"_ivl_112", 0 0, L_000001426186fc30;  1 drivers
v00000142617da4b0_0 .net *"_ivl_115", 0 0, L_0000014261822b20;  1 drivers
v00000142617d98d0_0 .net *"_ivl_116", 47 0, L_0000014261870630;  1 drivers
L_0000014261823cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617d9970_0 .net *"_ivl_119", 15 0, L_0000014261823cc0;  1 drivers
L_00000142618237f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000142617da370_0 .net/2u *"_ivl_12", 5 0, L_00000142618237f8;  1 drivers
v00000142617dab90_0 .net *"_ivl_120", 47 0, L_000001426186fd70;  1 drivers
L_0000014261823d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617da730_0 .net *"_ivl_123", 15 0, L_0000014261823d08;  1 drivers
v00000142617d9a10_0 .net *"_ivl_125", 0 0, L_00000142618701d0;  1 drivers
v00000142617daaf0_0 .net *"_ivl_126", 31 0, L_0000014261870a90;  1 drivers
v00000142617dac30_0 .net *"_ivl_128", 47 0, L_00000142618710d0;  1 drivers
v00000142617da190_0 .net *"_ivl_130", 47 0, L_000001426186fa50;  1 drivers
v00000142617d9150_0 .net *"_ivl_132", 47 0, L_0000014261871170;  1 drivers
v00000142617da7d0_0 .net *"_ivl_134", 47 0, L_000001426186fcd0;  1 drivers
v00000142617d9470_0 .net *"_ivl_14", 0 0, L_00000142617ddcb0;  1 drivers
v00000142617da410_0 .net *"_ivl_140", 0 0, L_0000014261822ab0;  1 drivers
L_0000014261823d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617da550_0 .net/2u *"_ivl_142", 31 0, L_0000014261823d98;  1 drivers
L_0000014261823e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000142617dad70_0 .net/2u *"_ivl_146", 5 0, L_0000014261823e70;  1 drivers
v00000142617d91f0_0 .net *"_ivl_148", 0 0, L_000001426186f870;  1 drivers
L_0000014261823eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000142617da5f0_0 .net/2u *"_ivl_150", 5 0, L_0000014261823eb8;  1 drivers
v00000142617d9510_0 .net *"_ivl_152", 0 0, L_000001426186fb90;  1 drivers
v00000142617d9e70_0 .net *"_ivl_155", 0 0, L_0000014261823300;  1 drivers
L_0000014261823f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000142617d90b0_0 .net/2u *"_ivl_156", 5 0, L_0000014261823f00;  1 drivers
v00000142617da870_0 .net *"_ivl_158", 0 0, L_0000014261870c70;  1 drivers
L_0000014261823840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000142617d95b0_0 .net/2u *"_ivl_16", 4 0, L_0000014261823840;  1 drivers
v00000142617d8ed0_0 .net *"_ivl_161", 0 0, L_00000142618234c0;  1 drivers
L_0000014261823f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617dacd0_0 .net/2u *"_ivl_162", 15 0, L_0000014261823f48;  1 drivers
v00000142617d9ab0_0 .net *"_ivl_164", 31 0, L_0000014261870d10;  1 drivers
v00000142617d8f70_0 .net *"_ivl_167", 0 0, L_000001426186fe10;  1 drivers
v00000142617d9b50_0 .net *"_ivl_168", 15 0, L_000001426186feb0;  1 drivers
v00000142617d9bf0_0 .net *"_ivl_170", 31 0, L_0000014261870130;  1 drivers
v00000142617d9f10_0 .net *"_ivl_174", 31 0, L_0000014261870f90;  1 drivers
L_0000014261823f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617d9fb0_0 .net *"_ivl_177", 25 0, L_0000014261823f90;  1 drivers
L_0000014261823fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617dbc00_0 .net/2u *"_ivl_178", 31 0, L_0000014261823fd8;  1 drivers
v00000142617dca60_0 .net *"_ivl_180", 0 0, L_0000014261870450;  1 drivers
L_0000014261824020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000142617db700_0 .net/2u *"_ivl_182", 5 0, L_0000014261824020;  1 drivers
v00000142617dbd40_0 .net *"_ivl_184", 0 0, L_00000142618704f0;  1 drivers
L_0000014261824068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000142617db7a0_0 .net/2u *"_ivl_186", 5 0, L_0000014261824068;  1 drivers
v00000142617dbb60_0 .net *"_ivl_188", 0 0, L_0000014261881d90;  1 drivers
v00000142617db2a0_0 .net *"_ivl_19", 4 0, L_00000142617dddf0;  1 drivers
v00000142617db020_0 .net *"_ivl_191", 0 0, L_0000014261823370;  1 drivers
v00000142617dc560_0 .net *"_ivl_193", 0 0, L_00000142618228f0;  1 drivers
L_00000142618240b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000142617db520_0 .net/2u *"_ivl_194", 5 0, L_00000142618240b0;  1 drivers
v00000142617db8e0_0 .net *"_ivl_196", 0 0, L_0000014261882b50;  1 drivers
L_00000142618240f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000142617dc1a0_0 .net/2u *"_ivl_198", 31 0, L_00000142618240f8;  1 drivers
L_0000014261823768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000142617dc240_0 .net/2u *"_ivl_2", 5 0, L_0000014261823768;  1 drivers
v00000142617db660_0 .net *"_ivl_20", 4 0, L_00000142617dd030;  1 drivers
v00000142617db340_0 .net *"_ivl_200", 31 0, L_0000014261882c90;  1 drivers
v00000142617dbfc0_0 .net *"_ivl_204", 31 0, L_0000014261881e30;  1 drivers
L_0000014261824140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617daee0_0 .net *"_ivl_207", 25 0, L_0000014261824140;  1 drivers
L_0000014261824188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617dcba0_0 .net/2u *"_ivl_208", 31 0, L_0000014261824188;  1 drivers
v00000142617dba20_0 .net *"_ivl_210", 0 0, L_0000014261882790;  1 drivers
L_00000142618241d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000142617dc100_0 .net/2u *"_ivl_212", 5 0, L_00000142618241d0;  1 drivers
v00000142617dbde0_0 .net *"_ivl_214", 0 0, L_00000142618817f0;  1 drivers
L_0000014261824218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000142617dc2e0_0 .net/2u *"_ivl_216", 5 0, L_0000014261824218;  1 drivers
v00000142617dc4c0_0 .net *"_ivl_218", 0 0, L_0000014261881c50;  1 drivers
v00000142617dc600_0 .net *"_ivl_221", 0 0, L_0000014261822960;  1 drivers
v00000142617dc060_0 .net *"_ivl_223", 0 0, L_0000014261822c00;  1 drivers
L_0000014261824260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000142617db980_0 .net/2u *"_ivl_224", 5 0, L_0000014261824260;  1 drivers
v00000142617db3e0_0 .net *"_ivl_226", 0 0, L_00000142618823d0;  1 drivers
v00000142617dcce0_0 .net *"_ivl_228", 31 0, L_0000014261882650;  1 drivers
v00000142617dc6a0_0 .net *"_ivl_24", 0 0, L_00000142618230d0;  1 drivers
L_0000014261823888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000142617db480_0 .net/2u *"_ivl_26", 4 0, L_0000014261823888;  1 drivers
v00000142617dc380_0 .net *"_ivl_29", 4 0, L_00000142617dd0d0;  1 drivers
v00000142617dbca0_0 .net *"_ivl_32", 0 0, L_0000014261822810;  1 drivers
L_00000142618238d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000142617dc420_0 .net/2u *"_ivl_34", 4 0, L_00000142618238d0;  1 drivers
v00000142617dc740_0 .net *"_ivl_37", 4 0, L_00000142617dd350;  1 drivers
v00000142617dc7e0_0 .net *"_ivl_40", 0 0, L_0000014261822dc0;  1 drivers
L_0000014261823918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617dc880_0 .net/2u *"_ivl_42", 15 0, L_0000014261823918;  1 drivers
v00000142617db160_0 .net *"_ivl_45", 15 0, L_000001426186f7d0;  1 drivers
v00000142617dc920_0 .net *"_ivl_48", 0 0, L_0000014261822880;  1 drivers
v00000142617dc9c0_0 .net *"_ivl_5", 5 0, L_00000142617de6b0;  1 drivers
L_0000014261823960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617dcd80_0 .net/2u *"_ivl_50", 36 0, L_0000014261823960;  1 drivers
L_00000142618239a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617dcb00_0 .net/2u *"_ivl_52", 31 0, L_00000142618239a8;  1 drivers
v00000142617dcc40_0 .net *"_ivl_55", 4 0, L_0000014261870270;  1 drivers
v00000142617daf80_0 .net *"_ivl_56", 36 0, L_00000142618708b0;  1 drivers
v00000142617db5c0_0 .net *"_ivl_58", 36 0, L_0000014261870950;  1 drivers
v00000142617dbac0_0 .net *"_ivl_62", 0 0, L_0000014261823530;  1 drivers
L_00000142618239f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000142617dbe80_0 .net/2u *"_ivl_64", 5 0, L_00000142618239f0;  1 drivers
v00000142617db840_0 .net *"_ivl_67", 5 0, L_00000142618709f0;  1 drivers
v00000142617db0c0_0 .net *"_ivl_70", 0 0, L_0000014261822a40;  1 drivers
L_0000014261823a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617db200_0 .net/2u *"_ivl_72", 57 0, L_0000014261823a38;  1 drivers
L_0000014261823a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617dbf20_0 .net/2u *"_ivl_74", 31 0, L_0000014261823a80;  1 drivers
v00000142617de2f0_0 .net *"_ivl_77", 25 0, L_00000142618713f0;  1 drivers
v00000142617dd2b0_0 .net *"_ivl_78", 57 0, L_000001426186fff0;  1 drivers
v00000142617ddfd0_0 .net *"_ivl_8", 0 0, L_00000142618229d0;  1 drivers
v00000142617de570_0 .net *"_ivl_80", 57 0, L_000001426186f910;  1 drivers
L_0000014261823ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000142617ddd50_0 .net/2u *"_ivl_84", 31 0, L_0000014261823ac8;  1 drivers
L_0000014261823b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000142617de070_0 .net/2u *"_ivl_88", 5 0, L_0000014261823b10;  1 drivers
v00000142617de750_0 .net *"_ivl_90", 0 0, L_0000014261870310;  1 drivers
L_0000014261823b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000142617dcef0_0 .net/2u *"_ivl_92", 5 0, L_0000014261823b58;  1 drivers
v00000142617dcf90_0 .net *"_ivl_94", 0 0, L_000001426186ff50;  1 drivers
v00000142617dea70_0 .net *"_ivl_97", 0 0, L_0000014261823290;  1 drivers
v00000142617dde90_0 .net *"_ivl_98", 47 0, L_0000014261870db0;  1 drivers
v00000142617de1b0_0 .net "adderResult", 31 0, L_0000014261871210;  1 drivers
v00000142617dec50_0 .net "address", 31 0, L_000001426186faf0;  1 drivers
v00000142617dd530_0 .net "clk", 0 0, L_00000142618233e0;  alias, 1 drivers
v00000142617deb10_0 .var "cycles_consumed", 31 0;
v00000142617dd670_0 .net "extImm", 31 0, L_0000014261870ef0;  1 drivers
v00000142617dda30_0 .net "funct", 5 0, L_00000142618706d0;  1 drivers
v00000142617de110_0 .net "hlt", 0 0, v00000142617a1c80_0;  1 drivers
v00000142617de390_0 .net "imm", 15 0, L_0000014261870770;  1 drivers
v00000142617dd7b0_0 .net "immediate", 31 0, L_00000142618825b0;  1 drivers
v00000142617dd3f0_0 .net "input_clk", 0 0, v00000142617ddc10_0;  1 drivers
v00000142617debb0_0 .net "instruction", 31 0, L_0000014261870bd0;  1 drivers
v00000142617de7f0_0 .net "memoryReadData", 31 0, v00000142617d7780_0;  1 drivers
v00000142617dd710_0 .net "nextPC", 31 0, L_0000014261871350;  1 drivers
v00000142617dd210_0 .net "opcode", 5 0, L_00000142617ddad0;  1 drivers
v00000142617de250_0 .net "rd", 4 0, L_00000142617de930;  1 drivers
v00000142617ddf30_0 .net "readData1", 31 0, L_0000014261822ff0;  1 drivers
v00000142617de890_0 .net "readData1_w", 31 0, L_0000014261882290;  1 drivers
v00000142617dd5d0_0 .net "readData2", 31 0, L_0000014261822b90;  1 drivers
v00000142617ddb70_0 .net "rs", 4 0, L_00000142617dd170;  1 drivers
v00000142617dd990_0 .net "rst", 0 0, v00000142617dd8f0_0;  1 drivers
v00000142617decf0_0 .net "rt", 4 0, L_00000142618712b0;  1 drivers
v00000142617ded90_0 .net "shamt", 31 0, L_0000014261871030;  1 drivers
v00000142617de610_0 .net "wire_instruction", 31 0, L_0000014261823680;  1 drivers
v00000142617dd490_0 .net "writeData", 31 0, L_0000014261882d30;  1 drivers
v00000142617de430_0 .net "zero", 0 0, L_0000014261881a70;  1 drivers
L_00000142617de6b0 .part L_0000014261870bd0, 26, 6;
L_00000142617ddad0 .functor MUXZ 6, L_00000142617de6b0, L_0000014261823768, L_0000014261822e30, C4<>;
L_00000142617ddcb0 .cmp/eq 6, L_00000142617ddad0, L_00000142618237f8;
L_00000142617dddf0 .part L_0000014261870bd0, 11, 5;
L_00000142617dd030 .functor MUXZ 5, L_00000142617dddf0, L_0000014261823840, L_00000142617ddcb0, C4<>;
L_00000142617de930 .functor MUXZ 5, L_00000142617dd030, L_00000142618237b0, L_00000142618229d0, C4<>;
L_00000142617dd0d0 .part L_0000014261870bd0, 21, 5;
L_00000142617dd170 .functor MUXZ 5, L_00000142617dd0d0, L_0000014261823888, L_00000142618230d0, C4<>;
L_00000142617dd350 .part L_0000014261870bd0, 16, 5;
L_00000142618712b0 .functor MUXZ 5, L_00000142617dd350, L_00000142618238d0, L_0000014261822810, C4<>;
L_000001426186f7d0 .part L_0000014261870bd0, 0, 16;
L_0000014261870770 .functor MUXZ 16, L_000001426186f7d0, L_0000014261823918, L_0000014261822dc0, C4<>;
L_0000014261870270 .part L_0000014261870bd0, 6, 5;
L_00000142618708b0 .concat [ 5 32 0 0], L_0000014261870270, L_00000142618239a8;
L_0000014261870950 .functor MUXZ 37, L_00000142618708b0, L_0000014261823960, L_0000014261822880, C4<>;
L_0000014261871030 .part L_0000014261870950, 0, 32;
L_00000142618709f0 .part L_0000014261870bd0, 0, 6;
L_00000142618706d0 .functor MUXZ 6, L_00000142618709f0, L_00000142618239f0, L_0000014261823530, C4<>;
L_00000142618713f0 .part L_0000014261870bd0, 0, 26;
L_000001426186fff0 .concat [ 26 32 0 0], L_00000142618713f0, L_0000014261823a80;
L_000001426186f910 .functor MUXZ 58, L_000001426186fff0, L_0000014261823a38, L_0000014261822a40, C4<>;
L_000001426186faf0 .part L_000001426186f910, 0, 32;
L_0000014261871490 .arith/sum 32, v00000142617d7e60_0, L_0000014261823ac8;
L_0000014261870310 .cmp/eq 6, L_00000142617ddad0, L_0000014261823b10;
L_000001426186ff50 .cmp/eq 6, L_00000142617ddad0, L_0000014261823b58;
L_0000014261870db0 .concat [ 32 16 0 0], L_000001426186faf0, L_0000014261823ba0;
L_000001426186f9b0 .concat [ 6 26 0 0], L_00000142617ddad0, L_0000014261823be8;
L_0000014261870090 .cmp/eq 32, L_000001426186f9b0, L_0000014261823c30;
L_000001426186fc30 .cmp/eq 6, L_00000142618706d0, L_0000014261823c78;
L_0000014261870630 .concat [ 32 16 0 0], L_0000014261822ff0, L_0000014261823cc0;
L_000001426186fd70 .concat [ 32 16 0 0], v00000142617d7e60_0, L_0000014261823d08;
L_00000142618701d0 .part L_0000014261870770, 15, 1;
LS_0000014261870a90_0_0 .concat [ 1 1 1 1], L_00000142618701d0, L_00000142618701d0, L_00000142618701d0, L_00000142618701d0;
LS_0000014261870a90_0_4 .concat [ 1 1 1 1], L_00000142618701d0, L_00000142618701d0, L_00000142618701d0, L_00000142618701d0;
LS_0000014261870a90_0_8 .concat [ 1 1 1 1], L_00000142618701d0, L_00000142618701d0, L_00000142618701d0, L_00000142618701d0;
LS_0000014261870a90_0_12 .concat [ 1 1 1 1], L_00000142618701d0, L_00000142618701d0, L_00000142618701d0, L_00000142618701d0;
LS_0000014261870a90_0_16 .concat [ 1 1 1 1], L_00000142618701d0, L_00000142618701d0, L_00000142618701d0, L_00000142618701d0;
LS_0000014261870a90_0_20 .concat [ 1 1 1 1], L_00000142618701d0, L_00000142618701d0, L_00000142618701d0, L_00000142618701d0;
LS_0000014261870a90_0_24 .concat [ 1 1 1 1], L_00000142618701d0, L_00000142618701d0, L_00000142618701d0, L_00000142618701d0;
LS_0000014261870a90_0_28 .concat [ 1 1 1 1], L_00000142618701d0, L_00000142618701d0, L_00000142618701d0, L_00000142618701d0;
LS_0000014261870a90_1_0 .concat [ 4 4 4 4], LS_0000014261870a90_0_0, LS_0000014261870a90_0_4, LS_0000014261870a90_0_8, LS_0000014261870a90_0_12;
LS_0000014261870a90_1_4 .concat [ 4 4 4 4], LS_0000014261870a90_0_16, LS_0000014261870a90_0_20, LS_0000014261870a90_0_24, LS_0000014261870a90_0_28;
L_0000014261870a90 .concat [ 16 16 0 0], LS_0000014261870a90_1_0, LS_0000014261870a90_1_4;
L_00000142618710d0 .concat [ 16 32 0 0], L_0000014261870770, L_0000014261870a90;
L_000001426186fa50 .arith/sum 48, L_000001426186fd70, L_00000142618710d0;
L_0000014261871170 .functor MUXZ 48, L_000001426186fa50, L_0000014261870630, L_0000014261822b20, C4<>;
L_000001426186fcd0 .functor MUXZ 48, L_0000014261871170, L_0000014261870db0, L_0000014261823290, C4<>;
L_0000014261871210 .part L_000001426186fcd0, 0, 32;
L_0000014261871350 .functor MUXZ 32, L_0000014261871490, L_0000014261871210, v00000142617d7320_0, C4<>;
L_0000014261870bd0 .functor MUXZ 32, L_0000014261823680, L_0000014261823d98, L_0000014261822ab0, C4<>;
L_000001426186f870 .cmp/eq 6, L_00000142617ddad0, L_0000014261823e70;
L_000001426186fb90 .cmp/eq 6, L_00000142617ddad0, L_0000014261823eb8;
L_0000014261870c70 .cmp/eq 6, L_00000142617ddad0, L_0000014261823f00;
L_0000014261870d10 .concat [ 16 16 0 0], L_0000014261870770, L_0000014261823f48;
L_000001426186fe10 .part L_0000014261870770, 15, 1;
LS_000001426186feb0_0_0 .concat [ 1 1 1 1], L_000001426186fe10, L_000001426186fe10, L_000001426186fe10, L_000001426186fe10;
LS_000001426186feb0_0_4 .concat [ 1 1 1 1], L_000001426186fe10, L_000001426186fe10, L_000001426186fe10, L_000001426186fe10;
LS_000001426186feb0_0_8 .concat [ 1 1 1 1], L_000001426186fe10, L_000001426186fe10, L_000001426186fe10, L_000001426186fe10;
LS_000001426186feb0_0_12 .concat [ 1 1 1 1], L_000001426186fe10, L_000001426186fe10, L_000001426186fe10, L_000001426186fe10;
L_000001426186feb0 .concat [ 4 4 4 4], LS_000001426186feb0_0_0, LS_000001426186feb0_0_4, LS_000001426186feb0_0_8, LS_000001426186feb0_0_12;
L_0000014261870130 .concat [ 16 16 0 0], L_0000014261870770, L_000001426186feb0;
L_0000014261870ef0 .functor MUXZ 32, L_0000014261870130, L_0000014261870d10, L_00000142618234c0, C4<>;
L_0000014261870f90 .concat [ 6 26 0 0], L_00000142617ddad0, L_0000014261823f90;
L_0000014261870450 .cmp/eq 32, L_0000014261870f90, L_0000014261823fd8;
L_00000142618704f0 .cmp/eq 6, L_00000142618706d0, L_0000014261824020;
L_0000014261881d90 .cmp/eq 6, L_00000142618706d0, L_0000014261824068;
L_0000014261882b50 .cmp/eq 6, L_00000142617ddad0, L_00000142618240b0;
L_0000014261882c90 .functor MUXZ 32, L_0000014261870ef0, L_00000142618240f8, L_0000014261882b50, C4<>;
L_00000142618825b0 .functor MUXZ 32, L_0000014261882c90, L_0000014261871030, L_00000142618228f0, C4<>;
L_0000014261881e30 .concat [ 6 26 0 0], L_00000142617ddad0, L_0000014261824140;
L_0000014261882790 .cmp/eq 32, L_0000014261881e30, L_0000014261824188;
L_00000142618817f0 .cmp/eq 6, L_00000142618706d0, L_00000142618241d0;
L_0000014261881c50 .cmp/eq 6, L_00000142618706d0, L_0000014261824218;
L_00000142618823d0 .cmp/eq 6, L_00000142617ddad0, L_0000014261824260;
L_0000014261882650 .functor MUXZ 32, L_0000014261822ff0, v00000142617d7e60_0, L_00000142618823d0, C4<>;
L_0000014261882290 .functor MUXZ 32, L_0000014261882650, L_0000014261822b90, L_0000014261822c00, C4<>;
S_00000142617436f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000014261743560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000142617ac670 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000014261823450 .functor NOT 1, v00000142617a1820_0, C4<0>, C4<0>, C4<0>;
v00000142617a2900_0 .net *"_ivl_0", 0 0, L_0000014261823450;  1 drivers
v00000142617a27c0_0 .net "in1", 31 0, L_0000014261822b90;  alias, 1 drivers
v00000142617a2860_0 .net "in2", 31 0, L_00000142618825b0;  alias, 1 drivers
v00000142617a3080_0 .net "out", 31 0, L_0000014261881bb0;  alias, 1 drivers
v00000142617a1be0_0 .net "s", 0 0, v00000142617a1820_0;  alias, 1 drivers
L_0000014261881bb0 .functor MUXZ 32, L_00000142618825b0, L_0000014261822b90, L_0000014261823450, C4<>;
S_00000142617e69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000014261743560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000014261820090 .param/l "RType" 0 4 2, C4<000000>;
P_00000142618200c8 .param/l "add" 0 4 5, C4<100000>;
P_0000014261820100 .param/l "addi" 0 4 8, C4<001000>;
P_0000014261820138 .param/l "addu" 0 4 5, C4<100001>;
P_0000014261820170 .param/l "and_" 0 4 5, C4<100100>;
P_00000142618201a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000142618201e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014261820218 .param/l "bne" 0 4 10, C4<000101>;
P_0000014261820250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014261820288 .param/l "j" 0 4 12, C4<000010>;
P_00000142618202c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000142618202f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000014261820330 .param/l "lw" 0 4 8, C4<100011>;
P_0000014261820368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000142618203a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000142618203d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000014261820410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014261820448 .param/l "sll" 0 4 6, C4<000000>;
P_0000014261820480 .param/l "slt" 0 4 5, C4<101010>;
P_00000142618204b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000142618204f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000014261820528 .param/l "sub" 0 4 5, C4<100010>;
P_0000014261820560 .param/l "subu" 0 4 5, C4<100011>;
P_0000014261820598 .param/l "sw" 0 4 8, C4<101011>;
P_00000142618205d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014261820608 .param/l "xori" 0 4 8, C4<001110>;
v00000142617a2b80_0 .var "ALUOp", 3 0;
v00000142617a1820_0 .var "ALUSrc", 0 0;
v00000142617a20e0_0 .var "MemReadEn", 0 0;
v00000142617a2cc0_0 .var "MemWriteEn", 0 0;
v00000142617a2c20_0 .var "MemtoReg", 0 0;
v00000142617a2d60_0 .var "RegDst", 0 0;
v00000142617a22c0_0 .var "RegWriteEn", 0 0;
v00000142617a1960_0 .net "funct", 5 0, L_00000142618706d0;  alias, 1 drivers
v00000142617a1c80_0 .var "hlt", 0 0;
v00000142617a1dc0_0 .net "opcode", 5 0, L_00000142617ddad0;  alias, 1 drivers
v00000142617a2360_0 .net "rst", 0 0, v00000142617dd8f0_0;  alias, 1 drivers
E_00000142617ac5f0 .event anyedge, v00000142617a2360_0, v00000142617a1dc0_0, v00000142617a1960_0;
S_00000142617d6ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000014261743560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000142617ac4f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000014261823680 .functor BUFZ 32, L_0000014261871530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000142617a1fa0_0 .net "Data_Out", 31 0, L_0000014261823680;  alias, 1 drivers
v00000142617a2e00 .array "InstMem", 0 1023, 31 0;
v00000142617a2f40_0 .net *"_ivl_0", 31 0, L_0000014261871530;  1 drivers
v00000142617a2fe0_0 .net *"_ivl_3", 9 0, L_0000014261870b30;  1 drivers
v00000142617a3120_0 .net *"_ivl_4", 11 0, L_0000014261870e50;  1 drivers
L_0000014261823d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000142617a31c0_0 .net *"_ivl_7", 1 0, L_0000014261823d50;  1 drivers
v00000142617a3260_0 .net "addr", 31 0, v00000142617d7e60_0;  alias, 1 drivers
v00000142617a3300_0 .var/i "i", 31 0;
L_0000014261871530 .array/port v00000142617a2e00, L_0000014261870e50;
L_0000014261870b30 .part v00000142617d7e60_0, 0, 10;
L_0000014261870e50 .concat [ 10 2 0 0], L_0000014261870b30, L_0000014261823d50;
S_00000142617e6b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000014261743560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000014261822ff0 .functor BUFZ 32, L_00000142618715d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014261822b90 .functor BUFZ 32, L_00000142618703b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000142617a1640_0 .net *"_ivl_0", 31 0, L_00000142618715d0;  1 drivers
v00000142617a1a00_0 .net *"_ivl_10", 6 0, L_0000014261870810;  1 drivers
L_0000014261823e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014261783f70_0 .net *"_ivl_13", 1 0, L_0000014261823e28;  1 drivers
v0000014261784290_0 .net *"_ivl_2", 6 0, L_0000014261871670;  1 drivers
L_0000014261823de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000142617d8b80_0 .net *"_ivl_5", 1 0, L_0000014261823de0;  1 drivers
v00000142617d8540_0 .net *"_ivl_8", 31 0, L_00000142618703b0;  1 drivers
v00000142617d6f60_0 .net "clk", 0 0, L_00000142618233e0;  alias, 1 drivers
v00000142617d8900_0 .var/i "i", 31 0;
v00000142617d8c20_0 .net "readData1", 31 0, L_0000014261822ff0;  alias, 1 drivers
v00000142617d8400_0 .net "readData2", 31 0, L_0000014261822b90;  alias, 1 drivers
v00000142617d8680_0 .net "readRegister1", 4 0, L_00000142617dd170;  alias, 1 drivers
v00000142617d8ae0_0 .net "readRegister2", 4 0, L_00000142618712b0;  alias, 1 drivers
v00000142617d78c0 .array "registers", 31 0, 31 0;
v00000142617d8720_0 .net "rst", 0 0, v00000142617dd8f0_0;  alias, 1 drivers
v00000142617d8180_0 .net "we", 0 0, v00000142617a22c0_0;  alias, 1 drivers
v00000142617d7a00_0 .net "writeData", 31 0, L_0000014261882d30;  alias, 1 drivers
v00000142617d7be0_0 .net "writeRegister", 4 0, L_0000014261870590;  alias, 1 drivers
E_00000142617ac3f0/0 .event negedge, v00000142617a2360_0;
E_00000142617ac3f0/1 .event posedge, v00000142617d6f60_0;
E_00000142617ac3f0 .event/or E_00000142617ac3f0/0, E_00000142617ac3f0/1;
L_00000142618715d0 .array/port v00000142617d78c0, L_0000014261871670;
L_0000014261871670 .concat [ 5 2 0 0], L_00000142617dd170, L_0000014261823de0;
L_00000142618703b0 .array/port v00000142617d78c0, L_0000014261870810;
L_0000014261870810 .concat [ 5 2 0 0], L_00000142618712b0, L_0000014261823e28;
S_0000014261741390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000142617e6b50;
 .timescale 0 0;
v00000142617a3440_0 .var/i "i", 31 0;
S_0000014261741520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000014261743560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000142617ac470 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000014261823220 .functor NOT 1, v00000142617a2d60_0, C4<0>, C4<0>, C4<0>;
v00000142617d7fa0_0 .net *"_ivl_0", 0 0, L_0000014261823220;  1 drivers
v00000142617d6ec0_0 .net "in1", 4 0, L_00000142618712b0;  alias, 1 drivers
v00000142617d8360_0 .net "in2", 4 0, L_00000142617de930;  alias, 1 drivers
v00000142617d76e0_0 .net "out", 4 0, L_0000014261870590;  alias, 1 drivers
v00000142617d7460_0 .net "s", 0 0, v00000142617a2d60_0;  alias, 1 drivers
L_0000014261870590 .functor MUXZ 5, L_00000142617de930, L_00000142618712b0, L_0000014261823220, C4<>;
S_000001426172b120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000014261743560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000142617aba70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000014261822ea0 .functor NOT 1, v00000142617a2c20_0, C4<0>, C4<0>, C4<0>;
v00000142617d7820_0 .net *"_ivl_0", 0 0, L_0000014261822ea0;  1 drivers
v00000142617d8cc0_0 .net "in1", 31 0, v00000142617d84a0_0;  alias, 1 drivers
v00000142617d82c0_0 .net "in2", 31 0, v00000142617d7780_0;  alias, 1 drivers
v00000142617d80e0_0 .net "out", 31 0, L_0000014261882d30;  alias, 1 drivers
v00000142617d7000_0 .net "s", 0 0, v00000142617a2c20_0;  alias, 1 drivers
L_0000014261882d30 .functor MUXZ 32, v00000142617d7780_0, v00000142617d84a0_0, L_0000014261822ea0, C4<>;
S_000001426172b2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000014261743560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001426176e950 .param/l "ADD" 0 9 12, C4<0000>;
P_000001426176e988 .param/l "AND" 0 9 12, C4<0010>;
P_000001426176e9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001426176e9f8 .param/l "OR" 0 9 12, C4<0011>;
P_000001426176ea30 .param/l "SGT" 0 9 12, C4<0111>;
P_000001426176ea68 .param/l "SLL" 0 9 12, C4<1000>;
P_000001426176eaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001426176ead8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001426176eb10 .param/l "SUB" 0 9 12, C4<0001>;
P_000001426176eb48 .param/l "XOR" 0 9 12, C4<0100>;
P_000001426176eb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001426176ebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000142618242a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142617d85e0_0 .net/2u *"_ivl_0", 31 0, L_00000142618242a8;  1 drivers
v00000142617d73c0_0 .net "opSel", 3 0, v00000142617a2b80_0;  alias, 1 drivers
v00000142617d87c0_0 .net "operand1", 31 0, L_0000014261882290;  alias, 1 drivers
v00000142617d8860_0 .net "operand2", 31 0, L_0000014261881bb0;  alias, 1 drivers
v00000142617d84a0_0 .var "result", 31 0;
v00000142617d89a0_0 .net "zero", 0 0, L_0000014261881a70;  alias, 1 drivers
E_00000142617ac030 .event anyedge, v00000142617a2b80_0, v00000142617d87c0_0, v00000142617a3080_0;
L_0000014261881a70 .cmp/eq 32, v00000142617d84a0_0, L_00000142618242a8;
S_000001426176ec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000014261743560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000014261821660 .param/l "RType" 0 4 2, C4<000000>;
P_0000014261821698 .param/l "add" 0 4 5, C4<100000>;
P_00000142618216d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000014261821708 .param/l "addu" 0 4 5, C4<100001>;
P_0000014261821740 .param/l "and_" 0 4 5, C4<100100>;
P_0000014261821778 .param/l "andi" 0 4 8, C4<001100>;
P_00000142618217b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000142618217e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000014261821820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014261821858 .param/l "j" 0 4 12, C4<000010>;
P_0000014261821890 .param/l "jal" 0 4 12, C4<000011>;
P_00000142618218c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000014261821900 .param/l "lw" 0 4 8, C4<100011>;
P_0000014261821938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014261821970 .param/l "or_" 0 4 5, C4<100101>;
P_00000142618219a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000142618219e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014261821a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000014261821a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000014261821a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000014261821ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000014261821af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000014261821b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000014261821b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000014261821ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014261821bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000142617d7320_0 .var "PCsrc", 0 0;
v00000142617d8a40_0 .net "funct", 5 0, L_00000142618706d0;  alias, 1 drivers
v00000142617d7aa0_0 .net "opcode", 5 0, L_00000142617ddad0;  alias, 1 drivers
v00000142617d8d60_0 .net "operand1", 31 0, L_0000014261822ff0;  alias, 1 drivers
v00000142617d70a0_0 .net "operand2", 31 0, L_0000014261881bb0;  alias, 1 drivers
v00000142617d7140_0 .net "rst", 0 0, v00000142617dd8f0_0;  alias, 1 drivers
E_00000142617abff0/0 .event anyedge, v00000142617a2360_0, v00000142617a1dc0_0, v00000142617d8c20_0, v00000142617a3080_0;
E_00000142617abff0/1 .event anyedge, v00000142617a1960_0;
E_00000142617abff0 .event/or E_00000142617abff0/0, E_00000142617abff0/1;
S_0000014261821c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000014261743560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000142617d71e0 .array "DataMem", 0 1023, 31 0;
v00000142617d7500_0 .net "address", 31 0, v00000142617d84a0_0;  alias, 1 drivers
v00000142617d75a0_0 .net "clock", 0 0, L_0000014261822c70;  1 drivers
v00000142617d7280_0 .net "data", 31 0, L_0000014261822b90;  alias, 1 drivers
v00000142617d7640_0 .var/i "i", 31 0;
v00000142617d7780_0 .var "q", 31 0;
v00000142617d7960_0 .net "rden", 0 0, v00000142617a20e0_0;  alias, 1 drivers
v00000142617d7b40_0 .net "wren", 0 0, v00000142617a2cc0_0;  alias, 1 drivers
E_00000142617ab970 .event posedge, v00000142617d75a0_0;
S_0000014261821db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000014261743560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000142617abe30 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000142617d7c80_0 .net "PCin", 31 0, L_0000014261871350;  alias, 1 drivers
v00000142617d7e60_0 .var "PCout", 31 0;
v00000142617d7d20_0 .net "clk", 0 0, L_00000142618233e0;  alias, 1 drivers
v00000142617d7dc0_0 .net "rst", 0 0, v00000142617dd8f0_0;  alias, 1 drivers
    .scope S_000001426176ec00;
T_0 ;
    %wait E_00000142617abff0;
    %load/vec4 v00000142617d7140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000142617d7320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000142617d7aa0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000142617d8d60_0;
    %load/vec4 v00000142617d70a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000142617d7aa0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000142617d8d60_0;
    %load/vec4 v00000142617d70a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000142617d7aa0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000142617d7aa0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000142617d7aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000142617d8a40_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000142617d7320_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014261821db0;
T_1 ;
    %wait E_00000142617ac3f0;
    %load/vec4 v00000142617d7dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000142617d7e60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000142617d7c80_0;
    %assign/vec4 v00000142617d7e60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000142617d6ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142617a3300_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000142617a3300_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000142617a3300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %load/vec4 v00000142617a3300_0;
    %addi 1, 0, 32;
    %store/vec4 v00000142617a3300_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617a2e00, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000142617e69c0;
T_3 ;
    %wait E_00000142617ac5f0;
    %load/vec4 v00000142617a2360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000142617a1c80_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000142617a1820_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000142617a22c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000142617a2cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000142617a2c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000142617a20e0_0, 0;
    %assign/vec4 v00000142617a2d60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000142617a1c80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000142617a2b80_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000142617a1820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000142617a22c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000142617a2cc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000142617a2c20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000142617a20e0_0, 0, 1;
    %store/vec4 v00000142617a2d60_0, 0, 1;
    %load/vec4 v00000142617a1dc0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a1c80_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a2d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a22c0_0, 0;
    %load/vec4 v00000142617a1960_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a1820_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a1820_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a22c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a2d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a1820_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a22c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000142617a2d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a1820_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a22c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a1820_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a22c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a1820_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a22c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a1820_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a22c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a1820_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a20e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a22c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a1820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a2c20_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a2cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142617a1820_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000142617a2b80_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000142617e6b50;
T_4 ;
    %wait E_00000142617ac3f0;
    %fork t_1, S_0000014261741390;
    %jmp t_0;
    .scope S_0000014261741390;
t_1 ;
    %load/vec4 v00000142617d8720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142617a3440_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000142617a3440_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000142617a3440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617d78c0, 0, 4;
    %load/vec4 v00000142617a3440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000142617a3440_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000142617d8180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000142617d7a00_0;
    %load/vec4 v00000142617d7be0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617d78c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617d78c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000142617e6b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000142617e6b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142617d8900_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000142617d8900_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000142617d8900_0;
    %ix/getv/s 4, v00000142617d8900_0;
    %load/vec4a v00000142617d78c0, 4;
    %ix/getv/s 4, v00000142617d8900_0;
    %load/vec4a v00000142617d78c0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000142617d8900_0;
    %addi 1, 0, 32;
    %store/vec4 v00000142617d8900_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001426172b2b0;
T_6 ;
    %wait E_00000142617ac030;
    %load/vec4 v00000142617d73c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000142617d84a0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000142617d87c0_0;
    %load/vec4 v00000142617d8860_0;
    %add;
    %assign/vec4 v00000142617d84a0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000142617d87c0_0;
    %load/vec4 v00000142617d8860_0;
    %sub;
    %assign/vec4 v00000142617d84a0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000142617d87c0_0;
    %load/vec4 v00000142617d8860_0;
    %and;
    %assign/vec4 v00000142617d84a0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000142617d87c0_0;
    %load/vec4 v00000142617d8860_0;
    %or;
    %assign/vec4 v00000142617d84a0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000142617d87c0_0;
    %load/vec4 v00000142617d8860_0;
    %xor;
    %assign/vec4 v00000142617d84a0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000142617d87c0_0;
    %load/vec4 v00000142617d8860_0;
    %or;
    %inv;
    %assign/vec4 v00000142617d84a0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000142617d87c0_0;
    %load/vec4 v00000142617d8860_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000142617d84a0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000142617d8860_0;
    %load/vec4 v00000142617d87c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000142617d84a0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000142617d87c0_0;
    %ix/getv 4, v00000142617d8860_0;
    %shiftl 4;
    %assign/vec4 v00000142617d84a0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000142617d87c0_0;
    %ix/getv 4, v00000142617d8860_0;
    %shiftr 4;
    %assign/vec4 v00000142617d84a0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014261821c20;
T_7 ;
    %wait E_00000142617ab970;
    %load/vec4 v00000142617d7960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000142617d7500_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000142617d71e0, 4;
    %assign/vec4 v00000142617d7780_0, 0;
T_7.0 ;
    %load/vec4 v00000142617d7b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000142617d7280_0;
    %ix/getv 3, v00000142617d7500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617d71e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000014261821c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142617d7640_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000142617d7640_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000142617d7640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617d71e0, 0, 4;
    %load/vec4 v00000142617d7640_0;
    %addi 1, 0, 32;
    %store/vec4 v00000142617d7640_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142617d71e0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000014261821c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142617d7640_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000142617d7640_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000142617d7640_0;
    %load/vec4a v00000142617d71e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000142617d7640_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000142617d7640_0;
    %addi 1, 0, 32;
    %store/vec4 v00000142617d7640_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000014261743560;
T_10 ;
    %wait E_00000142617ac3f0;
    %load/vec4 v00000142617dd990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000142617deb10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000142617deb10_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000142617deb10_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000014261798500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142617ddc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142617dd8f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000014261798500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000142617ddc10_0;
    %inv;
    %assign/vec4 v00000142617ddc10_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000014261798500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142617dd8f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142617dd8f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000142617dd850_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
