
tren_stm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073f4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000020c  08007594  08007594  00017594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077a0  080077a0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080077a0  080077a0  000177a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077a8  080077a8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077a8  080077a8  000177a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080077ac  080077ac  000177ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080077b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d0  20000074  08007824  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  08007824  00020244  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010834  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d11  00000000  00000000  000308d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd0  00000000  00000000  000335f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e80  00000000  00000000  000345c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a56f  00000000  00000000  00035440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d67  00000000  00000000  0004f9af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b92a  00000000  00000000  00065716  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00101040  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049fc  00000000  00000000  00101090  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800757c 	.word	0x0800757c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	0800757c 	.word	0x0800757c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <indicanionSet>:
extern param p_work;
extern uint8_t time_random;
extern uint8_t random_numder[50],rand_number_duble_one[50],rand_number_duble_two[50]; // ������ �� ���������� �������.

void indicanionSet(char *str)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	lcd_goto(0,0);
 800058c:	2100      	movs	r1, #0
 800058e:	2000      	movs	r0, #0
 8000590:	f001 fb18 	bl	8001bc4 <lcd_goto>
    lcd_string("HACTP.");
 8000594:	4808      	ldr	r0, [pc, #32]	; (80005b8 <indicanionSet+0x34>)
 8000596:	f001 fb4b 	bl	8001c30 <lcd_string>
	lcd_goto(0,1);
 800059a:	2101      	movs	r1, #1
 800059c:	2000      	movs	r0, #0
 800059e:	f001 fb11 	bl	8001bc4 <lcd_goto>
	lcd_string(str);
 80005a2:	6878      	ldr	r0, [r7, #4]
 80005a4:	f001 fb44 	bl	8001c30 <lcd_string>
	HAL_Delay(1000);
 80005a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005ac:	f002 ff4e 	bl	800344c <HAL_Delay>
}
 80005b0:	bf00      	nop
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	08007594 	.word	0x08007594

080005bc <Setbotton>:
void Setbotton (void)     // ���������� ������
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
	       uint16_t temp,prom;
	       indicanionSet("MINUS");
 80005c2:	487f      	ldr	r0, [pc, #508]	; (80007c0 <Setbotton+0x204>)
 80005c4:	f7ff ffde 	bl	8000584 <indicanionSet>
	    	while(read_adcn()>1010);
 80005c8:	bf00      	nop
 80005ca:	f002 fa61 	bl	8002a90 <read_adcn>
 80005ce:	4603      	mov	r3, r0
 80005d0:	461a      	mov	r2, r3
 80005d2:	f240 33f2 	movw	r3, #1010	; 0x3f2
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d8f7      	bhi.n	80005ca <Setbotton+0xe>
	    	HAL_Delay(1500);
 80005da:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80005de:	f002 ff35 	bl	800344c <HAL_Delay>
	    	while(1)
	    	{
	    		 temp=read_adcn();
 80005e2:	f002 fa55 	bl	8002a90 <read_adcn>
 80005e6:	4603      	mov	r3, r0
 80005e8:	80bb      	strh	r3, [r7, #4]
                if(temp<1010 && temp>10)
 80005ea:	88bb      	ldrh	r3, [r7, #4]
 80005ec:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d81e      	bhi.n	8000632 <Setbotton+0x76>
 80005f4:	88bb      	ldrh	r3, [r7, #4]
 80005f6:	2b0a      	cmp	r3, #10
 80005f8:	d91b      	bls.n	8000632 <Setbotton+0x76>
              {
            	  if(prom==0)
 80005fa:	88fb      	ldrh	r3, [r7, #6]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d118      	bne.n	8000632 <Setbotton+0x76>
            	  {
            		 HAL_Delay(500);
 8000600:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000604:	f002 ff22 	bl	800344c <HAL_Delay>
            		 button._minus=read_adcn();
 8000608:	f002 fa42 	bl	8002a90 <read_adcn>
 800060c:	4603      	mov	r3, r0
 800060e:	461a      	mov	r2, r3
 8000610:	4b6c      	ldr	r3, [pc, #432]	; (80007c4 <Setbotton+0x208>)
 8000612:	801a      	strh	r2, [r3, #0]
            		 write_memory_adc(200,button._minus);
 8000614:	4b6b      	ldr	r3, [pc, #428]	; (80007c4 <Setbotton+0x208>)
 8000616:	881b      	ldrh	r3, [r3, #0]
 8000618:	4619      	mov	r1, r3
 800061a:	20c8      	movs	r0, #200	; 0xc8
 800061c:	f002 fa62 	bl	8002ae4 <write_memory_adc>
            		 lcd_goto(7,1);
 8000620:	2101      	movs	r1, #1
 8000622:	2007      	movs	r0, #7
 8000624:	f001 face 	bl	8001bc4 <lcd_goto>
            		 lcd_string("ok");
 8000628:	4867      	ldr	r0, [pc, #412]	; (80007c8 <Setbotton+0x20c>)
 800062a:	f001 fb01 	bl	8001c30 <lcd_string>
            		 prom=1;
 800062e:	2301      	movs	r3, #1
 8000630:	80fb      	strh	r3, [r7, #6]
            	 }
            }
               if(temp>1010 && prom==1 )
 8000632:	88bb      	ldrh	r3, [r7, #4]
 8000634:	f240 32f2 	movw	r2, #1010	; 0x3f2
 8000638:	4293      	cmp	r3, r2
 800063a:	d918      	bls.n	800066e <Setbotton+0xb2>
 800063c:	88fb      	ldrh	r3, [r7, #6]
 800063e:	2b01      	cmp	r3, #1
 8000640:	d115      	bne.n	800066e <Setbotton+0xb2>
                   {
        	         lcd_goto(7,1);
 8000642:	2101      	movs	r1, #1
 8000644:	2007      	movs	r0, #7
 8000646:	f001 fabd 	bl	8001bc4 <lcd_goto>
        	         lcd_string("  ");
 800064a:	4860      	ldr	r0, [pc, #384]	; (80007cc <Setbotton+0x210>)
 800064c:	f001 faf0 	bl	8001c30 <lcd_string>
        	         prom=0;
 8000650:	2300      	movs	r3, #0
 8000652:	80fb      	strh	r3, [r7, #6]
        	         break;
 8000654:	bf00      	nop
                  }
               HAL_Delay(100);
	    	}

	    	lcd_goto(0,1);
 8000656:	2101      	movs	r1, #1
 8000658:	2000      	movs	r0, #0
 800065a:	f001 fab3 	bl	8001bc4 <lcd_goto>
	    	lcd_string("PLUS.  ");
 800065e:	485c      	ldr	r0, [pc, #368]	; (80007d0 <Setbotton+0x214>)
 8000660:	f001 fae6 	bl	8001c30 <lcd_string>
	    	HAL_Delay(1000);
 8000664:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000668:	f002 fef0 	bl	800344c <HAL_Delay>
	    	while(read_adcn()>1010);
 800066c:	e003      	b.n	8000676 <Setbotton+0xba>
               HAL_Delay(100);
 800066e:	2064      	movs	r0, #100	; 0x64
 8000670:	f002 feec 	bl	800344c <HAL_Delay>
	    		 temp=read_adcn();
 8000674:	e7b5      	b.n	80005e2 <Setbotton+0x26>
	    	while(read_adcn()>1010);
 8000676:	f002 fa0b 	bl	8002a90 <read_adcn>
 800067a:	4603      	mov	r3, r0
 800067c:	461a      	mov	r2, r3
 800067e:	f240 33f2 	movw	r3, #1010	; 0x3f2
 8000682:	429a      	cmp	r2, r3
 8000684:	d8f7      	bhi.n	8000676 <Setbotton+0xba>
	    	HAL_Delay(500);
 8000686:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800068a:	f002 fedf 	bl	800344c <HAL_Delay>
	    	while(1)
	    	{
                 temp=read_adcn();
 800068e:	f002 f9ff 	bl	8002a90 <read_adcn>
 8000692:	4603      	mov	r3, r0
 8000694:	80bb      	strh	r3, [r7, #4]
                  if(temp<1010 && temp>10)
 8000696:	88bb      	ldrh	r3, [r7, #4]
 8000698:	f240 32f1 	movw	r2, #1009	; 0x3f1
 800069c:	4293      	cmp	r3, r2
 800069e:	d81e      	bhi.n	80006de <Setbotton+0x122>
 80006a0:	88bb      	ldrh	r3, [r7, #4]
 80006a2:	2b0a      	cmp	r3, #10
 80006a4:	d91b      	bls.n	80006de <Setbotton+0x122>
              {
            	  if(prom==0)
 80006a6:	88fb      	ldrh	r3, [r7, #6]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d118      	bne.n	80006de <Setbotton+0x122>
            	  {
            		 HAL_Delay(500);
 80006ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006b0:	f002 fecc 	bl	800344c <HAL_Delay>
            		 button._plus=read_adcn();
 80006b4:	f002 f9ec 	bl	8002a90 <read_adcn>
 80006b8:	4603      	mov	r3, r0
 80006ba:	461a      	mov	r2, r3
 80006bc:	4b41      	ldr	r3, [pc, #260]	; (80007c4 <Setbotton+0x208>)
 80006be:	805a      	strh	r2, [r3, #2]
            		 write_memory_adc(20,button._plus);
 80006c0:	4b40      	ldr	r3, [pc, #256]	; (80007c4 <Setbotton+0x208>)
 80006c2:	885b      	ldrh	r3, [r3, #2]
 80006c4:	4619      	mov	r1, r3
 80006c6:	2014      	movs	r0, #20
 80006c8:	f002 fa0c 	bl	8002ae4 <write_memory_adc>
            		 lcd_goto(7,1);
 80006cc:	2101      	movs	r1, #1
 80006ce:	2007      	movs	r0, #7
 80006d0:	f001 fa78 	bl	8001bc4 <lcd_goto>
            		 lcd_string("ok");
 80006d4:	483c      	ldr	r0, [pc, #240]	; (80007c8 <Setbotton+0x20c>)
 80006d6:	f001 faab 	bl	8001c30 <lcd_string>
            		 prom=1;
 80006da:	2301      	movs	r3, #1
 80006dc:	80fb      	strh	r3, [r7, #6]
            	 }
             }
                if(temp>1010 && prom==1 )
 80006de:	88bb      	ldrh	r3, [r7, #4]
 80006e0:	f240 32f2 	movw	r2, #1010	; 0x3f2
 80006e4:	4293      	cmp	r3, r2
 80006e6:	d9d2      	bls.n	800068e <Setbotton+0xd2>
 80006e8:	88fb      	ldrh	r3, [r7, #6]
 80006ea:	2b01      	cmp	r3, #1
 80006ec:	d1cf      	bne.n	800068e <Setbotton+0xd2>
                   {
        	         lcd_goto(7,1);
 80006ee:	2101      	movs	r1, #1
 80006f0:	2007      	movs	r0, #7
 80006f2:	f001 fa67 	bl	8001bc4 <lcd_goto>
        	         lcd_string("  ");
 80006f6:	4835      	ldr	r0, [pc, #212]	; (80007cc <Setbotton+0x210>)
 80006f8:	f001 fa9a 	bl	8001c30 <lcd_string>
        	         prom=0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	80fb      	strh	r3, [r7, #6]
        	         break;
 8000700:	bf00      	nop
                  }
	    	}
                        lcd_goto(0,1);
 8000702:	2101      	movs	r1, #1
 8000704:	2000      	movs	r0, #0
 8000706:	f001 fa5d 	bl	8001bc4 <lcd_goto>
	    		    	lcd_string("RESET");
 800070a:	4832      	ldr	r0, [pc, #200]	; (80007d4 <Setbotton+0x218>)
 800070c:	f001 fa90 	bl	8001c30 <lcd_string>
	    		    	HAL_Delay(1000);
 8000710:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000714:	f002 fe9a 	bl	800344c <HAL_Delay>
	    		    	while(read_adcn()>1010);
 8000718:	f002 f9ba 	bl	8002a90 <read_adcn>
 800071c:	4603      	mov	r3, r0
 800071e:	461a      	mov	r2, r3
 8000720:	f240 33f2 	movw	r3, #1010	; 0x3f2
 8000724:	429a      	cmp	r2, r3
 8000726:	d8f7      	bhi.n	8000718 <Setbotton+0x15c>
	    		    	HAL_Delay(500);
 8000728:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800072c:	f002 fe8e 	bl	800344c <HAL_Delay>
	    		    	while(1)
	    		    	{
	    	                 temp=read_adcn();
 8000730:	f002 f9ae 	bl	8002a90 <read_adcn>
 8000734:	4603      	mov	r3, r0
 8000736:	80bb      	strh	r3, [r7, #4]
	    	                if(temp<1010 && temp>10)
 8000738:	88bb      	ldrh	r3, [r7, #4]
 800073a:	f240 32f1 	movw	r2, #1009	; 0x3f1
 800073e:	4293      	cmp	r3, r2
 8000740:	d81e      	bhi.n	8000780 <Setbotton+0x1c4>
 8000742:	88bb      	ldrh	r3, [r7, #4]
 8000744:	2b0a      	cmp	r3, #10
 8000746:	d91b      	bls.n	8000780 <Setbotton+0x1c4>
	    	              {
	    	            	  if(prom==0)
 8000748:	88fb      	ldrh	r3, [r7, #6]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d118      	bne.n	8000780 <Setbotton+0x1c4>
	    	            	  {
	    	            		 HAL_Delay(500);
 800074e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000752:	f002 fe7b 	bl	800344c <HAL_Delay>
	    	            		 button._reset=read_adcn();
 8000756:	f002 f99b 	bl	8002a90 <read_adcn>
 800075a:	4603      	mov	r3, r0
 800075c:	461a      	mov	r2, r3
 800075e:	4b19      	ldr	r3, [pc, #100]	; (80007c4 <Setbotton+0x208>)
 8000760:	80da      	strh	r2, [r3, #6]
	    	            		 write_memory_adc(30,button._reset);
 8000762:	4b18      	ldr	r3, [pc, #96]	; (80007c4 <Setbotton+0x208>)
 8000764:	88db      	ldrh	r3, [r3, #6]
 8000766:	4619      	mov	r1, r3
 8000768:	201e      	movs	r0, #30
 800076a:	f002 f9bb 	bl	8002ae4 <write_memory_adc>
	    	            		 lcd_goto(7,1);
 800076e:	2101      	movs	r1, #1
 8000770:	2007      	movs	r0, #7
 8000772:	f001 fa27 	bl	8001bc4 <lcd_goto>
	    	            		 lcd_string("ok");
 8000776:	4814      	ldr	r0, [pc, #80]	; (80007c8 <Setbotton+0x20c>)
 8000778:	f001 fa5a 	bl	8001c30 <lcd_string>
	    	            		 prom=1;
 800077c:	2301      	movs	r3, #1
 800077e:	80fb      	strh	r3, [r7, #6]
	    	            	 }
	    	             }
	    	                if(temp>1010 && prom==1 )
 8000780:	88bb      	ldrh	r3, [r7, #4]
 8000782:	f240 32f2 	movw	r2, #1010	; 0x3f2
 8000786:	4293      	cmp	r3, r2
 8000788:	d9d2      	bls.n	8000730 <Setbotton+0x174>
 800078a:	88fb      	ldrh	r3, [r7, #6]
 800078c:	2b01      	cmp	r3, #1
 800078e:	d1cf      	bne.n	8000730 <Setbotton+0x174>
	    	                   {
	    	        	         lcd_goto(7,1);
 8000790:	2101      	movs	r1, #1
 8000792:	2007      	movs	r0, #7
 8000794:	f001 fa16 	bl	8001bc4 <lcd_goto>
	    	        	         lcd_string("  ");
 8000798:	480c      	ldr	r0, [pc, #48]	; (80007cc <Setbotton+0x210>)
 800079a:	f001 fa49 	bl	8001c30 <lcd_string>
	    	        	         prom=1;
 800079e:	2301      	movs	r3, #1
 80007a0:	80fb      	strh	r3, [r7, #6]
	    	        	         break;
 80007a2:	bf00      	nop
	    	                  }
	    		    	}
	    		    	while(read_adcn()>1010);
 80007a4:	f002 f974 	bl	8002a90 <read_adcn>
 80007a8:	4603      	mov	r3, r0
 80007aa:	461a      	mov	r2, r3
 80007ac:	f240 33f2 	movw	r3, #1010	; 0x3f2
 80007b0:	429a      	cmp	r2, r3
 80007b2:	d8f7      	bhi.n	80007a4 <Setbotton+0x1e8>
}
 80007b4:	bf00      	nop
 80007b6:	bf00      	nop
 80007b8:	3708      	adds	r7, #8
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	0800759c 	.word	0x0800759c
 80007c4:	2000021c 	.word	0x2000021c
 80007c8:	080075a4 	.word	0x080075a4
 80007cc:	080075a8 	.word	0x080075a8
 80007d0:	080075ac 	.word	0x080075ac
 80007d4:	080075b4 	.word	0x080075b4

080007d8 <indication>:

void indication (void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
	lcd_goto(0,0);
 80007dc:	2100      	movs	r1, #0
 80007de:	2000      	movs	r0, #0
 80007e0:	f001 f9f0 	bl	8001bc4 <lcd_goto>
	lcd_string("KOLV:");
 80007e4:	482d      	ldr	r0, [pc, #180]	; (800089c <indication+0xc4>)
 80007e6:	f001 fa23 	bl	8001c30 <lcd_string>
	lcd_number(p_work.number_cycles);
 80007ea:	4b2d      	ldr	r3, [pc, #180]	; (80008a0 <indication+0xc8>)
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	4618      	mov	r0, r3
 80007f0:	f001 fa3a 	bl	8001c68 <lcd_number>
	lcd_string(" ");
 80007f4:	482b      	ldr	r0, [pc, #172]	; (80008a4 <indication+0xcc>)
 80007f6:	f001 fa1b 	bl	8001c30 <lcd_string>
	lcd_goto(0,1);
 80007fa:	2101      	movs	r1, #1
 80007fc:	2000      	movs	r0, #0
 80007fe:	f001 f9e1 	bl	8001bc4 <lcd_goto>
	lcd_string("TEMP:");
 8000802:	4829      	ldr	r0, [pc, #164]	; (80008a8 <indication+0xd0>)
 8000804:	f001 fa14 	bl	8001c30 <lcd_string>
	lcd_string("0,");
 8000808:	4828      	ldr	r0, [pc, #160]	; (80008ac <indication+0xd4>)
 800080a:	f001 fa11 	bl	8001c30 <lcd_string>
	lcd_number(p_work.period);
 800080e:	4b24      	ldr	r3, [pc, #144]	; (80008a0 <indication+0xc8>)
 8000810:	785b      	ldrb	r3, [r3, #1]
 8000812:	4618      	mov	r0, r3
 8000814:	f001 fa28 	bl	8001c68 <lcd_number>
	lcd_goto(10,1);
 8000818:	2101      	movs	r1, #1
 800081a:	200a      	movs	r0, #10
 800081c:	f001 f9d2 	bl	8001bc4 <lcd_goto>
	lcd_string("BAL:");
 8000820:	4823      	ldr	r0, [pc, #140]	; (80008b0 <indication+0xd8>)
 8000822:	f001 fa05 	bl	8001c30 <lcd_string>
	switch (p_work.mode)
 8000826:	4b1e      	ldr	r3, [pc, #120]	; (80008a0 <indication+0xc8>)
 8000828:	78db      	ldrb	r3, [r3, #3]
 800082a:	2b04      	cmp	r3, #4
 800082c:	d834      	bhi.n	8000898 <indication+0xc0>
 800082e:	a201      	add	r2, pc, #4	; (adr r2, 8000834 <indication+0x5c>)
 8000830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000834:	08000849 	.word	0x08000849
 8000838:	08000859 	.word	0x08000859
 800083c:	08000869 	.word	0x08000869
 8000840:	08000879 	.word	0x08000879
 8000844:	08000889 	.word	0x08000889
		{
			case 0:
				lcd_goto(12, 0);
 8000848:	2100      	movs	r1, #0
 800084a:	200c      	movs	r0, #12
 800084c:	f001 f9ba 	bl	8001bc4 <lcd_goto>
				lcd_string("BEG");
 8000850:	4818      	ldr	r0, [pc, #96]	; (80008b4 <indication+0xdc>)
 8000852:	f001 f9ed 	bl	8001c30 <lcd_string>
				break;
 8000856:	e01f      	b.n	8000898 <indication+0xc0>
			case 1:
				lcd_goto(12, 0);
 8000858:	2100      	movs	r1, #0
 800085a:	200c      	movs	r0, #12
 800085c:	f001 f9b2 	bl	8001bc4 <lcd_goto>
				lcd_string("INV");
 8000860:	4815      	ldr	r0, [pc, #84]	; (80008b8 <indication+0xe0>)
 8000862:	f001 f9e5 	bl	8001c30 <lcd_string>
				break;
 8000866:	e017      	b.n	8000898 <indication+0xc0>
			case 2:
				if( COUNT_LED !=10)
					{}
					else
					{
						lcd_goto(12, 0);
 8000868:	2100      	movs	r1, #0
 800086a:	200c      	movs	r0, #12
 800086c:	f001 f9aa 	bl	8001bc4 <lcd_goto>
						lcd_string("DUB");
 8000870:	4812      	ldr	r0, [pc, #72]	; (80008bc <indication+0xe4>)
 8000872:	f001 f9dd 	bl	8001c30 <lcd_string>
						break;
 8000876:	e00f      	b.n	8000898 <indication+0xc0>
					}
			case 3:
				lcd_goto(12, 0);
 8000878:	2100      	movs	r1, #0
 800087a:	200c      	movs	r0, #12
 800087c:	f001 f9a2 	bl	8001bc4 <lcd_goto>
				lcd_string("TST");
 8000880:	480f      	ldr	r0, [pc, #60]	; (80008c0 <indication+0xe8>)
 8000882:	f001 f9d5 	bl	8001c30 <lcd_string>
				break;
 8000886:	e007      	b.n	8000898 <indication+0xc0>
			case 4:
				lcd_goto(12, 0);
 8000888:	2100      	movs	r1, #0
 800088a:	200c      	movs	r0, #12
 800088c:	f001 f99a 	bl	8001bc4 <lcd_goto>
				lcd_string("MEM");
 8000890:	480c      	ldr	r0, [pc, #48]	; (80008c4 <indication+0xec>)
 8000892:	f001 f9cd 	bl	8001c30 <lcd_string>
				break;
 8000896:	bf00      	nop
		}
}
 8000898:	bf00      	nop
 800089a:	bd80      	pop	{r7, pc}
 800089c:	080075bc 	.word	0x080075bc
 80008a0:	20000224 	.word	0x20000224
 80008a4:	080075c4 	.word	0x080075c4
 80008a8:	080075c8 	.word	0x080075c8
 80008ac:	080075d0 	.word	0x080075d0
 80008b0:	080075d4 	.word	0x080075d4
 80008b4:	080075dc 	.word	0x080075dc
 80008b8:	080075e0 	.word	0x080075e0
 80008bc:	080075e4 	.word	0x080075e4
 80008c0:	080075e8 	.word	0x080075e8
 80008c4:	080075ec 	.word	0x080075ec

080008c8 <RandomNumber>:

void RandomNumber (void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
	srand(time_random);
 80008ce:	4b18      	ldr	r3, [pc, #96]	; (8000930 <RandomNumber+0x68>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	4618      	mov	r0, r3
 80008d4:	f005 fdec 	bl	80064b0 <srand>
	uint8_t out=0,out_old;
 80008d8:	2300      	movs	r3, #0
 80008da:	71fb      	strb	r3, [r7, #7]
  for(uint8_t i=0;i<p_work.number_cycles+1;i++)
 80008dc:	2300      	movs	r3, #0
 80008de:	717b      	strb	r3, [r7, #5]
 80008e0:	e01c      	b.n	800091c <RandomNumber+0x54>
  {
     while(out_old==out)
      {
	    out=(rand()%COUNT_LED);
 80008e2:	f005 fe13 	bl	800650c <rand>
 80008e6:	4602      	mov	r2, r0
 80008e8:	4b12      	ldr	r3, [pc, #72]	; (8000934 <RandomNumber+0x6c>)
 80008ea:	fb83 1302 	smull	r1, r3, r3, r2
 80008ee:	1099      	asrs	r1, r3, #2
 80008f0:	17d3      	asrs	r3, r2, #31
 80008f2:	1ac9      	subs	r1, r1, r3
 80008f4:	460b      	mov	r3, r1
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	440b      	add	r3, r1
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	1ad1      	subs	r1, r2, r3
 80008fe:	460b      	mov	r3, r1
 8000900:	71fb      	strb	r3, [r7, #7]
     while(out_old==out)
 8000902:	79ba      	ldrb	r2, [r7, #6]
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	429a      	cmp	r2, r3
 8000908:	d0eb      	beq.n	80008e2 <RandomNumber+0x1a>
      }
      out_old=out;
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	71bb      	strb	r3, [r7, #6]
     random_numder[i]=out;
 800090e:	797b      	ldrb	r3, [r7, #5]
 8000910:	4909      	ldr	r1, [pc, #36]	; (8000938 <RandomNumber+0x70>)
 8000912:	79fa      	ldrb	r2, [r7, #7]
 8000914:	54ca      	strb	r2, [r1, r3]
  for(uint8_t i=0;i<p_work.number_cycles+1;i++)
 8000916:	797b      	ldrb	r3, [r7, #5]
 8000918:	3301      	adds	r3, #1
 800091a:	717b      	strb	r3, [r7, #5]
 800091c:	4b07      	ldr	r3, [pc, #28]	; (800093c <RandomNumber+0x74>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	797a      	ldrb	r2, [r7, #5]
 8000922:	429a      	cmp	r2, r3
 8000924:	d9ed      	bls.n	8000902 <RandomNumber+0x3a>
  }
}
 8000926:	bf00      	nop
 8000928:	bf00      	nop
 800092a:	3708      	adds	r7, #8
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20000178 	.word	0x20000178
 8000934:	66666667 	.word	0x66666667
 8000938:	2000017c 	.word	0x2000017c
 800093c:	20000224 	.word	0x20000224

08000940 <SetParametrPlay>:
extern  param p_work;
extern const uint8_t temp_numder[7];
extern uint8_t flag_beg,flag_zumer;
extern uint16_t count_timer;
void SetParametrPlay (void)          //set  speed and quantity
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
	uint8_t count_=0;
 8000946:	2300      	movs	r3, #0
 8000948:	71fb      	strb	r3, [r7, #7]
	int i =read_memory(41);
 800094a:	2029      	movs	r0, #41	; 0x29
 800094c:	f002 f868 	bl	8002a20 <read_memory>
 8000950:	4603      	mov	r3, r0
 8000952:	603b      	str	r3, [r7, #0]
	while(bt_ok());
 8000954:	bf00      	nop
 8000956:	f002 f89b 	bl	8002a90 <read_adcn>
 800095a:	4603      	mov	r3, r0
 800095c:	2b04      	cmp	r3, #4
 800095e:	d9fa      	bls.n	8000956 <SetParametrPlay+0x16>
	HAL_Delay(1000);
 8000960:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000964:	f002 fd72 	bl	800344c <HAL_Delay>
  while(count_<5)
 8000968:	e04e      	b.n	8000a08 <SetParametrPlay+0xc8>
	{
	  count_++;
 800096a:	79fb      	ldrb	r3, [r7, #7]
 800096c:	3301      	adds	r3, #1
 800096e:	71fb      	strb	r3, [r7, #7]
      lcd_goto(5,0);
 8000970:	2100      	movs	r1, #0
 8000972:	2005      	movs	r0, #5
 8000974:	f001 f926 	bl	8001bc4 <lcd_goto>
      lcd_string("  ");
 8000978:	4864      	ldr	r0, [pc, #400]	; (8000b0c <SetParametrPlay+0x1cc>)
 800097a:	f001 f959 	bl	8001c30 <lcd_string>
      HAL_Delay(200);
 800097e:	20c8      	movs	r0, #200	; 0xc8
 8000980:	f002 fd64 	bl	800344c <HAL_Delay>
      lcd_goto(5,0);
 8000984:	2100      	movs	r1, #0
 8000986:	2005      	movs	r0, #5
 8000988:	f001 f91c 	bl	8001bc4 <lcd_goto>
      lcd_number(temp_numder[i]);
 800098c:	4a60      	ldr	r2, [pc, #384]	; (8000b10 <SetParametrPlay+0x1d0>)
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	4413      	add	r3, r2
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	4618      	mov	r0, r3
 8000996:	f001 f967 	bl	8001c68 <lcd_number>
      HAL_Delay(200);
 800099a:	20c8      	movs	r0, #200	; 0xc8
 800099c:	f002 fd56 	bl	800344c <HAL_Delay>
     if(bt_plus() && i<6)
 80009a0:	f002 f876 	bl	8002a90 <read_adcn>
 80009a4:	4603      	mov	r3, r0
 80009a6:	461a      	mov	r2, r3
 80009a8:	4b5a      	ldr	r3, [pc, #360]	; (8000b14 <SetParametrPlay+0x1d4>)
 80009aa:	885b      	ldrh	r3, [r3, #2]
 80009ac:	3b0a      	subs	r3, #10
 80009ae:	429a      	cmp	r2, r3
 80009b0:	db10      	blt.n	80009d4 <SetParametrPlay+0x94>
 80009b2:	f002 f86d 	bl	8002a90 <read_adcn>
 80009b6:	4603      	mov	r3, r0
 80009b8:	461a      	mov	r2, r3
 80009ba:	4b56      	ldr	r3, [pc, #344]	; (8000b14 <SetParametrPlay+0x1d4>)
 80009bc:	885b      	ldrh	r3, [r3, #2]
 80009be:	330a      	adds	r3, #10
 80009c0:	429a      	cmp	r2, r3
 80009c2:	dc07      	bgt.n	80009d4 <SetParametrPlay+0x94>
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	2b05      	cmp	r3, #5
 80009c8:	dc04      	bgt.n	80009d4 <SetParametrPlay+0x94>
     {
    	 i++;
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	3301      	adds	r3, #1
 80009ce:	603b      	str	r3, [r7, #0]
    	 count_=0;
 80009d0:	2300      	movs	r3, #0
 80009d2:	71fb      	strb	r3, [r7, #7]
     }
     if(bt_minus() && i!=0)
 80009d4:	f002 f85c 	bl	8002a90 <read_adcn>
 80009d8:	4603      	mov	r3, r0
 80009da:	461a      	mov	r2, r3
 80009dc:	4b4d      	ldr	r3, [pc, #308]	; (8000b14 <SetParametrPlay+0x1d4>)
 80009de:	881b      	ldrh	r3, [r3, #0]
 80009e0:	3b0a      	subs	r3, #10
 80009e2:	429a      	cmp	r2, r3
 80009e4:	db10      	blt.n	8000a08 <SetParametrPlay+0xc8>
 80009e6:	f002 f853 	bl	8002a90 <read_adcn>
 80009ea:	4603      	mov	r3, r0
 80009ec:	461a      	mov	r2, r3
 80009ee:	4b49      	ldr	r3, [pc, #292]	; (8000b14 <SetParametrPlay+0x1d4>)
 80009f0:	881b      	ldrh	r3, [r3, #0]
 80009f2:	330a      	adds	r3, #10
 80009f4:	429a      	cmp	r2, r3
 80009f6:	dc07      	bgt.n	8000a08 <SetParametrPlay+0xc8>
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d004      	beq.n	8000a08 <SetParametrPlay+0xc8>
     {
    	 i--;
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	3b01      	subs	r3, #1
 8000a02:	603b      	str	r3, [r7, #0]
    	 count_=0;
 8000a04:	2300      	movs	r3, #0
 8000a06:	71fb      	strb	r3, [r7, #7]
  while(count_<5)
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	2b04      	cmp	r3, #4
 8000a0c:	d9ad      	bls.n	800096a <SetParametrPlay+0x2a>
     }
     }
  if(i!=read_memory(41)) write_memory(41,i);
 8000a0e:	2029      	movs	r0, #41	; 0x29
 8000a10:	f002 f806 	bl	8002a20 <read_memory>
 8000a14:	4603      	mov	r3, r0
 8000a16:	461a      	mov	r2, r3
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d005      	beq.n	8000a2a <SetParametrPlay+0xea>
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	4619      	mov	r1, r3
 8000a24:	2029      	movs	r0, #41	; 0x29
 8000a26:	f002 f817 	bl	8002a58 <write_memory>

  p_work.number_cycles= temp_numder[i];
 8000a2a:	4a39      	ldr	r2, [pc, #228]	; (8000b10 <SetParametrPlay+0x1d0>)
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	4413      	add	r3, r2
 8000a30:	781a      	ldrb	r2, [r3, #0]
 8000a32:	4b39      	ldr	r3, [pc, #228]	; (8000b18 <SetParametrPlay+0x1d8>)
 8000a34:	701a      	strb	r2, [r3, #0]
	  count_=0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	71fb      	strb	r3, [r7, #7]
    i=p_work.period;
 8000a3a:	4b37      	ldr	r3, [pc, #220]	; (8000b18 <SetParametrPlay+0x1d8>)
 8000a3c:	785b      	ldrb	r3, [r3, #1]
 8000a3e:	603b      	str	r3, [r7, #0]

    while(count_<5)
 8000a40:	e04a      	b.n	8000ad8 <SetParametrPlay+0x198>
    {
          count_++;
 8000a42:	79fb      	ldrb	r3, [r7, #7]
 8000a44:	3301      	adds	r3, #1
 8000a46:	71fb      	strb	r3, [r7, #7]
          lcd_goto(7,1);
 8000a48:	2101      	movs	r1, #1
 8000a4a:	2007      	movs	r0, #7
 8000a4c:	f001 f8ba 	bl	8001bc4 <lcd_goto>
          lcd_string(" ");
 8000a50:	4832      	ldr	r0, [pc, #200]	; (8000b1c <SetParametrPlay+0x1dc>)
 8000a52:	f001 f8ed 	bl	8001c30 <lcd_string>
          HAL_Delay(150);
 8000a56:	2096      	movs	r0, #150	; 0x96
 8000a58:	f002 fcf8 	bl	800344c <HAL_Delay>
          lcd_goto(7,1);
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	2007      	movs	r0, #7
 8000a60:	f001 f8b0 	bl	8001bc4 <lcd_goto>
          lcd_number(i);
 8000a64:	6838      	ldr	r0, [r7, #0]
 8000a66:	f001 f8ff 	bl	8001c68 <lcd_number>
          HAL_Delay(150);
 8000a6a:	2096      	movs	r0, #150	; 0x96
 8000a6c:	f002 fcee 	bl	800344c <HAL_Delay>
         if(bt_plus() && i<9)
 8000a70:	f002 f80e 	bl	8002a90 <read_adcn>
 8000a74:	4603      	mov	r3, r0
 8000a76:	461a      	mov	r2, r3
 8000a78:	4b26      	ldr	r3, [pc, #152]	; (8000b14 <SetParametrPlay+0x1d4>)
 8000a7a:	885b      	ldrh	r3, [r3, #2]
 8000a7c:	3b0a      	subs	r3, #10
 8000a7e:	429a      	cmp	r2, r3
 8000a80:	db10      	blt.n	8000aa4 <SetParametrPlay+0x164>
 8000a82:	f002 f805 	bl	8002a90 <read_adcn>
 8000a86:	4603      	mov	r3, r0
 8000a88:	461a      	mov	r2, r3
 8000a8a:	4b22      	ldr	r3, [pc, #136]	; (8000b14 <SetParametrPlay+0x1d4>)
 8000a8c:	885b      	ldrh	r3, [r3, #2]
 8000a8e:	330a      	adds	r3, #10
 8000a90:	429a      	cmp	r2, r3
 8000a92:	dc07      	bgt.n	8000aa4 <SetParametrPlay+0x164>
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	2b08      	cmp	r3, #8
 8000a98:	dc04      	bgt.n	8000aa4 <SetParametrPlay+0x164>
            {
        	 i++;
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	603b      	str	r3, [r7, #0]
        	 count_=0;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	71fb      	strb	r3, [r7, #7]
            }
         if(bt_minus() && i!=0)
 8000aa4:	f001 fff4 	bl	8002a90 <read_adcn>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	461a      	mov	r2, r3
 8000aac:	4b19      	ldr	r3, [pc, #100]	; (8000b14 <SetParametrPlay+0x1d4>)
 8000aae:	881b      	ldrh	r3, [r3, #0]
 8000ab0:	3b0a      	subs	r3, #10
 8000ab2:	429a      	cmp	r2, r3
 8000ab4:	db10      	blt.n	8000ad8 <SetParametrPlay+0x198>
 8000ab6:	f001 ffeb 	bl	8002a90 <read_adcn>
 8000aba:	4603      	mov	r3, r0
 8000abc:	461a      	mov	r2, r3
 8000abe:	4b15      	ldr	r3, [pc, #84]	; (8000b14 <SetParametrPlay+0x1d4>)
 8000ac0:	881b      	ldrh	r3, [r3, #0]
 8000ac2:	330a      	adds	r3, #10
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	dc07      	bgt.n	8000ad8 <SetParametrPlay+0x198>
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d004      	beq.n	8000ad8 <SetParametrPlay+0x198>
        	 {
        	   i--;
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	3b01      	subs	r3, #1
 8000ad2:	603b      	str	r3, [r7, #0]
        	   count_=0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	71fb      	strb	r3, [r7, #7]
    while(count_<5)
 8000ad8:	79fb      	ldrb	r3, [r7, #7]
 8000ada:	2b04      	cmp	r3, #4
 8000adc:	d9b1      	bls.n	8000a42 <SetParametrPlay+0x102>
             }
    }
    if(i!=read_memory(100) ) write_memory(100,i);
 8000ade:	2064      	movs	r0, #100	; 0x64
 8000ae0:	f001 ff9e 	bl	8002a20 <read_memory>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d005      	beq.n	8000afa <SetParametrPlay+0x1ba>
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	4619      	mov	r1, r3
 8000af4:	2064      	movs	r0, #100	; 0x64
 8000af6:	f001 ffaf 	bl	8002a58 <write_memory>
    p_work.period=i;
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	b2da      	uxtb	r2, r3
 8000afe:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <SetParametrPlay+0x1d8>)
 8000b00:	705a      	strb	r2, [r3, #1]
}
 8000b02:	bf00      	nop
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	080075f0 	.word	0x080075f0
 8000b10:	08007638 	.word	0x08007638
 8000b14:	2000021c 	.word	0x2000021c
 8000b18:	20000224 	.word	0x20000224
 8000b1c:	080075f4 	.word	0x080075f4

08000b20 <SetMode>:

void SetMode(void)                              //Set mode GAME
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
   lcd_goto(0,0);
 8000b24:	2100      	movs	r1, #0
 8000b26:	2000      	movs	r0, #0
 8000b28:	f001 f84c 	bl	8001bc4 <lcd_goto>
   lcd_string("HACTP. MODE-");
 8000b2c:	484a      	ldr	r0, [pc, #296]	; (8000c58 <SetMode+0x138>)
 8000b2e:	f001 f87f 	bl	8001c30 <lcd_string>
   while(!(bt_ok()))
 8000b32:	e075      	b.n	8000c20 <SetMode+0x100>
   {
	   	if(bt_plus() && p_work.mode<4 ) p_work.mode++;
 8000b34:	f001 ffac 	bl	8002a90 <read_adcn>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	4b47      	ldr	r3, [pc, #284]	; (8000c5c <SetMode+0x13c>)
 8000b3e:	885b      	ldrh	r3, [r3, #2]
 8000b40:	3b0a      	subs	r3, #10
 8000b42:	429a      	cmp	r2, r3
 8000b44:	db12      	blt.n	8000b6c <SetMode+0x4c>
 8000b46:	f001 ffa3 	bl	8002a90 <read_adcn>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	4b43      	ldr	r3, [pc, #268]	; (8000c5c <SetMode+0x13c>)
 8000b50:	885b      	ldrh	r3, [r3, #2]
 8000b52:	330a      	adds	r3, #10
 8000b54:	429a      	cmp	r2, r3
 8000b56:	dc09      	bgt.n	8000b6c <SetMode+0x4c>
 8000b58:	4b41      	ldr	r3, [pc, #260]	; (8000c60 <SetMode+0x140>)
 8000b5a:	78db      	ldrb	r3, [r3, #3]
 8000b5c:	2b03      	cmp	r3, #3
 8000b5e:	d805      	bhi.n	8000b6c <SetMode+0x4c>
 8000b60:	4b3f      	ldr	r3, [pc, #252]	; (8000c60 <SetMode+0x140>)
 8000b62:	78db      	ldrb	r3, [r3, #3]
 8000b64:	3301      	adds	r3, #1
 8000b66:	b2da      	uxtb	r2, r3
 8000b68:	4b3d      	ldr	r3, [pc, #244]	; (8000c60 <SetMode+0x140>)
 8000b6a:	70da      	strb	r2, [r3, #3]
    	if(bt_minus() && p_work.mode!=0 ) p_work.mode--;
 8000b6c:	f001 ff90 	bl	8002a90 <read_adcn>
 8000b70:	4603      	mov	r3, r0
 8000b72:	461a      	mov	r2, r3
 8000b74:	4b39      	ldr	r3, [pc, #228]	; (8000c5c <SetMode+0x13c>)
 8000b76:	881b      	ldrh	r3, [r3, #0]
 8000b78:	3b0a      	subs	r3, #10
 8000b7a:	429a      	cmp	r2, r3
 8000b7c:	db12      	blt.n	8000ba4 <SetMode+0x84>
 8000b7e:	f001 ff87 	bl	8002a90 <read_adcn>
 8000b82:	4603      	mov	r3, r0
 8000b84:	461a      	mov	r2, r3
 8000b86:	4b35      	ldr	r3, [pc, #212]	; (8000c5c <SetMode+0x13c>)
 8000b88:	881b      	ldrh	r3, [r3, #0]
 8000b8a:	330a      	adds	r3, #10
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	dc09      	bgt.n	8000ba4 <SetMode+0x84>
 8000b90:	4b33      	ldr	r3, [pc, #204]	; (8000c60 <SetMode+0x140>)
 8000b92:	78db      	ldrb	r3, [r3, #3]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d005      	beq.n	8000ba4 <SetMode+0x84>
 8000b98:	4b31      	ldr	r3, [pc, #196]	; (8000c60 <SetMode+0x140>)
 8000b9a:	78db      	ldrb	r3, [r3, #3]
 8000b9c:	3b01      	subs	r3, #1
 8000b9e:	b2da      	uxtb	r2, r3
 8000ba0:	4b2f      	ldr	r3, [pc, #188]	; (8000c60 <SetMode+0x140>)
 8000ba2:	70da      	strb	r2, [r3, #3]
        switch (p_work.mode)
 8000ba4:	4b2e      	ldr	r3, [pc, #184]	; (8000c60 <SetMode+0x140>)
 8000ba6:	78db      	ldrb	r3, [r3, #3]
 8000ba8:	2b04      	cmp	r3, #4
 8000baa:	d835      	bhi.n	8000c18 <SetMode+0xf8>
 8000bac:	a201      	add	r2, pc, #4	; (adr r2, 8000bb4 <SetMode+0x94>)
 8000bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bb2:	bf00      	nop
 8000bb4:	08000bc9 	.word	0x08000bc9
 8000bb8:	08000bd9 	.word	0x08000bd9
 8000bbc:	08000be9 	.word	0x08000be9
 8000bc0:	08000c09 	.word	0x08000c09
 8000bc4:	08000bf9 	.word	0x08000bf9
    	{
    	 case game_beg:
		         {
			        lcd_goto(12, 0);
 8000bc8:	2100      	movs	r1, #0
 8000bca:	200c      	movs	r0, #12
 8000bcc:	f000 fffa 	bl	8001bc4 <lcd_goto>
    		        lcd_string("BEG");
 8000bd0:	4824      	ldr	r0, [pc, #144]	; (8000c64 <SetMode+0x144>)
 8000bd2:	f001 f82d 	bl	8001c30 <lcd_string>
    		        break;
 8000bd6:	e01f      	b.n	8000c18 <SetMode+0xf8>
    	        }
    	case game_invers:
    			{
    				lcd_goto(12, 0);
 8000bd8:	2100      	movs	r1, #0
 8000bda:	200c      	movs	r0, #12
 8000bdc:	f000 fff2 	bl	8001bc4 <lcd_goto>
    	    		lcd_string("INV");
 8000be0:	4821      	ldr	r0, [pc, #132]	; (8000c68 <SetMode+0x148>)
 8000be2:	f001 f825 	bl	8001c30 <lcd_string>
    	    		break;
 8000be6:	e017      	b.n	8000c18 <SetMode+0xf8>
    			{
    				if(COUNT_LED!=10)
    				{}
    				else
    				{
    				lcd_goto(12, 0);
 8000be8:	2100      	movs	r1, #0
 8000bea:	200c      	movs	r0, #12
 8000bec:	f000 ffea 	bl	8001bc4 <lcd_goto>
    	    		lcd_string("DUB");
 8000bf0:	481e      	ldr	r0, [pc, #120]	; (8000c6c <SetMode+0x14c>)
 8000bf2:	f001 f81d 	bl	8001c30 <lcd_string>
    	    		break;
 8000bf6:	e00f      	b.n	8000c18 <SetMode+0xf8>
    				}
    	    	}
    	case test:
    			{
    				lcd_goto(12, 0);
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	200c      	movs	r0, #12
 8000bfc:	f000 ffe2 	bl	8001bc4 <lcd_goto>
    	    		lcd_string("TST");
 8000c00:	481b      	ldr	r0, [pc, #108]	; (8000c70 <SetMode+0x150>)
 8000c02:	f001 f815 	bl	8001c30 <lcd_string>
    	    		break;
 8000c06:	e007      	b.n	8000c18 <SetMode+0xf8>
    	    	}
    	case game_mem:
    			{
    				lcd_goto(12, 0);
 8000c08:	2100      	movs	r1, #0
 8000c0a:	200c      	movs	r0, #12
 8000c0c:	f000 ffda 	bl	8001bc4 <lcd_goto>
    			    lcd_string("MEM");
 8000c10:	4818      	ldr	r0, [pc, #96]	; (8000c74 <SetMode+0x154>)
 8000c12:	f001 f80d 	bl	8001c30 <lcd_string>
    			    break;
 8000c16:	bf00      	nop

    			}
    	}
      HAL_Delay(500);
 8000c18:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c1c:	f002 fc16 	bl	800344c <HAL_Delay>
   while(!(bt_ok()))
 8000c20:	f001 ff36 	bl	8002a90 <read_adcn>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b04      	cmp	r3, #4
 8000c28:	d884      	bhi.n	8000b34 <SetMode+0x14>
    }
    write_memory (40,p_work.mode);
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	; (8000c60 <SetMode+0x140>)
 8000c2c:	78db      	ldrb	r3, [r3, #3]
 8000c2e:	4619      	mov	r1, r3
 8000c30:	2028      	movs	r0, #40	; 0x28
 8000c32:	f001 ff11 	bl	8002a58 <write_memory>
    lcd_clear();
 8000c36:	f001 f967 	bl	8001f08 <lcd_clear>
    indication();
 8000c3a:	f7ff fdcd 	bl	80007d8 <indication>
     while((bt_ok()));
 8000c3e:	bf00      	nop
 8000c40:	f001 ff26 	bl	8002a90 <read_adcn>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b04      	cmp	r3, #4
 8000c48:	d9fa      	bls.n	8000c40 <SetMode+0x120>
   HAL_Delay(300);
 8000c4a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000c4e:	f002 fbfd 	bl	800344c <HAL_Delay>
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	080075f8 	.word	0x080075f8
 8000c5c:	2000021c 	.word	0x2000021c
 8000c60:	20000224 	.word	0x20000224
 8000c64:	08007608 	.word	0x08007608
 8000c68:	0800760c 	.word	0x0800760c
 8000c6c:	08007610 	.word	0x08007610
 8000c70:	08007614 	.word	0x08007614
 8000c74:	08007618 	.word	0x08007618

08000c78 <ZumerOk>:

void  ZumerOk(void)
	{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
	   for(int i=0;i<3;i++)
 8000c7e:	2300      	movs	r3, #0
 8000c80:	607b      	str	r3, [r7, #4]
 8000c82:	e016      	b.n	8000cb2 <ZumerOk+0x3a>
		{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000c84:	2201      	movs	r2, #1
 8000c86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c8a:	480e      	ldr	r0, [pc, #56]	; (8000cc4 <ZumerOk+0x4c>)
 8000c8c:	f003 fa92 	bl	80041b4 <HAL_GPIO_WritePin>
			HAL_Delay(300);
 8000c90:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000c94:	f002 fbda 	bl	800344c <HAL_Delay>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c9e:	4809      	ldr	r0, [pc, #36]	; (8000cc4 <ZumerOk+0x4c>)
 8000ca0:	f003 fa88 	bl	80041b4 <HAL_GPIO_WritePin>
			HAL_Delay(300);
 8000ca4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000ca8:	f002 fbd0 	bl	800344c <HAL_Delay>
	   for(int i=0;i<3;i++)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	607b      	str	r3, [r7, #4]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2b02      	cmp	r3, #2
 8000cb6:	dde5      	ble.n	8000c84 <ZumerOk+0xc>
	   }
	}
 8000cb8:	bf00      	nop
 8000cba:	bf00      	nop
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	40020400 	.word	0x40020400

08000cc8 <ZumerError>:
	void ZumerError (void)
	{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000ccc:	2201      	movs	r2, #1
 8000cce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cd2:	4807      	ldr	r0, [pc, #28]	; (8000cf0 <ZumerError+0x28>)
 8000cd4:	f003 fa6e 	bl	80041b4 <HAL_GPIO_WritePin>
		HAL_Delay(2000);
 8000cd8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000cdc:	f002 fbb6 	bl	800344c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ce6:	4802      	ldr	r0, [pc, #8]	; (8000cf0 <ZumerError+0x28>)
 8000ce8:	f003 fa64 	bl	80041b4 <HAL_GPIO_WritePin>
	}
 8000cec:	bf00      	nop
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	40020400 	.word	0x40020400

08000cf4 <Zumer>:

void Zumer (void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 uint32_t count=0;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	607b      	str	r3, [r7, #4]
    while(count<100000)
 8000cfe:	e008      	b.n	8000d12 <Zumer+0x1e>
    {
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000d00:	2201      	movs	r2, #1
 8000d02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d06:	480a      	ldr	r0, [pc, #40]	; (8000d30 <Zumer+0x3c>)
 8000d08:	f003 fa54 	bl	80041b4 <HAL_GPIO_WritePin>
    	count++;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	607b      	str	r3, [r7, #4]
    while(count<100000)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	4a07      	ldr	r2, [pc, #28]	; (8000d34 <Zumer+0x40>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d9f2      	bls.n	8000d00 <Zumer+0xc>
    }
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d20:	4803      	ldr	r0, [pc, #12]	; (8000d30 <Zumer+0x3c>)
 8000d22:	f003 fa47 	bl	80041b4 <HAL_GPIO_WritePin>
 }
 8000d26:	bf00      	nop
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40020400 	.word	0x40020400
 8000d34:	0001869f 	.word	0x0001869f

08000d38 <proverka>:

void proverka (uint8_t flag) //���� ������ �������� �� ��������  flag_beg � ���� ���� ����� ������
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	4603      	mov	r3, r0
 8000d40:	71fb      	strb	r3, [r7, #7]
  switch(flag)
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	3b01      	subs	r3, #1
 8000d46:	2b09      	cmp	r3, #9
 8000d48:	f200 809b 	bhi.w	8000e82 <proverka+0x14a>
 8000d4c:	a201      	add	r2, pc, #4	; (adr r2, 8000d54 <proverka+0x1c>)
 8000d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d52:	bf00      	nop
 8000d54:	08000d7d 	.word	0x08000d7d
 8000d58:	08000d93 	.word	0x08000d93
 8000d5c:	08000da9 	.word	0x08000da9
 8000d60:	08000dbf 	.word	0x08000dbf
 8000d64:	08000dd5 	.word	0x08000dd5
 8000d68:	08000deb 	.word	0x08000deb
 8000d6c:	08000e01 	.word	0x08000e01
 8000d70:	08000e17 	.word	0x08000e17
 8000d74:	08000e2d 	.word	0x08000e2d
 8000d78:	08000e45 	.word	0x08000e45
  {
     case 1:
    	 if(in_one()!=0)
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	4843      	ldr	r0, [pc, #268]	; (8000e8c <proverka+0x154>)
 8000d80:	f003 fa00 	bl	8004184 <HAL_GPIO_ReadPin>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d068      	beq.n	8000e5c <proverka+0x124>
    	 {
    		 flag_beg=0;
 8000d8a:	4b41      	ldr	r3, [pc, #260]	; (8000e90 <proverka+0x158>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	701a      	strb	r2, [r3, #0]
    	 }
    	 break;
 8000d90:	e064      	b.n	8000e5c <proverka+0x124>
     case 2:
    	 if(in_two()!=0)
 8000d92:	2102      	movs	r1, #2
 8000d94:	483d      	ldr	r0, [pc, #244]	; (8000e8c <proverka+0x154>)
 8000d96:	f003 f9f5 	bl	8004184 <HAL_GPIO_ReadPin>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d05f      	beq.n	8000e60 <proverka+0x128>
    		 flag_beg=0;
 8000da0:	4b3b      	ldr	r3, [pc, #236]	; (8000e90 <proverka+0x158>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	701a      	strb	r2, [r3, #0]
         break;
 8000da6:	e05b      	b.n	8000e60 <proverka+0x128>
     case 3:
    	 if(in_three()!=0)
 8000da8:	2104      	movs	r1, #4
 8000daa:	4838      	ldr	r0, [pc, #224]	; (8000e8c <proverka+0x154>)
 8000dac:	f003 f9ea 	bl	8004184 <HAL_GPIO_ReadPin>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d056      	beq.n	8000e64 <proverka+0x12c>
    		 flag_beg=0;
 8000db6:	4b36      	ldr	r3, [pc, #216]	; (8000e90 <proverka+0x158>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	701a      	strb	r2, [r3, #0]
    	 break;
 8000dbc:	e052      	b.n	8000e64 <proverka+0x12c>
     case 4:
    	 if(in_four()!=0)
 8000dbe:	2108      	movs	r1, #8
 8000dc0:	4832      	ldr	r0, [pc, #200]	; (8000e8c <proverka+0x154>)
 8000dc2:	f003 f9df 	bl	8004184 <HAL_GPIO_ReadPin>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d04d      	beq.n	8000e68 <proverka+0x130>
    		 flag_beg=0;
 8000dcc:	4b30      	ldr	r3, [pc, #192]	; (8000e90 <proverka+0x158>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	701a      	strb	r2, [r3, #0]
    	 break;
 8000dd2:	e049      	b.n	8000e68 <proverka+0x130>
     case 5:
    	 if(in_five()!=0)
 8000dd4:	2110      	movs	r1, #16
 8000dd6:	482d      	ldr	r0, [pc, #180]	; (8000e8c <proverka+0x154>)
 8000dd8:	f003 f9d4 	bl	8004184 <HAL_GPIO_ReadPin>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d044      	beq.n	8000e6c <proverka+0x134>
    		 flag_beg=0;
 8000de2:	4b2b      	ldr	r3, [pc, #172]	; (8000e90 <proverka+0x158>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	701a      	strb	r2, [r3, #0]
    	 break;
 8000de8:	e040      	b.n	8000e6c <proverka+0x134>
     case 6:
    	if(in_six()!=0)
 8000dea:	2120      	movs	r1, #32
 8000dec:	4827      	ldr	r0, [pc, #156]	; (8000e8c <proverka+0x154>)
 8000dee:	f003 f9c9 	bl	8004184 <HAL_GPIO_ReadPin>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d03b      	beq.n	8000e70 <proverka+0x138>
    		flag_beg=0;
 8000df8:	4b25      	ldr	r3, [pc, #148]	; (8000e90 <proverka+0x158>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	701a      	strb	r2, [r3, #0]
    	break;
 8000dfe:	e037      	b.n	8000e70 <proverka+0x138>

    case 7:
    	if(in_seven()!=0)
 8000e00:	2140      	movs	r1, #64	; 0x40
 8000e02:	4822      	ldr	r0, [pc, #136]	; (8000e8c <proverka+0x154>)
 8000e04:	f003 f9be 	bl	8004184 <HAL_GPIO_ReadPin>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d032      	beq.n	8000e74 <proverka+0x13c>
    		flag_beg=0;
 8000e0e:	4b20      	ldr	r3, [pc, #128]	; (8000e90 <proverka+0x158>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	701a      	strb	r2, [r3, #0]
    	break;
 8000e14:	e02e      	b.n	8000e74 <proverka+0x13c>
    case 8:
    	if(in_eight()!=0)
 8000e16:	2180      	movs	r1, #128	; 0x80
 8000e18:	481c      	ldr	r0, [pc, #112]	; (8000e8c <proverka+0x154>)
 8000e1a:	f003 f9b3 	bl	8004184 <HAL_GPIO_ReadPin>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d029      	beq.n	8000e78 <proverka+0x140>
    		flag_beg=0;
 8000e24:	4b1a      	ldr	r3, [pc, #104]	; (8000e90 <proverka+0x158>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	701a      	strb	r2, [r3, #0]
    	break;
 8000e2a:	e025      	b.n	8000e78 <proverka+0x140>
    case 9:
    	if(in_nine()!=0)
 8000e2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e30:	4816      	ldr	r0, [pc, #88]	; (8000e8c <proverka+0x154>)
 8000e32:	f003 f9a7 	bl	8004184 <HAL_GPIO_ReadPin>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d01f      	beq.n	8000e7c <proverka+0x144>
    		flag_beg=0;
 8000e3c:	4b14      	ldr	r3, [pc, #80]	; (8000e90 <proverka+0x158>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	701a      	strb	r2, [r3, #0]
    	break;
 8000e42:	e01b      	b.n	8000e7c <proverka+0x144>
    case 10:
    	if(in_ten()!=0)
 8000e44:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e48:	4810      	ldr	r0, [pc, #64]	; (8000e8c <proverka+0x154>)
 8000e4a:	f003 f99b 	bl	8004184 <HAL_GPIO_ReadPin>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d015      	beq.n	8000e80 <proverka+0x148>
    		flag_beg=0;
 8000e54:	4b0e      	ldr	r3, [pc, #56]	; (8000e90 <proverka+0x158>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	701a      	strb	r2, [r3, #0]
    	break;
 8000e5a:	e011      	b.n	8000e80 <proverka+0x148>
    	 break;
 8000e5c:	bf00      	nop
 8000e5e:	e010      	b.n	8000e82 <proverka+0x14a>
         break;
 8000e60:	bf00      	nop
 8000e62:	e00e      	b.n	8000e82 <proverka+0x14a>
    	 break;
 8000e64:	bf00      	nop
 8000e66:	e00c      	b.n	8000e82 <proverka+0x14a>
    	 break;
 8000e68:	bf00      	nop
 8000e6a:	e00a      	b.n	8000e82 <proverka+0x14a>
    	 break;
 8000e6c:	bf00      	nop
 8000e6e:	e008      	b.n	8000e82 <proverka+0x14a>
    	break;
 8000e70:	bf00      	nop
 8000e72:	e006      	b.n	8000e82 <proverka+0x14a>
    	break;
 8000e74:	bf00      	nop
 8000e76:	e004      	b.n	8000e82 <proverka+0x14a>
    	break;
 8000e78:	bf00      	nop
 8000e7a:	e002      	b.n	8000e82 <proverka+0x14a>
    	break;
 8000e7c:	bf00      	nop
 8000e7e:	e000      	b.n	8000e82 <proverka+0x14a>
    	break;
 8000e80:	bf00      	nop
   }
}
 8000e82:	bf00      	nop
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40020000 	.word	0x40020000
 8000e90:	20000175 	.word	0x20000175

08000e94 <Beg>:
extern  param p_work;
extern uint8_t start_play,counter_number,random_numder[50],flag_beg,count_zumer,flag_zumer,count_mem,rand_number_duble_one[50],rand_number_duble_two[50];
//static uint8_t status=0,counter_beg=0,counter_cicl_beg=0;
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void Beg (void)                                 // ��� ������
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
		if((p_work.timer_game==p_work.period) )
 8000e98:	4b5c      	ldr	r3, [pc, #368]	; (800100c <Beg+0x178>)
 8000e9a:	791b      	ldrb	r3, [r3, #4]
 8000e9c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	4b59      	ldr	r3, [pc, #356]	; (800100c <Beg+0x178>)
 8000ea6:	785b      	ldrb	r3, [r3, #1]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d142      	bne.n	8000f32 <Beg+0x9e>
		{
			p_work.timer_game=0;
 8000eac:	4a57      	ldr	r2, [pc, #348]	; (800100c <Beg+0x178>)
 8000eae:	7913      	ldrb	r3, [r2, #4]
 8000eb0:	f36f 0303 	bfc	r3, #0, #4
 8000eb4:	7113      	strb	r3, [r2, #4]
			counter_number++;
 8000eb6:	4b56      	ldr	r3, [pc, #344]	; (8001010 <Beg+0x17c>)
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	3301      	adds	r3, #1
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	4b54      	ldr	r3, [pc, #336]	; (8001010 <Beg+0x17c>)
 8000ec0:	701a      	strb	r2, [r3, #0]
			off_all();
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ec8:	4852      	ldr	r0, [pc, #328]	; (8001014 <Beg+0x180>)
 8000eca:	f003 f973 	bl	80041b4 <HAL_GPIO_WritePin>
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ed4:	484f      	ldr	r0, [pc, #316]	; (8001014 <Beg+0x180>)
 8000ed6:	f003 f96d 	bl	80041b4 <HAL_GPIO_WritePin>
 8000eda:	2200      	movs	r2, #0
 8000edc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ee0:	484c      	ldr	r0, [pc, #304]	; (8001014 <Beg+0x180>)
 8000ee2:	f003 f967 	bl	80041b4 <HAL_GPIO_WritePin>
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000eec:	4849      	ldr	r0, [pc, #292]	; (8001014 <Beg+0x180>)
 8000eee:	f003 f961 	bl	80041b4 <HAL_GPIO_WritePin>
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2104      	movs	r1, #4
 8000ef6:	4848      	ldr	r0, [pc, #288]	; (8001018 <Beg+0x184>)
 8000ef8:	f003 f95c 	bl	80041b4 <HAL_GPIO_WritePin>
 8000efc:	2200      	movs	r2, #0
 8000efe:	2108      	movs	r1, #8
 8000f00:	4845      	ldr	r0, [pc, #276]	; (8001018 <Beg+0x184>)
 8000f02:	f003 f957 	bl	80041b4 <HAL_GPIO_WritePin>
 8000f06:	2200      	movs	r2, #0
 8000f08:	2110      	movs	r1, #16
 8000f0a:	4843      	ldr	r0, [pc, #268]	; (8001018 <Beg+0x184>)
 8000f0c:	f003 f952 	bl	80041b4 <HAL_GPIO_WritePin>
 8000f10:	2200      	movs	r2, #0
 8000f12:	2120      	movs	r1, #32
 8000f14:	4840      	ldr	r0, [pc, #256]	; (8001018 <Beg+0x184>)
 8000f16:	f003 f94d 	bl	80041b4 <HAL_GPIO_WritePin>
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f20:	483d      	ldr	r0, [pc, #244]	; (8001018 <Beg+0x184>)
 8000f22:	f003 f947 	bl	80041b4 <HAL_GPIO_WritePin>
 8000f26:	2200      	movs	r2, #0
 8000f28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f2c:	483a      	ldr	r0, [pc, #232]	; (8001018 <Beg+0x184>)
 8000f2e:	f003 f941 	bl	80041b4 <HAL_GPIO_WritePin>
		}
		if(counter_number<=p_work.number_cycles )
 8000f32:	4b36      	ldr	r3, [pc, #216]	; (800100c <Beg+0x178>)
 8000f34:	781a      	ldrb	r2, [r3, #0]
 8000f36:	4b36      	ldr	r3, [pc, #216]	; (8001010 <Beg+0x17c>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d313      	bcc.n	8000f66 <Beg+0xd2>
	    {
			count_timer=0;
 8000f3e:	4b37      	ldr	r3, [pc, #220]	; (800101c <Beg+0x188>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	801a      	strh	r2, [r3, #0]
			onLedBeg(random_numder[counter_number]);
 8000f44:	4b32      	ldr	r3, [pc, #200]	; (8001010 <Beg+0x17c>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4b35      	ldr	r3, [pc, #212]	; (8001020 <Beg+0x18c>)
 8000f4c:	5c9b      	ldrb	r3, [r3, r2]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 f86e 	bl	8001030 <onLedBeg>
			chekBotton(random_numder[counter_number]);
 8000f54:	4b2e      	ldr	r3, [pc, #184]	; (8001010 <Beg+0x17c>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	461a      	mov	r2, r3
 8000f5a:	4b31      	ldr	r3, [pc, #196]	; (8001020 <Beg+0x18c>)
 8000f5c:	5c9b      	ldrb	r3, [r3, r2]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 f930 	bl	80011c4 <chekBotton>
 8000f64:	e03d      	b.n	8000fe2 <Beg+0x14e>
	    }
	    else
	    {
	    	off_all();
 8000f66:	2200      	movs	r2, #0
 8000f68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f6c:	4829      	ldr	r0, [pc, #164]	; (8001014 <Beg+0x180>)
 8000f6e:	f003 f921 	bl	80041b4 <HAL_GPIO_WritePin>
 8000f72:	2200      	movs	r2, #0
 8000f74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f78:	4826      	ldr	r0, [pc, #152]	; (8001014 <Beg+0x180>)
 8000f7a:	f003 f91b 	bl	80041b4 <HAL_GPIO_WritePin>
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f84:	4823      	ldr	r0, [pc, #140]	; (8001014 <Beg+0x180>)
 8000f86:	f003 f915 	bl	80041b4 <HAL_GPIO_WritePin>
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f90:	4820      	ldr	r0, [pc, #128]	; (8001014 <Beg+0x180>)
 8000f92:	f003 f90f 	bl	80041b4 <HAL_GPIO_WritePin>
 8000f96:	2200      	movs	r2, #0
 8000f98:	2104      	movs	r1, #4
 8000f9a:	481f      	ldr	r0, [pc, #124]	; (8001018 <Beg+0x184>)
 8000f9c:	f003 f90a 	bl	80041b4 <HAL_GPIO_WritePin>
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	2108      	movs	r1, #8
 8000fa4:	481c      	ldr	r0, [pc, #112]	; (8001018 <Beg+0x184>)
 8000fa6:	f003 f905 	bl	80041b4 <HAL_GPIO_WritePin>
 8000faa:	2200      	movs	r2, #0
 8000fac:	2110      	movs	r1, #16
 8000fae:	481a      	ldr	r0, [pc, #104]	; (8001018 <Beg+0x184>)
 8000fb0:	f003 f900 	bl	80041b4 <HAL_GPIO_WritePin>
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2120      	movs	r1, #32
 8000fb8:	4817      	ldr	r0, [pc, #92]	; (8001018 <Beg+0x184>)
 8000fba:	f003 f8fb 	bl	80041b4 <HAL_GPIO_WritePin>
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fc4:	4814      	ldr	r0, [pc, #80]	; (8001018 <Beg+0x184>)
 8000fc6:	f003 f8f5 	bl	80041b4 <HAL_GPIO_WritePin>
 8000fca:	2200      	movs	r2, #0
 8000fcc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fd0:	4811      	ldr	r0, [pc, #68]	; (8001018 <Beg+0x184>)
 8000fd2:	f003 f8ef 	bl	80041b4 <HAL_GPIO_WritePin>
	    	start_play=2;
 8000fd6:	4b13      	ldr	r3, [pc, #76]	; (8001024 <Beg+0x190>)
 8000fd8:	2202      	movs	r2, #2
 8000fda:	701a      	strb	r2, [r3, #0]
	    	flag_zumer=1;
 8000fdc:	4b12      	ldr	r3, [pc, #72]	; (8001028 <Beg+0x194>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	701a      	strb	r2, [r3, #0]
        }
		if(flag_beg==0) p_work.timer_game++;
 8000fe2:	4b12      	ldr	r3, [pc, #72]	; (800102c <Beg+0x198>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d10d      	bne.n	8001006 <Beg+0x172>
 8000fea:	4b08      	ldr	r3, [pc, #32]	; (800100c <Beg+0x178>)
 8000fec:	791b      	ldrb	r3, [r3, #4]
 8000fee:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	f003 030f 	and.w	r3, r3, #15
 8000ffa:	b2d9      	uxtb	r1, r3
 8000ffc:	4a03      	ldr	r2, [pc, #12]	; (800100c <Beg+0x178>)
 8000ffe:	7913      	ldrb	r3, [r2, #4]
 8001000:	f361 0303 	bfi	r3, r1, #0, #4
 8001004:	7113      	strb	r3, [r2, #4]


}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	20000224 	.word	0x20000224
 8001010:	200001af 	.word	0x200001af
 8001014:	40020000 	.word	0x40020000
 8001018:	40020400 	.word	0x40020400
 800101c:	20000176 	.word	0x20000176
 8001020:	2000017c 	.word	0x2000017c
 8001024:	200001ae 	.word	0x200001ae
 8001028:	200001b0 	.word	0x200001b0
 800102c:	20000175 	.word	0x20000175

08001030 <onLedBeg>:
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void onLedBeg (uint8_t on)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
	switch(on)
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	2b09      	cmp	r3, #9
 800103e:	d859      	bhi.n	80010f4 <onLedBeg+0xc4>
 8001040:	a201      	add	r2, pc, #4	; (adr r2, 8001048 <onLedBeg+0x18>)
 8001042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001046:	bf00      	nop
 8001048:	08001071 	.word	0x08001071
 800104c:	0800107f 	.word	0x0800107f
 8001050:	0800108d 	.word	0x0800108d
 8001054:	0800109b 	.word	0x0800109b
 8001058:	080010a9 	.word	0x080010a9
 800105c:	080010b5 	.word	0x080010b5
 8001060:	080010c1 	.word	0x080010c1
 8001064:	080010cd 	.word	0x080010cd
 8001068:	080010d9 	.word	0x080010d9
 800106c:	080010e7 	.word	0x080010e7
	{
		case 0:
			on_one();
 8001070:	2201      	movs	r2, #1
 8001072:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001076:	4821      	ldr	r0, [pc, #132]	; (80010fc <onLedBeg+0xcc>)
 8001078:	f003 f89c 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 800107c:	e03a      	b.n	80010f4 <onLedBeg+0xc4>
		case 1:
			on_two();
 800107e:	2201      	movs	r2, #1
 8001080:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001084:	481d      	ldr	r0, [pc, #116]	; (80010fc <onLedBeg+0xcc>)
 8001086:	f003 f895 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 800108a:	e033      	b.n	80010f4 <onLedBeg+0xc4>
		case 2:
			on_three();
 800108c:	2201      	movs	r2, #1
 800108e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001092:	481a      	ldr	r0, [pc, #104]	; (80010fc <onLedBeg+0xcc>)
 8001094:	f003 f88e 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 8001098:	e02c      	b.n	80010f4 <onLedBeg+0xc4>
		case 3:
			on_four();
 800109a:	2201      	movs	r2, #1
 800109c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010a0:	4816      	ldr	r0, [pc, #88]	; (80010fc <onLedBeg+0xcc>)
 80010a2:	f003 f887 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 80010a6:	e025      	b.n	80010f4 <onLedBeg+0xc4>
		case 4:
			on_five();
 80010a8:	2201      	movs	r2, #1
 80010aa:	2104      	movs	r1, #4
 80010ac:	4814      	ldr	r0, [pc, #80]	; (8001100 <onLedBeg+0xd0>)
 80010ae:	f003 f881 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 80010b2:	e01f      	b.n	80010f4 <onLedBeg+0xc4>
		case 5:
			on_six();
 80010b4:	2201      	movs	r2, #1
 80010b6:	2108      	movs	r1, #8
 80010b8:	4811      	ldr	r0, [pc, #68]	; (8001100 <onLedBeg+0xd0>)
 80010ba:	f003 f87b 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 80010be:	e019      	b.n	80010f4 <onLedBeg+0xc4>
		case 6:
			on_seven();
 80010c0:	2201      	movs	r2, #1
 80010c2:	2110      	movs	r1, #16
 80010c4:	480e      	ldr	r0, [pc, #56]	; (8001100 <onLedBeg+0xd0>)
 80010c6:	f003 f875 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 80010ca:	e013      	b.n	80010f4 <onLedBeg+0xc4>
		case 7:
			on_eight();
 80010cc:	2201      	movs	r2, #1
 80010ce:	2120      	movs	r1, #32
 80010d0:	480b      	ldr	r0, [pc, #44]	; (8001100 <onLedBeg+0xd0>)
 80010d2:	f003 f86f 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 80010d6:	e00d      	b.n	80010f4 <onLedBeg+0xc4>
		case 8:
			on_nine();
 80010d8:	2201      	movs	r2, #1
 80010da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010de:	4808      	ldr	r0, [pc, #32]	; (8001100 <onLedBeg+0xd0>)
 80010e0:	f003 f868 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 80010e4:	e006      	b.n	80010f4 <onLedBeg+0xc4>
		case 9:
			on_ten();
 80010e6:	2201      	movs	r2, #1
 80010e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ec:	4804      	ldr	r0, [pc, #16]	; (8001100 <onLedBeg+0xd0>)
 80010ee:	f003 f861 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 80010f2:	bf00      	nop
	}
}
 80010f4:	bf00      	nop
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40020000 	.word	0x40020000
 8001100:	40020400 	.word	0x40020400

08001104 <ifBottonOn>:

void ifBottonOn (uint8_t n)    // ���� ��������� ������ ������
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	71fb      	strb	r3, [r7, #7]
	  p_work.bal++;
 800110e:	4b29      	ldr	r3, [pc, #164]	; (80011b4 <ifBottonOn+0xb0>)
 8001110:	789b      	ldrb	r3, [r3, #2]
 8001112:	3301      	adds	r3, #1
 8001114:	b2da      	uxtb	r2, r3
 8001116:	4b27      	ldr	r3, [pc, #156]	; (80011b4 <ifBottonOn+0xb0>)
 8001118:	709a      	strb	r2, [r3, #2]
	  off_all();
 800111a:	2200      	movs	r2, #0
 800111c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001120:	4825      	ldr	r0, [pc, #148]	; (80011b8 <ifBottonOn+0xb4>)
 8001122:	f003 f847 	bl	80041b4 <HAL_GPIO_WritePin>
 8001126:	2200      	movs	r2, #0
 8001128:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800112c:	4822      	ldr	r0, [pc, #136]	; (80011b8 <ifBottonOn+0xb4>)
 800112e:	f003 f841 	bl	80041b4 <HAL_GPIO_WritePin>
 8001132:	2200      	movs	r2, #0
 8001134:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001138:	481f      	ldr	r0, [pc, #124]	; (80011b8 <ifBottonOn+0xb4>)
 800113a:	f003 f83b 	bl	80041b4 <HAL_GPIO_WritePin>
 800113e:	2200      	movs	r2, #0
 8001140:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001144:	481c      	ldr	r0, [pc, #112]	; (80011b8 <ifBottonOn+0xb4>)
 8001146:	f003 f835 	bl	80041b4 <HAL_GPIO_WritePin>
 800114a:	2200      	movs	r2, #0
 800114c:	2104      	movs	r1, #4
 800114e:	481b      	ldr	r0, [pc, #108]	; (80011bc <ifBottonOn+0xb8>)
 8001150:	f003 f830 	bl	80041b4 <HAL_GPIO_WritePin>
 8001154:	2200      	movs	r2, #0
 8001156:	2108      	movs	r1, #8
 8001158:	4818      	ldr	r0, [pc, #96]	; (80011bc <ifBottonOn+0xb8>)
 800115a:	f003 f82b 	bl	80041b4 <HAL_GPIO_WritePin>
 800115e:	2200      	movs	r2, #0
 8001160:	2110      	movs	r1, #16
 8001162:	4816      	ldr	r0, [pc, #88]	; (80011bc <ifBottonOn+0xb8>)
 8001164:	f003 f826 	bl	80041b4 <HAL_GPIO_WritePin>
 8001168:	2200      	movs	r2, #0
 800116a:	2120      	movs	r1, #32
 800116c:	4813      	ldr	r0, [pc, #76]	; (80011bc <ifBottonOn+0xb8>)
 800116e:	f003 f821 	bl	80041b4 <HAL_GPIO_WritePin>
 8001172:	2200      	movs	r2, #0
 8001174:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001178:	4810      	ldr	r0, [pc, #64]	; (80011bc <ifBottonOn+0xb8>)
 800117a:	f003 f81b 	bl	80041b4 <HAL_GPIO_WritePin>
 800117e:	2200      	movs	r2, #0
 8001180:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001184:	480d      	ldr	r0, [pc, #52]	; (80011bc <ifBottonOn+0xb8>)
 8001186:	f003 f815 	bl	80041b4 <HAL_GPIO_WritePin>
	  flag_beg=n+1;
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	3301      	adds	r3, #1
 800118e:	b2da      	uxtb	r2, r3
 8001190:	4b0b      	ldr	r3, [pc, #44]	; (80011c0 <ifBottonOn+0xbc>)
 8001192:	701a      	strb	r2, [r3, #0]
	  p_work.timer_game=p_work.period;
 8001194:	4b07      	ldr	r3, [pc, #28]	; (80011b4 <ifBottonOn+0xb0>)
 8001196:	785b      	ldrb	r3, [r3, #1]
 8001198:	f003 030f 	and.w	r3, r3, #15
 800119c:	b2d9      	uxtb	r1, r3
 800119e:	4a05      	ldr	r2, [pc, #20]	; (80011b4 <ifBottonOn+0xb0>)
 80011a0:	7913      	ldrb	r3, [r2, #4]
 80011a2:	f361 0303 	bfi	r3, r1, #0, #4
 80011a6:	7113      	strb	r3, [r2, #4]
	  Zumer();
 80011a8:	f7ff fda4 	bl	8000cf4 <Zumer>
}
 80011ac:	bf00      	nop
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	20000224 	.word	0x20000224
 80011b8:	40020000 	.word	0x40020000
 80011bc:	40020400 	.word	0x40020400
 80011c0:	20000175 	.word	0x20000175

080011c4 <chekBotton>:

void chekBotton (uint8_t bot)   /// �������� ������ �� ������
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]
	if(chekInputBotton(GPIOA,bot))
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	4619      	mov	r1, r3
 80011d4:	4806      	ldr	r0, [pc, #24]	; (80011f0 <chekBotton+0x2c>)
 80011d6:	f001 ff75 	bl	80030c4 <chekInputBotton>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d003      	beq.n	80011e8 <chekBotton+0x24>
		ifBottonOn(bot);
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff ff8e 	bl	8001104 <ifBottonOn>
}
 80011e8:	bf00      	nop
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40020000 	.word	0x40020000

080011f4 <randomNumberDuble>:
extern uint8_t flag_beg,flag_zumer,time_random,counter_number,start_play;
extern uint16_t count_timer;
extern uint8_t rand_number_duble_one[50],rand_number_duble_two[50]; //    .

void randomNumberDuble (void)         //    
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
	uint8_t out=0,out_old;
 80011fa:	2300      	movs	r3, #0
 80011fc:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 80011fe:	2301      	movs	r3, #1
 8001200:	717b      	strb	r3, [r7, #5]
 8001202:	e044      	b.n	800128e <randomNumberDuble+0x9a>
	{
		 if(time_random>50) {time_random=0;} else {time_random++;}
 8001204:	4b39      	ldr	r3, [pc, #228]	; (80012ec <randomNumberDuble+0xf8>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b32      	cmp	r3, #50	; 0x32
 800120a:	d903      	bls.n	8001214 <randomNumberDuble+0x20>
 800120c:	4b37      	ldr	r3, [pc, #220]	; (80012ec <randomNumberDuble+0xf8>)
 800120e:	2200      	movs	r2, #0
 8001210:	701a      	strb	r2, [r3, #0]
 8001212:	e005      	b.n	8001220 <randomNumberDuble+0x2c>
 8001214:	4b35      	ldr	r3, [pc, #212]	; (80012ec <randomNumberDuble+0xf8>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	3301      	adds	r3, #1
 800121a:	b2da      	uxtb	r2, r3
 800121c:	4b33      	ldr	r3, [pc, #204]	; (80012ec <randomNumberDuble+0xf8>)
 800121e:	701a      	strb	r2, [r3, #0]
		 time_random++;
 8001220:	4b32      	ldr	r3, [pc, #200]	; (80012ec <randomNumberDuble+0xf8>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	3301      	adds	r3, #1
 8001226:	b2da      	uxtb	r2, r3
 8001228:	4b30      	ldr	r3, [pc, #192]	; (80012ec <randomNumberDuble+0xf8>)
 800122a:	701a      	strb	r2, [r3, #0]
		out=(rand()%5);
 800122c:	f005 f96e 	bl	800650c <rand>
 8001230:	4602      	mov	r2, r0
 8001232:	4b2f      	ldr	r3, [pc, #188]	; (80012f0 <randomNumberDuble+0xfc>)
 8001234:	fb83 1302 	smull	r1, r3, r3, r2
 8001238:	1059      	asrs	r1, r3, #1
 800123a:	17d3      	asrs	r3, r2, #31
 800123c:	1ac9      	subs	r1, r1, r3
 800123e:	460b      	mov	r3, r1
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	440b      	add	r3, r1
 8001244:	1ad1      	subs	r1, r2, r3
 8001246:	460b      	mov	r3, r1
 8001248:	71fb      	strb	r3, [r7, #7]
		srand(time_random);
 800124a:	4b28      	ldr	r3, [pc, #160]	; (80012ec <randomNumberDuble+0xf8>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f005 f92e 	bl	80064b0 <srand>
	    while(out_old==out)
 8001254:	e00e      	b.n	8001274 <randomNumberDuble+0x80>
	    {
	    	out=(rand()%5);
 8001256:	f005 f959 	bl	800650c <rand>
 800125a:	4602      	mov	r2, r0
 800125c:	4b24      	ldr	r3, [pc, #144]	; (80012f0 <randomNumberDuble+0xfc>)
 800125e:	fb83 1302 	smull	r1, r3, r3, r2
 8001262:	1059      	asrs	r1, r3, #1
 8001264:	17d3      	asrs	r3, r2, #31
 8001266:	1ac9      	subs	r1, r1, r3
 8001268:	460b      	mov	r3, r1
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	440b      	add	r3, r1
 800126e:	1ad1      	subs	r1, r2, r3
 8001270:	460b      	mov	r3, r1
 8001272:	71fb      	strb	r3, [r7, #7]
	    while(out_old==out)
 8001274:	79ba      	ldrb	r2, [r7, #6]
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	429a      	cmp	r2, r3
 800127a:	d0ec      	beq.n	8001256 <randomNumberDuble+0x62>
	    }
	    out_old=out;
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	71bb      	strb	r3, [r7, #6]
	    rand_number_duble_one[i]=out;
 8001280:	797b      	ldrb	r3, [r7, #5]
 8001282:	491c      	ldr	r1, [pc, #112]	; (80012f4 <randomNumberDuble+0x100>)
 8001284:	79fa      	ldrb	r2, [r7, #7]
 8001286:	54ca      	strb	r2, [r1, r3]
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 8001288:	797b      	ldrb	r3, [r7, #5]
 800128a:	3301      	adds	r3, #1
 800128c:	717b      	strb	r3, [r7, #5]
 800128e:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <randomNumberDuble+0x104>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	797a      	ldrb	r2, [r7, #5]
 8001294:	429a      	cmp	r2, r3
 8001296:	d9b5      	bls.n	8001204 <randomNumberDuble+0x10>
	}
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 8001298:	2301      	movs	r3, #1
 800129a:	713b      	strb	r3, [r7, #4]
 800129c:	e01b      	b.n	80012d6 <randomNumberDuble+0xe2>
	{
		while(out_old==out)
		{
			out=(rand()%5);
 800129e:	f005 f935 	bl	800650c <rand>
 80012a2:	4602      	mov	r2, r0
 80012a4:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <randomNumberDuble+0xfc>)
 80012a6:	fb83 1302 	smull	r1, r3, r3, r2
 80012aa:	1059      	asrs	r1, r3, #1
 80012ac:	17d3      	asrs	r3, r2, #31
 80012ae:	1ac9      	subs	r1, r1, r3
 80012b0:	460b      	mov	r3, r1
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	440b      	add	r3, r1
 80012b6:	1ad1      	subs	r1, r2, r3
 80012b8:	460b      	mov	r3, r1
 80012ba:	71fb      	strb	r3, [r7, #7]
		while(out_old==out)
 80012bc:	79ba      	ldrb	r2, [r7, #6]
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d0ec      	beq.n	800129e <randomNumberDuble+0xaa>
		}
		out_old=out;
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	71bb      	strb	r3, [r7, #6]
		rand_number_duble_two[i]=out;
 80012c8:	793b      	ldrb	r3, [r7, #4]
 80012ca:	490c      	ldr	r1, [pc, #48]	; (80012fc <randomNumberDuble+0x108>)
 80012cc:	79fa      	ldrb	r2, [r7, #7]
 80012ce:	54ca      	strb	r2, [r1, r3]
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 80012d0:	793b      	ldrb	r3, [r7, #4]
 80012d2:	3301      	adds	r3, #1
 80012d4:	713b      	strb	r3, [r7, #4]
 80012d6:	4b08      	ldr	r3, [pc, #32]	; (80012f8 <randomNumberDuble+0x104>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	793a      	ldrb	r2, [r7, #4]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d9ed      	bls.n	80012bc <randomNumberDuble+0xc8>
	}
}
 80012e0:	bf00      	nop
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20000178 	.word	0x20000178
 80012f0:	66666667 	.word	0x66666667
 80012f4:	200001b4 	.word	0x200001b4
 80012f8:	20000224 	.word	0x20000224
 80012fc:	200001e8 	.word	0x200001e8

08001300 <out>:

int out (uint8_t one,uint8_t two)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	460a      	mov	r2, r1
 800130a:	71fb      	strb	r3, [r7, #7]
 800130c:	4613      	mov	r3, r2
 800130e:	71bb      	strb	r3, [r7, #6]
	uint8_t chek=0;
 8001310:	2300      	movs	r3, #0
 8001312:	73fb      	strb	r3, [r7, #15]
    switch(one)
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	3b01      	subs	r3, #1
 8001318:	2b04      	cmp	r3, #4
 800131a:	d84d      	bhi.n	80013b8 <out+0xb8>
 800131c:	a201      	add	r2, pc, #4	; (adr r2, 8001324 <out+0x24>)
 800131e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001322:	bf00      	nop
 8001324:	08001339 	.word	0x08001339
 8001328:	0800134f 	.word	0x0800134f
 800132c:	08001365 	.word	0x08001365
 8001330:	0800137b 	.word	0x0800137b
 8001334:	08001391 	.word	0x08001391
	{
    	case 1:
    		if(in_one()!=0)
 8001338:	2101      	movs	r1, #1
 800133a:	484c      	ldr	r0, [pc, #304]	; (800146c <out+0x16c>)
 800133c:	f002 ff22 	bl	8004184 <HAL_GPIO_ReadPin>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d02f      	beq.n	80013a6 <out+0xa6>
    			chek++;
 8001346:	7bfb      	ldrb	r3, [r7, #15]
 8001348:	3301      	adds	r3, #1
 800134a:	73fb      	strb	r3, [r7, #15]
    		break;
 800134c:	e02b      	b.n	80013a6 <out+0xa6>
    	case 2:
    		if(in_two()!=0)
 800134e:	2102      	movs	r1, #2
 8001350:	4846      	ldr	r0, [pc, #280]	; (800146c <out+0x16c>)
 8001352:	f002 ff17 	bl	8004184 <HAL_GPIO_ReadPin>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d026      	beq.n	80013aa <out+0xaa>
    			chek++;
 800135c:	7bfb      	ldrb	r3, [r7, #15]
 800135e:	3301      	adds	r3, #1
 8001360:	73fb      	strb	r3, [r7, #15]
    		break;
 8001362:	e022      	b.n	80013aa <out+0xaa>
    	case 3:
    		if(in_three()!=0)
 8001364:	2104      	movs	r1, #4
 8001366:	4841      	ldr	r0, [pc, #260]	; (800146c <out+0x16c>)
 8001368:	f002 ff0c 	bl	8004184 <HAL_GPIO_ReadPin>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d01d      	beq.n	80013ae <out+0xae>
    			chek++;
 8001372:	7bfb      	ldrb	r3, [r7, #15]
 8001374:	3301      	adds	r3, #1
 8001376:	73fb      	strb	r3, [r7, #15]
  		   break;
 8001378:	e019      	b.n	80013ae <out+0xae>
    	case 4:
    		if(in_four()!=0)
 800137a:	2108      	movs	r1, #8
 800137c:	483b      	ldr	r0, [pc, #236]	; (800146c <out+0x16c>)
 800137e:	f002 ff01 	bl	8004184 <HAL_GPIO_ReadPin>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d014      	beq.n	80013b2 <out+0xb2>
    			chek++;
 8001388:	7bfb      	ldrb	r3, [r7, #15]
 800138a:	3301      	adds	r3, #1
 800138c:	73fb      	strb	r3, [r7, #15]
  		   break;
 800138e:	e010      	b.n	80013b2 <out+0xb2>
    	case 5:
    		if(in_five()!=0)
 8001390:	2110      	movs	r1, #16
 8001392:	4836      	ldr	r0, [pc, #216]	; (800146c <out+0x16c>)
 8001394:	f002 fef6 	bl	8004184 <HAL_GPIO_ReadPin>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d00b      	beq.n	80013b6 <out+0xb6>
    			chek++;
 800139e:	7bfb      	ldrb	r3, [r7, #15]
 80013a0:	3301      	adds	r3, #1
 80013a2:	73fb      	strb	r3, [r7, #15]
  		   break;
 80013a4:	e007      	b.n	80013b6 <out+0xb6>
    		break;
 80013a6:	bf00      	nop
 80013a8:	e006      	b.n	80013b8 <out+0xb8>
    		break;
 80013aa:	bf00      	nop
 80013ac:	e004      	b.n	80013b8 <out+0xb8>
  		   break;
 80013ae:	bf00      	nop
 80013b0:	e002      	b.n	80013b8 <out+0xb8>
  		   break;
 80013b2:	bf00      	nop
 80013b4:	e000      	b.n	80013b8 <out+0xb8>
  		   break;
 80013b6:	bf00      	nop
	}

    switch(two)
 80013b8:	79bb      	ldrb	r3, [r7, #6]
 80013ba:	3b01      	subs	r3, #1
 80013bc:	2b04      	cmp	r3, #4
 80013be:	d84f      	bhi.n	8001460 <out+0x160>
 80013c0:	a201      	add	r2, pc, #4	; (adr r2, 80013c8 <out+0xc8>)
 80013c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013c6:	bf00      	nop
 80013c8:	080013dd 	.word	0x080013dd
 80013cc:	080013f3 	.word	0x080013f3
 80013d0:	08001409 	.word	0x08001409
 80013d4:	0800141f 	.word	0x0800141f
 80013d8:	08001437 	.word	0x08001437
	{
		case 1:
			if(in_six()!=0)
 80013dc:	2120      	movs	r1, #32
 80013de:	4823      	ldr	r0, [pc, #140]	; (800146c <out+0x16c>)
 80013e0:	f002 fed0 	bl	8004184 <HAL_GPIO_ReadPin>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d031      	beq.n	800144e <out+0x14e>
				chek++;
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	3301      	adds	r3, #1
 80013ee:	73fb      	strb	r3, [r7, #15]
			break;
 80013f0:	e02d      	b.n	800144e <out+0x14e>
		case 2:
			if(in_seven()!=0)
 80013f2:	2140      	movs	r1, #64	; 0x40
 80013f4:	481d      	ldr	r0, [pc, #116]	; (800146c <out+0x16c>)
 80013f6:	f002 fec5 	bl	8004184 <HAL_GPIO_ReadPin>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d028      	beq.n	8001452 <out+0x152>
				chek++;
 8001400:	7bfb      	ldrb	r3, [r7, #15]
 8001402:	3301      	adds	r3, #1
 8001404:	73fb      	strb	r3, [r7, #15]
			break;
 8001406:	e024      	b.n	8001452 <out+0x152>
		case 3:
			if(in_eight()!=0)
 8001408:	2180      	movs	r1, #128	; 0x80
 800140a:	4818      	ldr	r0, [pc, #96]	; (800146c <out+0x16c>)
 800140c:	f002 feba 	bl	8004184 <HAL_GPIO_ReadPin>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d01f      	beq.n	8001456 <out+0x156>
				chek++;
 8001416:	7bfb      	ldrb	r3, [r7, #15]
 8001418:	3301      	adds	r3, #1
 800141a:	73fb      	strb	r3, [r7, #15]
			break;
 800141c:	e01b      	b.n	8001456 <out+0x156>
		case 4:
			if(in_nine()!=0)
 800141e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001422:	4812      	ldr	r0, [pc, #72]	; (800146c <out+0x16c>)
 8001424:	f002 feae 	bl	8004184 <HAL_GPIO_ReadPin>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d015      	beq.n	800145a <out+0x15a>
				chek++;
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	3301      	adds	r3, #1
 8001432:	73fb      	strb	r3, [r7, #15]
			break;
 8001434:	e011      	b.n	800145a <out+0x15a>
		case 5:
			if(in_ten()!=0)
 8001436:	f44f 7100 	mov.w	r1, #512	; 0x200
 800143a:	480c      	ldr	r0, [pc, #48]	; (800146c <out+0x16c>)
 800143c:	f002 fea2 	bl	8004184 <HAL_GPIO_ReadPin>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d00b      	beq.n	800145e <out+0x15e>
				chek++;
 8001446:	7bfb      	ldrb	r3, [r7, #15]
 8001448:	3301      	adds	r3, #1
 800144a:	73fb      	strb	r3, [r7, #15]
			break;
 800144c:	e007      	b.n	800145e <out+0x15e>
			break;
 800144e:	bf00      	nop
 8001450:	e006      	b.n	8001460 <out+0x160>
			break;
 8001452:	bf00      	nop
 8001454:	e004      	b.n	8001460 <out+0x160>
			break;
 8001456:	bf00      	nop
 8001458:	e002      	b.n	8001460 <out+0x160>
			break;
 800145a:	bf00      	nop
 800145c:	e000      	b.n	8001460 <out+0x160>
			break;
 800145e:	bf00      	nop
	}
return chek;
 8001460:	7bfb      	ldrb	r3, [r7, #15]
}
 8001462:	4618      	mov	r0, r3
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40020000 	.word	0x40020000

08001470 <duble>:

void duble (void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
	if((p_work.timer_game==p_work.period) )
 8001474:	4ba5      	ldr	r3, [pc, #660]	; (800170c <duble+0x29c>)
 8001476:	791b      	ldrb	r3, [r3, #4]
 8001478:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800147c:	b2db      	uxtb	r3, r3
 800147e:	461a      	mov	r2, r3
 8001480:	4ba2      	ldr	r3, [pc, #648]	; (800170c <duble+0x29c>)
 8001482:	785b      	ldrb	r3, [r3, #1]
 8001484:	429a      	cmp	r2, r3
 8001486:	d152      	bne.n	800152e <duble+0xbe>
	{
		p_work.duble_two_trye=0;
 8001488:	4aa0      	ldr	r2, [pc, #640]	; (800170c <duble+0x29c>)
 800148a:	7913      	ldrb	r3, [r2, #4]
 800148c:	f36f 1345 	bfc	r3, #5, #1
 8001490:	7113      	strb	r3, [r2, #4]
		p_work.duble_one_trye=0;
 8001492:	4a9e      	ldr	r2, [pc, #632]	; (800170c <duble+0x29c>)
 8001494:	7913      	ldrb	r3, [r2, #4]
 8001496:	f36f 1304 	bfc	r3, #4, #1
 800149a:	7113      	strb	r3, [r2, #4]
		p_work.duble_one_flag=0;
 800149c:	4b9b      	ldr	r3, [pc, #620]	; (800170c <duble+0x29c>)
 800149e:	2200      	movs	r2, #0
 80014a0:	715a      	strb	r2, [r3, #5]
		p_work.duble_two_flag=0;
 80014a2:	4b9a      	ldr	r3, [pc, #616]	; (800170c <duble+0x29c>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	719a      	strb	r2, [r3, #6]
		p_work.timer_game=0;
 80014a8:	4a98      	ldr	r2, [pc, #608]	; (800170c <duble+0x29c>)
 80014aa:	7913      	ldrb	r3, [r2, #4]
 80014ac:	f36f 0303 	bfc	r3, #0, #4
 80014b0:	7113      	strb	r3, [r2, #4]
		counter_number++;
 80014b2:	4b97      	ldr	r3, [pc, #604]	; (8001710 <duble+0x2a0>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	3301      	adds	r3, #1
 80014b8:	b2da      	uxtb	r2, r3
 80014ba:	4b95      	ldr	r3, [pc, #596]	; (8001710 <duble+0x2a0>)
 80014bc:	701a      	strb	r2, [r3, #0]
		off_all();
 80014be:	2200      	movs	r2, #0
 80014c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014c4:	4893      	ldr	r0, [pc, #588]	; (8001714 <duble+0x2a4>)
 80014c6:	f002 fe75 	bl	80041b4 <HAL_GPIO_WritePin>
 80014ca:	2200      	movs	r2, #0
 80014cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014d0:	4890      	ldr	r0, [pc, #576]	; (8001714 <duble+0x2a4>)
 80014d2:	f002 fe6f 	bl	80041b4 <HAL_GPIO_WritePin>
 80014d6:	2200      	movs	r2, #0
 80014d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014dc:	488d      	ldr	r0, [pc, #564]	; (8001714 <duble+0x2a4>)
 80014de:	f002 fe69 	bl	80041b4 <HAL_GPIO_WritePin>
 80014e2:	2200      	movs	r2, #0
 80014e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014e8:	488a      	ldr	r0, [pc, #552]	; (8001714 <duble+0x2a4>)
 80014ea:	f002 fe63 	bl	80041b4 <HAL_GPIO_WritePin>
 80014ee:	2200      	movs	r2, #0
 80014f0:	2104      	movs	r1, #4
 80014f2:	4889      	ldr	r0, [pc, #548]	; (8001718 <duble+0x2a8>)
 80014f4:	f002 fe5e 	bl	80041b4 <HAL_GPIO_WritePin>
 80014f8:	2200      	movs	r2, #0
 80014fa:	2108      	movs	r1, #8
 80014fc:	4886      	ldr	r0, [pc, #536]	; (8001718 <duble+0x2a8>)
 80014fe:	f002 fe59 	bl	80041b4 <HAL_GPIO_WritePin>
 8001502:	2200      	movs	r2, #0
 8001504:	2110      	movs	r1, #16
 8001506:	4884      	ldr	r0, [pc, #528]	; (8001718 <duble+0x2a8>)
 8001508:	f002 fe54 	bl	80041b4 <HAL_GPIO_WritePin>
 800150c:	2200      	movs	r2, #0
 800150e:	2120      	movs	r1, #32
 8001510:	4881      	ldr	r0, [pc, #516]	; (8001718 <duble+0x2a8>)
 8001512:	f002 fe4f 	bl	80041b4 <HAL_GPIO_WritePin>
 8001516:	2200      	movs	r2, #0
 8001518:	f44f 7180 	mov.w	r1, #256	; 0x100
 800151c:	487e      	ldr	r0, [pc, #504]	; (8001718 <duble+0x2a8>)
 800151e:	f002 fe49 	bl	80041b4 <HAL_GPIO_WritePin>
 8001522:	2200      	movs	r2, #0
 8001524:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001528:	487b      	ldr	r0, [pc, #492]	; (8001718 <duble+0x2a8>)
 800152a:	f002 fe43 	bl	80041b4 <HAL_GPIO_WritePin>
	}
	if( counter_number<=p_work.number_cycles )
 800152e:	4b77      	ldr	r3, [pc, #476]	; (800170c <duble+0x29c>)
 8001530:	781a      	ldrb	r2, [r3, #0]
 8001532:	4b77      	ldr	r3, [pc, #476]	; (8001710 <duble+0x2a0>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	429a      	cmp	r2, r3
 8001538:	f0c0 80f6 	bcc.w	8001728 <duble+0x2b8>
	{
		count_timer=0;
 800153c:	4b77      	ldr	r3, [pc, #476]	; (800171c <duble+0x2ac>)
 800153e:	2200      	movs	r2, #0
 8001540:	801a      	strh	r2, [r3, #0]
		onLedDouble(rand_number_duble_one[counter_number],rand_number_duble_two[counter_number]);
 8001542:	4b73      	ldr	r3, [pc, #460]	; (8001710 <duble+0x2a0>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	461a      	mov	r2, r3
 8001548:	4b75      	ldr	r3, [pc, #468]	; (8001720 <duble+0x2b0>)
 800154a:	5c9b      	ldrb	r3, [r3, r2]
 800154c:	4a70      	ldr	r2, [pc, #448]	; (8001710 <duble+0x2a0>)
 800154e:	7812      	ldrb	r2, [r2, #0]
 8001550:	4611      	mov	r1, r2
 8001552:	4a74      	ldr	r2, [pc, #464]	; (8001724 <duble+0x2b4>)
 8001554:	5c52      	ldrb	r2, [r2, r1]
 8001556:	4611      	mov	r1, r2
 8001558:	4618      	mov	r0, r3
 800155a:	f000 f9ad 	bl	80018b8 <onLedDouble>

	switch(rand_number_duble_one[counter_number])
 800155e:	4b6c      	ldr	r3, [pc, #432]	; (8001710 <duble+0x2a0>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	461a      	mov	r2, r3
 8001564:	4b6e      	ldr	r3, [pc, #440]	; (8001720 <duble+0x2b0>)
 8001566:	5c9b      	ldrb	r3, [r3, r2]
 8001568:	2b04      	cmp	r3, #4
 800156a:	d866      	bhi.n	800163a <duble+0x1ca>
 800156c:	a201      	add	r2, pc, #4	; (adr r2, 8001574 <duble+0x104>)
 800156e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001572:	bf00      	nop
 8001574:	08001589 	.word	0x08001589
 8001578:	080015a9 	.word	0x080015a9
 800157c:	080015c9 	.word	0x080015c9
 8001580:	080015e9 	.word	0x080015e9
 8001584:	08001609 	.word	0x08001609
	{
		case 0:
			if(!(in_one()))
 8001588:	2101      	movs	r1, #1
 800158a:	4862      	ldr	r0, [pc, #392]	; (8001714 <duble+0x2a4>)
 800158c:	f002 fdfa 	bl	8004184 <HAL_GPIO_ReadPin>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d148      	bne.n	8001628 <duble+0x1b8>
			{
				p_work.duble_one_trye=1;
 8001596:	4a5d      	ldr	r2, [pc, #372]	; (800170c <duble+0x29c>)
 8001598:	7913      	ldrb	r3, [r2, #4]
 800159a:	f043 0310 	orr.w	r3, r3, #16
 800159e:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=1;
 80015a0:	4b5a      	ldr	r3, [pc, #360]	; (800170c <duble+0x29c>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	715a      	strb	r2, [r3, #5]
			}
				break;
 80015a6:	e03f      	b.n	8001628 <duble+0x1b8>
		case 1:
			if(!(in_two()))
 80015a8:	2102      	movs	r1, #2
 80015aa:	485a      	ldr	r0, [pc, #360]	; (8001714 <duble+0x2a4>)
 80015ac:	f002 fdea 	bl	8004184 <HAL_GPIO_ReadPin>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d13a      	bne.n	800162c <duble+0x1bc>
			{
				p_work.duble_one_trye=1;
 80015b6:	4a55      	ldr	r2, [pc, #340]	; (800170c <duble+0x29c>)
 80015b8:	7913      	ldrb	r3, [r2, #4]
 80015ba:	f043 0310 	orr.w	r3, r3, #16
 80015be:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=2;
 80015c0:	4b52      	ldr	r3, [pc, #328]	; (800170c <duble+0x29c>)
 80015c2:	2202      	movs	r2, #2
 80015c4:	715a      	strb	r2, [r3, #5]
			}
				break;
 80015c6:	e031      	b.n	800162c <duble+0x1bc>
		case 2:
			if(!(in_three()))
 80015c8:	2104      	movs	r1, #4
 80015ca:	4852      	ldr	r0, [pc, #328]	; (8001714 <duble+0x2a4>)
 80015cc:	f002 fdda 	bl	8004184 <HAL_GPIO_ReadPin>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d12c      	bne.n	8001630 <duble+0x1c0>
			{
				p_work.duble_one_trye=1;
 80015d6:	4a4d      	ldr	r2, [pc, #308]	; (800170c <duble+0x29c>)
 80015d8:	7913      	ldrb	r3, [r2, #4]
 80015da:	f043 0310 	orr.w	r3, r3, #16
 80015de:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=3;
 80015e0:	4b4a      	ldr	r3, [pc, #296]	; (800170c <duble+0x29c>)
 80015e2:	2203      	movs	r2, #3
 80015e4:	715a      	strb	r2, [r3, #5]
			}
				break;
 80015e6:	e023      	b.n	8001630 <duble+0x1c0>
		case 3:
			if(!(in_four()))
 80015e8:	2108      	movs	r1, #8
 80015ea:	484a      	ldr	r0, [pc, #296]	; (8001714 <duble+0x2a4>)
 80015ec:	f002 fdca 	bl	8004184 <HAL_GPIO_ReadPin>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d11e      	bne.n	8001634 <duble+0x1c4>
			{
				p_work.duble_one_trye=1;
 80015f6:	4a45      	ldr	r2, [pc, #276]	; (800170c <duble+0x29c>)
 80015f8:	7913      	ldrb	r3, [r2, #4]
 80015fa:	f043 0310 	orr.w	r3, r3, #16
 80015fe:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=4;
 8001600:	4b42      	ldr	r3, [pc, #264]	; (800170c <duble+0x29c>)
 8001602:	2204      	movs	r2, #4
 8001604:	715a      	strb	r2, [r3, #5]
			}
				break;
 8001606:	e015      	b.n	8001634 <duble+0x1c4>
		case 4:
			if(!(in_five()))
 8001608:	2110      	movs	r1, #16
 800160a:	4842      	ldr	r0, [pc, #264]	; (8001714 <duble+0x2a4>)
 800160c:	f002 fdba 	bl	8004184 <HAL_GPIO_ReadPin>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d110      	bne.n	8001638 <duble+0x1c8>
			{
				p_work.duble_one_trye=1;
 8001616:	4a3d      	ldr	r2, [pc, #244]	; (800170c <duble+0x29c>)
 8001618:	7913      	ldrb	r3, [r2, #4]
 800161a:	f043 0310 	orr.w	r3, r3, #16
 800161e:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=5;
 8001620:	4b3a      	ldr	r3, [pc, #232]	; (800170c <duble+0x29c>)
 8001622:	2205      	movs	r2, #5
 8001624:	715a      	strb	r2, [r3, #5]
			}
				break;
 8001626:	e007      	b.n	8001638 <duble+0x1c8>
				break;
 8001628:	bf00      	nop
 800162a:	e006      	b.n	800163a <duble+0x1ca>
				break;
 800162c:	bf00      	nop
 800162e:	e004      	b.n	800163a <duble+0x1ca>
				break;
 8001630:	bf00      	nop
 8001632:	e002      	b.n	800163a <duble+0x1ca>
				break;
 8001634:	bf00      	nop
 8001636:	e000      	b.n	800163a <duble+0x1ca>
				break;
 8001638:	bf00      	nop
	}

	switch(rand_number_duble_two[counter_number])     //sekond half
 800163a:	4b35      	ldr	r3, [pc, #212]	; (8001710 <duble+0x2a0>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	461a      	mov	r2, r3
 8001640:	4b38      	ldr	r3, [pc, #224]	; (8001724 <duble+0x2b4>)
 8001642:	5c9b      	ldrb	r3, [r3, r2]
 8001644:	2b04      	cmp	r3, #4
 8001646:	f200 80b7 	bhi.w	80017b8 <duble+0x348>
 800164a:	a201      	add	r2, pc, #4	; (adr r2, 8001650 <duble+0x1e0>)
 800164c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001650:	08001665 	.word	0x08001665
 8001654:	08001687 	.word	0x08001687
 8001658:	080016a9 	.word	0x080016a9
 800165c:	080016c9 	.word	0x080016c9
 8001660:	080016eb 	.word	0x080016eb
	{
		case 0:
			if(!(in_six()))
 8001664:	2120      	movs	r1, #32
 8001666:	482b      	ldr	r0, [pc, #172]	; (8001714 <duble+0x2a4>)
 8001668:	f002 fd8c 	bl	8004184 <HAL_GPIO_ReadPin>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	f040 8099 	bne.w	80017a6 <duble+0x336>
			{
				p_work.duble_two_trye=1;
 8001674:	4a25      	ldr	r2, [pc, #148]	; (800170c <duble+0x29c>)
 8001676:	7913      	ldrb	r3, [r2, #4]
 8001678:	f043 0320 	orr.w	r3, r3, #32
 800167c:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=1;
 800167e:	4b23      	ldr	r3, [pc, #140]	; (800170c <duble+0x29c>)
 8001680:	2201      	movs	r2, #1
 8001682:	719a      	strb	r2, [r3, #6]
			}
			break;
 8001684:	e08f      	b.n	80017a6 <duble+0x336>
		case 1:
			if(!(in_seven()))
 8001686:	2140      	movs	r1, #64	; 0x40
 8001688:	4822      	ldr	r0, [pc, #136]	; (8001714 <duble+0x2a4>)
 800168a:	f002 fd7b 	bl	8004184 <HAL_GPIO_ReadPin>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	f040 808a 	bne.w	80017aa <duble+0x33a>
    		{
				p_work.duble_two_trye=1;
 8001696:	4a1d      	ldr	r2, [pc, #116]	; (800170c <duble+0x29c>)
 8001698:	7913      	ldrb	r3, [r2, #4]
 800169a:	f043 0320 	orr.w	r3, r3, #32
 800169e:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=2;
 80016a0:	4b1a      	ldr	r3, [pc, #104]	; (800170c <duble+0x29c>)
 80016a2:	2202      	movs	r2, #2
 80016a4:	719a      	strb	r2, [r3, #6]
    		}
			break;
 80016a6:	e080      	b.n	80017aa <duble+0x33a>
		case 2:
			if(!(in_eight()))
 80016a8:	2180      	movs	r1, #128	; 0x80
 80016aa:	481a      	ldr	r0, [pc, #104]	; (8001714 <duble+0x2a4>)
 80016ac:	f002 fd6a 	bl	8004184 <HAL_GPIO_ReadPin>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d17b      	bne.n	80017ae <duble+0x33e>
    		{
				p_work.duble_two_trye=1;
 80016b6:	4a15      	ldr	r2, [pc, #84]	; (800170c <duble+0x29c>)
 80016b8:	7913      	ldrb	r3, [r2, #4]
 80016ba:	f043 0320 	orr.w	r3, r3, #32
 80016be:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=3;
 80016c0:	4b12      	ldr	r3, [pc, #72]	; (800170c <duble+0x29c>)
 80016c2:	2203      	movs	r2, #3
 80016c4:	719a      	strb	r2, [r3, #6]
    		}
			break;
 80016c6:	e072      	b.n	80017ae <duble+0x33e>
		case 3:
			if(!(in_nine()))
 80016c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016cc:	4811      	ldr	r0, [pc, #68]	; (8001714 <duble+0x2a4>)
 80016ce:	f002 fd59 	bl	8004184 <HAL_GPIO_ReadPin>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d16c      	bne.n	80017b2 <duble+0x342>
    		{
				p_work.duble_two_trye=1;
 80016d8:	4a0c      	ldr	r2, [pc, #48]	; (800170c <duble+0x29c>)
 80016da:	7913      	ldrb	r3, [r2, #4]
 80016dc:	f043 0320 	orr.w	r3, r3, #32
 80016e0:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=4;
 80016e2:	4b0a      	ldr	r3, [pc, #40]	; (800170c <duble+0x29c>)
 80016e4:	2204      	movs	r2, #4
 80016e6:	719a      	strb	r2, [r3, #6]
    		}
			break;
 80016e8:	e063      	b.n	80017b2 <duble+0x342>
		case 4:
			if(!(in_ten()))
 80016ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016ee:	4809      	ldr	r0, [pc, #36]	; (8001714 <duble+0x2a4>)
 80016f0:	f002 fd48 	bl	8004184 <HAL_GPIO_ReadPin>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d15d      	bne.n	80017b6 <duble+0x346>
    		{
				p_work.duble_two_trye=1;
 80016fa:	4a04      	ldr	r2, [pc, #16]	; (800170c <duble+0x29c>)
 80016fc:	7913      	ldrb	r3, [r2, #4]
 80016fe:	f043 0320 	orr.w	r3, r3, #32
 8001702:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=5;
 8001704:	4b01      	ldr	r3, [pc, #4]	; (800170c <duble+0x29c>)
 8001706:	2205      	movs	r2, #5
 8001708:	719a      	strb	r2, [r3, #6]
            }
			break;
 800170a:	e054      	b.n	80017b6 <duble+0x346>
 800170c:	20000224 	.word	0x20000224
 8001710:	200001af 	.word	0x200001af
 8001714:	40020000 	.word	0x40020000
 8001718:	40020400 	.word	0x40020400
 800171c:	20000176 	.word	0x20000176
 8001720:	200001b4 	.word	0x200001b4
 8001724:	200001e8 	.word	0x200001e8
	}

	}
	else
	{
		off_all();
 8001728:	2200      	movs	r2, #0
 800172a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800172e:	485c      	ldr	r0, [pc, #368]	; (80018a0 <duble+0x430>)
 8001730:	f002 fd40 	bl	80041b4 <HAL_GPIO_WritePin>
 8001734:	2200      	movs	r2, #0
 8001736:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800173a:	4859      	ldr	r0, [pc, #356]	; (80018a0 <duble+0x430>)
 800173c:	f002 fd3a 	bl	80041b4 <HAL_GPIO_WritePin>
 8001740:	2200      	movs	r2, #0
 8001742:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001746:	4856      	ldr	r0, [pc, #344]	; (80018a0 <duble+0x430>)
 8001748:	f002 fd34 	bl	80041b4 <HAL_GPIO_WritePin>
 800174c:	2200      	movs	r2, #0
 800174e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001752:	4853      	ldr	r0, [pc, #332]	; (80018a0 <duble+0x430>)
 8001754:	f002 fd2e 	bl	80041b4 <HAL_GPIO_WritePin>
 8001758:	2200      	movs	r2, #0
 800175a:	2104      	movs	r1, #4
 800175c:	4851      	ldr	r0, [pc, #324]	; (80018a4 <duble+0x434>)
 800175e:	f002 fd29 	bl	80041b4 <HAL_GPIO_WritePin>
 8001762:	2200      	movs	r2, #0
 8001764:	2108      	movs	r1, #8
 8001766:	484f      	ldr	r0, [pc, #316]	; (80018a4 <duble+0x434>)
 8001768:	f002 fd24 	bl	80041b4 <HAL_GPIO_WritePin>
 800176c:	2200      	movs	r2, #0
 800176e:	2110      	movs	r1, #16
 8001770:	484c      	ldr	r0, [pc, #304]	; (80018a4 <duble+0x434>)
 8001772:	f002 fd1f 	bl	80041b4 <HAL_GPIO_WritePin>
 8001776:	2200      	movs	r2, #0
 8001778:	2120      	movs	r1, #32
 800177a:	484a      	ldr	r0, [pc, #296]	; (80018a4 <duble+0x434>)
 800177c:	f002 fd1a 	bl	80041b4 <HAL_GPIO_WritePin>
 8001780:	2200      	movs	r2, #0
 8001782:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001786:	4847      	ldr	r0, [pc, #284]	; (80018a4 <duble+0x434>)
 8001788:	f002 fd14 	bl	80041b4 <HAL_GPIO_WritePin>
 800178c:	2200      	movs	r2, #0
 800178e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001792:	4844      	ldr	r0, [pc, #272]	; (80018a4 <duble+0x434>)
 8001794:	f002 fd0e 	bl	80041b4 <HAL_GPIO_WritePin>
		start_play=2;
 8001798:	4b43      	ldr	r3, [pc, #268]	; (80018a8 <duble+0x438>)
 800179a:	2202      	movs	r2, #2
 800179c:	701a      	strb	r2, [r3, #0]
		flag_zumer=1;
 800179e:	4b43      	ldr	r3, [pc, #268]	; (80018ac <duble+0x43c>)
 80017a0:	2201      	movs	r2, #1
 80017a2:	701a      	strb	r2, [r3, #0]
 80017a4:	e008      	b.n	80017b8 <duble+0x348>
			break;
 80017a6:	bf00      	nop
 80017a8:	e006      	b.n	80017b8 <duble+0x348>
			break;
 80017aa:	bf00      	nop
 80017ac:	e004      	b.n	80017b8 <duble+0x348>
			break;
 80017ae:	bf00      	nop
 80017b0:	e002      	b.n	80017b8 <duble+0x348>
			break;
 80017b2:	bf00      	nop
 80017b4:	e000      	b.n	80017b8 <duble+0x348>
			break;
 80017b6:	bf00      	nop
	}
	if(p_work.duble_two_trye==1 &&  p_work.duble_one_trye==1 && flag_beg!=10)
 80017b8:	4b3d      	ldr	r3, [pc, #244]	; (80018b0 <duble+0x440>)
 80017ba:	791b      	ldrb	r3, [r3, #4]
 80017bc:	f003 0320 	and.w	r3, r3, #32
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d057      	beq.n	8001876 <duble+0x406>
 80017c6:	4b3a      	ldr	r3, [pc, #232]	; (80018b0 <duble+0x440>)
 80017c8:	791b      	ldrb	r3, [r3, #4]
 80017ca:	f003 0310 	and.w	r3, r3, #16
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d050      	beq.n	8001876 <duble+0x406>
 80017d4:	4b37      	ldr	r3, [pc, #220]	; (80018b4 <duble+0x444>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b0a      	cmp	r3, #10
 80017da:	d04c      	beq.n	8001876 <duble+0x406>
	{
		p_work.bal++;
 80017dc:	4b34      	ldr	r3, [pc, #208]	; (80018b0 <duble+0x440>)
 80017de:	789b      	ldrb	r3, [r3, #2]
 80017e0:	3301      	adds	r3, #1
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	4b32      	ldr	r3, [pc, #200]	; (80018b0 <duble+0x440>)
 80017e6:	709a      	strb	r2, [r3, #2]
		off_all();
 80017e8:	2200      	movs	r2, #0
 80017ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017ee:	482c      	ldr	r0, [pc, #176]	; (80018a0 <duble+0x430>)
 80017f0:	f002 fce0 	bl	80041b4 <HAL_GPIO_WritePin>
 80017f4:	2200      	movs	r2, #0
 80017f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017fa:	4829      	ldr	r0, [pc, #164]	; (80018a0 <duble+0x430>)
 80017fc:	f002 fcda 	bl	80041b4 <HAL_GPIO_WritePin>
 8001800:	2200      	movs	r2, #0
 8001802:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001806:	4826      	ldr	r0, [pc, #152]	; (80018a0 <duble+0x430>)
 8001808:	f002 fcd4 	bl	80041b4 <HAL_GPIO_WritePin>
 800180c:	2200      	movs	r2, #0
 800180e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001812:	4823      	ldr	r0, [pc, #140]	; (80018a0 <duble+0x430>)
 8001814:	f002 fcce 	bl	80041b4 <HAL_GPIO_WritePin>
 8001818:	2200      	movs	r2, #0
 800181a:	2104      	movs	r1, #4
 800181c:	4821      	ldr	r0, [pc, #132]	; (80018a4 <duble+0x434>)
 800181e:	f002 fcc9 	bl	80041b4 <HAL_GPIO_WritePin>
 8001822:	2200      	movs	r2, #0
 8001824:	2108      	movs	r1, #8
 8001826:	481f      	ldr	r0, [pc, #124]	; (80018a4 <duble+0x434>)
 8001828:	f002 fcc4 	bl	80041b4 <HAL_GPIO_WritePin>
 800182c:	2200      	movs	r2, #0
 800182e:	2110      	movs	r1, #16
 8001830:	481c      	ldr	r0, [pc, #112]	; (80018a4 <duble+0x434>)
 8001832:	f002 fcbf 	bl	80041b4 <HAL_GPIO_WritePin>
 8001836:	2200      	movs	r2, #0
 8001838:	2120      	movs	r1, #32
 800183a:	481a      	ldr	r0, [pc, #104]	; (80018a4 <duble+0x434>)
 800183c:	f002 fcba 	bl	80041b4 <HAL_GPIO_WritePin>
 8001840:	2200      	movs	r2, #0
 8001842:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001846:	4817      	ldr	r0, [pc, #92]	; (80018a4 <duble+0x434>)
 8001848:	f002 fcb4 	bl	80041b4 <HAL_GPIO_WritePin>
 800184c:	2200      	movs	r2, #0
 800184e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001852:	4814      	ldr	r0, [pc, #80]	; (80018a4 <duble+0x434>)
 8001854:	f002 fcae 	bl	80041b4 <HAL_GPIO_WritePin>
		Zumer();
 8001858:	f7ff fa4c 	bl	8000cf4 <Zumer>
		flag_beg=10;
 800185c:	4b15      	ldr	r3, [pc, #84]	; (80018b4 <duble+0x444>)
 800185e:	220a      	movs	r2, #10
 8001860:	701a      	strb	r2, [r3, #0]
		p_work.timer_game=p_work.period;
 8001862:	4b13      	ldr	r3, [pc, #76]	; (80018b0 <duble+0x440>)
 8001864:	785b      	ldrb	r3, [r3, #1]
 8001866:	f003 030f 	and.w	r3, r3, #15
 800186a:	b2d9      	uxtb	r1, r3
 800186c:	4a10      	ldr	r2, [pc, #64]	; (80018b0 <duble+0x440>)
 800186e:	7913      	ldrb	r3, [r2, #4]
 8001870:	f361 0303 	bfi	r3, r1, #0, #4
 8001874:	7113      	strb	r3, [r2, #4]
	}
	if(flag_beg==0) p_work.timer_game++;
 8001876:	4b0f      	ldr	r3, [pc, #60]	; (80018b4 <duble+0x444>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d10d      	bne.n	800189a <duble+0x42a>
 800187e:	4b0c      	ldr	r3, [pc, #48]	; (80018b0 <duble+0x440>)
 8001880:	791b      	ldrb	r3, [r3, #4]
 8001882:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001886:	b2db      	uxtb	r3, r3
 8001888:	3301      	adds	r3, #1
 800188a:	f003 030f 	and.w	r3, r3, #15
 800188e:	b2d9      	uxtb	r1, r3
 8001890:	4a07      	ldr	r2, [pc, #28]	; (80018b0 <duble+0x440>)
 8001892:	7913      	ldrb	r3, [r2, #4]
 8001894:	f361 0303 	bfi	r3, r1, #0, #4
 8001898:	7113      	strb	r3, [r2, #4]
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40020000 	.word	0x40020000
 80018a4:	40020400 	.word	0x40020400
 80018a8:	200001ae 	.word	0x200001ae
 80018ac:	200001b0 	.word	0x200001b0
 80018b0:	20000224 	.word	0x20000224
 80018b4:	20000175 	.word	0x20000175

080018b8 <onLedDouble>:

void onLedDouble (uint8_t one,uint8_t two)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4603      	mov	r3, r0
 80018c0:	460a      	mov	r2, r1
 80018c2:	71fb      	strb	r3, [r7, #7]
 80018c4:	4613      	mov	r3, r2
 80018c6:	71bb      	strb	r3, [r7, #6]
	switch(one)
 80018c8:	79fb      	ldrb	r3, [r7, #7]
 80018ca:	2b04      	cmp	r3, #4
 80018cc:	d82e      	bhi.n	800192c <onLedDouble+0x74>
 80018ce:	a201      	add	r2, pc, #4	; (adr r2, 80018d4 <onLedDouble+0x1c>)
 80018d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d4:	080018e9 	.word	0x080018e9
 80018d8:	080018f7 	.word	0x080018f7
 80018dc:	08001905 	.word	0x08001905
 80018e0:	08001913 	.word	0x08001913
 80018e4:	08001921 	.word	0x08001921
	{
		case 0:
			on_one();
 80018e8:	2201      	movs	r2, #1
 80018ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018ee:	4829      	ldr	r0, [pc, #164]	; (8001994 <onLedDouble+0xdc>)
 80018f0:	f002 fc60 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 80018f4:	e01a      	b.n	800192c <onLedDouble+0x74>
		case 1:
			on_two();
 80018f6:	2201      	movs	r2, #1
 80018f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018fc:	4825      	ldr	r0, [pc, #148]	; (8001994 <onLedDouble+0xdc>)
 80018fe:	f002 fc59 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 8001902:	e013      	b.n	800192c <onLedDouble+0x74>
		case 2:
			on_three();
 8001904:	2201      	movs	r2, #1
 8001906:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800190a:	4822      	ldr	r0, [pc, #136]	; (8001994 <onLedDouble+0xdc>)
 800190c:	f002 fc52 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 8001910:	e00c      	b.n	800192c <onLedDouble+0x74>
		case 3:
			on_four();
 8001912:	2201      	movs	r2, #1
 8001914:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001918:	481e      	ldr	r0, [pc, #120]	; (8001994 <onLedDouble+0xdc>)
 800191a:	f002 fc4b 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 800191e:	e005      	b.n	800192c <onLedDouble+0x74>
		case 4:
			on_five();
 8001920:	2201      	movs	r2, #1
 8001922:	2104      	movs	r1, #4
 8001924:	481c      	ldr	r0, [pc, #112]	; (8001998 <onLedDouble+0xe0>)
 8001926:	f002 fc45 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 800192a:	bf00      	nop
	}
	switch(two)
 800192c:	79bb      	ldrb	r3, [r7, #6]
 800192e:	2b04      	cmp	r3, #4
 8001930:	d82c      	bhi.n	800198c <onLedDouble+0xd4>
 8001932:	a201      	add	r2, pc, #4	; (adr r2, 8001938 <onLedDouble+0x80>)
 8001934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001938:	0800194d 	.word	0x0800194d
 800193c:	08001959 	.word	0x08001959
 8001940:	08001965 	.word	0x08001965
 8001944:	08001971 	.word	0x08001971
 8001948:	0800197f 	.word	0x0800197f
	{
		case 0:
			on_six();
 800194c:	2201      	movs	r2, #1
 800194e:	2108      	movs	r1, #8
 8001950:	4811      	ldr	r0, [pc, #68]	; (8001998 <onLedDouble+0xe0>)
 8001952:	f002 fc2f 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 8001956:	e019      	b.n	800198c <onLedDouble+0xd4>
		case 1:
			on_seven();
 8001958:	2201      	movs	r2, #1
 800195a:	2110      	movs	r1, #16
 800195c:	480e      	ldr	r0, [pc, #56]	; (8001998 <onLedDouble+0xe0>)
 800195e:	f002 fc29 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 8001962:	e013      	b.n	800198c <onLedDouble+0xd4>
		case 2:
			on_eight();
 8001964:	2201      	movs	r2, #1
 8001966:	2120      	movs	r1, #32
 8001968:	480b      	ldr	r0, [pc, #44]	; (8001998 <onLedDouble+0xe0>)
 800196a:	f002 fc23 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 800196e:	e00d      	b.n	800198c <onLedDouble+0xd4>
		case 3:
			on_nine();
 8001970:	2201      	movs	r2, #1
 8001972:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001976:	4808      	ldr	r0, [pc, #32]	; (8001998 <onLedDouble+0xe0>)
 8001978:	f002 fc1c 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 800197c:	e006      	b.n	800198c <onLedDouble+0xd4>
		case 4:
			on_ten();
 800197e:	2201      	movs	r2, #1
 8001980:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001984:	4804      	ldr	r0, [pc, #16]	; (8001998 <onLedDouble+0xe0>)
 8001986:	f002 fc15 	bl	80041b4 <HAL_GPIO_WritePin>
		    break;
 800198a:	bf00      	nop
	}
}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40020000 	.word	0x40020000
 8001998:	40020400 	.word	0x40020400

0800199c <write_comanda>:
#include"i2c.h"
extern uint8_t ledon,adress_i2c;
uint8_t stringS=4;
void write_comanda(uint8_t comanda)      //������- �������� �������.
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af02      	add	r7, sp, #8
 80019a2:	4603      	mov	r3, r0
 80019a4:	71fb      	strb	r3, [r7, #7]
	uint8_t st,ml,tmp; //��������� ����������.
	uint8_t *ptmp=&tmp;
 80019a6:	f107 0309 	add.w	r3, r7, #9
 80019aa:	60fb      	str	r3, [r7, #12]
	st=(comanda & 0xf0);
 80019ac:	79fb      	ldrb	r3, [r7, #7]
 80019ae:	f023 030f 	bic.w	r3, r3, #15
 80019b2:	72fb      	strb	r3, [r7, #11]
	ml=((comanda<<4)& 0xf0);
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	011b      	lsls	r3, r3, #4
 80019b8:	72bb      	strb	r3, [r7, #10]
	if (ledon==1)
 80019ba:	4b3a      	ldr	r3, [pc, #232]	; (8001aa4 <write_comanda+0x108>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d105      	bne.n	80019ce <write_comanda+0x32>
	{
		tmp=(st |0x0C);
 80019c2:	7afb      	ldrb	r3, [r7, #11]
 80019c4:	f043 030c 	orr.w	r3, r3, #12
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	727b      	strb	r3, [r7, #9]
 80019cc:	e004      	b.n	80019d8 <write_comanda+0x3c>
	}
	else
	{
		tmp=(st |0x04);
 80019ce:	7afb      	ldrb	r3, [r7, #11]
 80019d0:	f043 0304 	orr.w	r3, r3, #4
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 80019d8:	4b33      	ldr	r3, [pc, #204]	; (8001aa8 <write_comanda+0x10c>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	b29b      	uxth	r3, r3
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	b299      	uxth	r1, r3
 80019e2:	f04f 33ff 	mov.w	r3, #4294967295
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	2301      	movs	r3, #1
 80019ea:	68fa      	ldr	r2, [r7, #12]
 80019ec:	482f      	ldr	r0, [pc, #188]	; (8001aac <write_comanda+0x110>)
 80019ee:	f002 fd3f 	bl	8004470 <HAL_I2C_Master_Transmit>
    if (ledon==1)
 80019f2:	4b2c      	ldr	r3, [pc, #176]	; (8001aa4 <write_comanda+0x108>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d105      	bne.n	8001a06 <write_comanda+0x6a>
	{
		tmp=tmp&0xFB;
 80019fa:	7a7b      	ldrb	r3, [r7, #9]
 80019fc:	f023 0304 	bic.w	r3, r3, #4
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	727b      	strb	r3, [r7, #9]
 8001a04:	e004      	b.n	8001a10 <write_comanda+0x74>
	}
	else
	{
		tmp=tmp&0xF3;
 8001a06:	7a7b      	ldrb	r3, [r7, #9]
 8001a08:	f023 030c 	bic.w	r3, r3, #12
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	727b      	strb	r3, [r7, #9]
	}
    HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001a10:	4b25      	ldr	r3, [pc, #148]	; (8001aa8 <write_comanda+0x10c>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	b299      	uxth	r1, r3
 8001a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	2301      	movs	r3, #1
 8001a22:	68fa      	ldr	r2, [r7, #12]
 8001a24:	4821      	ldr	r0, [pc, #132]	; (8001aac <write_comanda+0x110>)
 8001a26:	f002 fd23 	bl	8004470 <HAL_I2C_Master_Transmit>

	if (ledon==1)
 8001a2a:	4b1e      	ldr	r3, [pc, #120]	; (8001aa4 <write_comanda+0x108>)
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	2b01      	cmp	r3, #1
 8001a30:	d105      	bne.n	8001a3e <write_comanda+0xa2>
	{
		tmp=(ml |0x0C);
 8001a32:	7abb      	ldrb	r3, [r7, #10]
 8001a34:	f043 030c 	orr.w	r3, r3, #12
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	727b      	strb	r3, [r7, #9]
 8001a3c:	e004      	b.n	8001a48 <write_comanda+0xac>
	}
	else
	{
		tmp=(ml |0x04);
 8001a3e:	7abb      	ldrb	r3, [r7, #10]
 8001a40:	f043 0304 	orr.w	r3, r3, #4
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001a48:	4b17      	ldr	r3, [pc, #92]	; (8001aa8 <write_comanda+0x10c>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	b299      	uxth	r1, r3
 8001a52:	f04f 33ff 	mov.w	r3, #4294967295
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	2301      	movs	r3, #1
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	4813      	ldr	r0, [pc, #76]	; (8001aac <write_comanda+0x110>)
 8001a5e:	f002 fd07 	bl	8004470 <HAL_I2C_Master_Transmit>

	if (ledon==1)
 8001a62:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <write_comanda+0x108>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d105      	bne.n	8001a76 <write_comanda+0xda>
	{
		tmp=tmp&0xFB;
 8001a6a:	7a7b      	ldrb	r3, [r7, #9]
 8001a6c:	f023 0304 	bic.w	r3, r3, #4
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	727b      	strb	r3, [r7, #9]
 8001a74:	e004      	b.n	8001a80 <write_comanda+0xe4>
	}
	else
	{
		tmp=tmp&0xF3;
 8001a76:	7a7b      	ldrb	r3, [r7, #9]
 8001a78:	f023 030c 	bic.w	r3, r3, #12
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001a80:	4b09      	ldr	r3, [pc, #36]	; (8001aa8 <write_comanda+0x10c>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	b29b      	uxth	r3, r3
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	b299      	uxth	r1, r3
 8001a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8e:	9300      	str	r3, [sp, #0]
 8001a90:	2301      	movs	r3, #1
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	4805      	ldr	r0, [pc, #20]	; (8001aac <write_comanda+0x110>)
 8001a96:	f002 fceb 	bl	8004470 <HAL_I2C_Master_Transmit>
}
 8001a9a:	bf00      	nop
 8001a9c:	3710      	adds	r7, #16
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000001 	.word	0x20000001
 8001aa8:	20000174 	.word	0x20000174
 8001aac:	200000d8 	.word	0x200000d8

08001ab0 <write_data>:

void write_data (uint8_t data)               //�������� ������.
{  uint8_t st,ml,tmp;
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af02      	add	r7, sp, #8
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	71fb      	strb	r3, [r7, #7]
   uint8_t *ptmp=&tmp;
 8001aba:	f107 0309 	add.w	r3, r7, #9
 8001abe:	60fb      	str	r3, [r7, #12]
	st=(data & 0xf0);
 8001ac0:	79fb      	ldrb	r3, [r7, #7]
 8001ac2:	f023 030f 	bic.w	r3, r3, #15
 8001ac6:	72fb      	strb	r3, [r7, #11]
	ml=((data<<4)& 0xF0);
 8001ac8:	79fb      	ldrb	r3, [r7, #7]
 8001aca:	011b      	lsls	r3, r3, #4
 8001acc:	72bb      	strb	r3, [r7, #10]
 if (ledon==1)
 8001ace:	4b3a      	ldr	r3, [pc, #232]	; (8001bb8 <write_data+0x108>)
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d105      	bne.n	8001ae2 <write_data+0x32>
	{
		tmp=(st |0x0D);
 8001ad6:	7afb      	ldrb	r3, [r7, #11]
 8001ad8:	f043 030d 	orr.w	r3, r3, #13
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	727b      	strb	r3, [r7, #9]
 8001ae0:	e004      	b.n	8001aec <write_data+0x3c>
	}
	else
	{
		tmp=(st |0x05);
 8001ae2:	7afb      	ldrb	r3, [r7, #11]
 8001ae4:	f043 0305 	orr.w	r3, r3, #5
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001aec:	4b33      	ldr	r3, [pc, #204]	; (8001bbc <write_data+0x10c>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	b299      	uxth	r1, r3
 8001af6:	f04f 33ff 	mov.w	r3, #4294967295
 8001afa:	9300      	str	r3, [sp, #0]
 8001afc:	2301      	movs	r3, #1
 8001afe:	68fa      	ldr	r2, [r7, #12]
 8001b00:	482f      	ldr	r0, [pc, #188]	; (8001bc0 <write_data+0x110>)
 8001b02:	f002 fcb5 	bl	8004470 <HAL_I2C_Master_Transmit>
  if (ledon==1)
 8001b06:	4b2c      	ldr	r3, [pc, #176]	; (8001bb8 <write_data+0x108>)
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d105      	bne.n	8001b1a <write_data+0x6a>
	{
		tmp=tmp&0xfB;
 8001b0e:	7a7b      	ldrb	r3, [r7, #9]
 8001b10:	f023 0304 	bic.w	r3, r3, #4
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	727b      	strb	r3, [r7, #9]
 8001b18:	e004      	b.n	8001b24 <write_data+0x74>
	}
	else
	{
		tmp=tmp&0xf3;
 8001b1a:	7a7b      	ldrb	r3, [r7, #9]
 8001b1c:	f023 030c 	bic.w	r3, r3, #12
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	727b      	strb	r3, [r7, #9]
	}
  HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001b24:	4b25      	ldr	r3, [pc, #148]	; (8001bbc <write_data+0x10c>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	b299      	uxth	r1, r3
 8001b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b32:	9300      	str	r3, [sp, #0]
 8001b34:	2301      	movs	r3, #1
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	4821      	ldr	r0, [pc, #132]	; (8001bc0 <write_data+0x110>)
 8001b3a:	f002 fc99 	bl	8004470 <HAL_I2C_Master_Transmit>

	if (ledon==1)
 8001b3e:	4b1e      	ldr	r3, [pc, #120]	; (8001bb8 <write_data+0x108>)
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d105      	bne.n	8001b52 <write_data+0xa2>
	{tmp=(ml |0x0d);
 8001b46:	7abb      	ldrb	r3, [r7, #10]
 8001b48:	f043 030d 	orr.w	r3, r3, #13
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	727b      	strb	r3, [r7, #9]
 8001b50:	e004      	b.n	8001b5c <write_data+0xac>
	}
	else
	{
		tmp=(ml |0x05);
 8001b52:	7abb      	ldrb	r3, [r7, #10]
 8001b54:	f043 0305 	orr.w	r3, r3, #5
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001b5c:	4b17      	ldr	r3, [pc, #92]	; (8001bbc <write_data+0x10c>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	b299      	uxth	r1, r3
 8001b66:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6a:	9300      	str	r3, [sp, #0]
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	68fa      	ldr	r2, [r7, #12]
 8001b70:	4813      	ldr	r0, [pc, #76]	; (8001bc0 <write_data+0x110>)
 8001b72:	f002 fc7d 	bl	8004470 <HAL_I2C_Master_Transmit>

	if (ledon==1)
 8001b76:	4b10      	ldr	r3, [pc, #64]	; (8001bb8 <write_data+0x108>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d105      	bne.n	8001b8a <write_data+0xda>
	{
		tmp=tmp&0xfb;
 8001b7e:	7a7b      	ldrb	r3, [r7, #9]
 8001b80:	f023 0304 	bic.w	r3, r3, #4
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	727b      	strb	r3, [r7, #9]
 8001b88:	e004      	b.n	8001b94 <write_data+0xe4>
	}
	else
	{
		tmp=tmp&0xf3;
 8001b8a:	7a7b      	ldrb	r3, [r7, #9]
 8001b8c:	f023 030c 	bic.w	r3, r3, #12
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001b94:	4b09      	ldr	r3, [pc, #36]	; (8001bbc <write_data+0x10c>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	b299      	uxth	r1, r3
 8001b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	68fa      	ldr	r2, [r7, #12]
 8001ba8:	4805      	ldr	r0, [pc, #20]	; (8001bc0 <write_data+0x110>)
 8001baa:	f002 fc61 	bl	8004470 <HAL_I2C_Master_Transmit>
}
 8001bae:	bf00      	nop
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20000001 	.word	0x20000001
 8001bbc:	20000174 	.word	0x20000174
 8001bc0:	200000d8 	.word	0x200000d8

08001bc4 <lcd_goto>:

void lcd_goto( uint8_t x, uint8_t y) // ������ �� (X,Y)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	460a      	mov	r2, r1
 8001bce:	71fb      	strb	r3, [r7, #7]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	71bb      	strb	r3, [r7, #6]
	if (stringS==2)
 8001bd4:	4b15      	ldr	r3, [pc, #84]	; (8001c2c <lcd_goto+0x68>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d105      	bne.n	8001be8 <lcd_goto+0x24>
	{
		if (y==1)
 8001bdc:	79bb      	ldrb	r3, [r7, #6]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d102      	bne.n	8001be8 <lcd_goto+0x24>
		{
		x=64+x;}
 8001be2:	79fb      	ldrb	r3, [r7, #7]
 8001be4:	3340      	adds	r3, #64	; 0x40
 8001be6:	71fb      	strb	r3, [r7, #7]
	}

	if (stringS==4)
 8001be8:	4b10      	ldr	r3, [pc, #64]	; (8001c2c <lcd_goto+0x68>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	2b04      	cmp	r3, #4
 8001bee:	d111      	bne.n	8001c14 <lcd_goto+0x50>
	{
		if (y==1)
 8001bf0:	79bb      	ldrb	r3, [r7, #6]
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d102      	bne.n	8001bfc <lcd_goto+0x38>
		{
			x=(x+0x40);
 8001bf6:	79fb      	ldrb	r3, [r7, #7]
 8001bf8:	3340      	adds	r3, #64	; 0x40
 8001bfa:	71fb      	strb	r3, [r7, #7]
		}

		if (y==2)
 8001bfc:	79bb      	ldrb	r3, [r7, #6]
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d102      	bne.n	8001c08 <lcd_goto+0x44>
		{
			x=(x+0x14);
 8001c02:	79fb      	ldrb	r3, [r7, #7]
 8001c04:	3314      	adds	r3, #20
 8001c06:	71fb      	strb	r3, [r7, #7]
		}
		if(y==3)
 8001c08:	79bb      	ldrb	r3, [r7, #6]
 8001c0a:	2b03      	cmp	r3, #3
 8001c0c:	d102      	bne.n	8001c14 <lcd_goto+0x50>
		{
			x=x+0x54;
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	3354      	adds	r3, #84	; 0x54
 8001c12:	71fb      	strb	r3, [r7, #7]
		}
	}
	x=x |0x80;
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001c1a:	71fb      	strb	r3, [r7, #7]
write_comanda(x);
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff febc 	bl	800199c <write_comanda>
}
 8001c24:	bf00      	nop
 8001c26:	3708      	adds	r7, #8
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	20000000 	.word	0x20000000

08001c30 <lcd_string>:


void  lcd_string ( const char *streeng)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
	for(uint8_t count=0;*streeng!='\0';count++)
 8001c38:	2300      	movs	r3, #0
 8001c3a:	73fb      	strb	r3, [r7, #15]
 8001c3c:	e00a      	b.n	8001c54 <lcd_string+0x24>
	{
		write_data(*streeng);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff ff34 	bl	8001ab0 <write_data>
        streeng++;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	607b      	str	r3, [r7, #4]
	for(uint8_t count=0;*streeng!='\0';count++)
 8001c4e:	7bfb      	ldrb	r3, [r7, #15]
 8001c50:	3301      	adds	r3, #1
 8001c52:	73fb      	strb	r3, [r7, #15]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d1f0      	bne.n	8001c3e <lcd_string+0xe>
	}

}
 8001c5c:	bf00      	nop
 8001c5e:	bf00      	nop
 8001c60:	3710      	adds	r7, #16
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
	...

08001c68 <lcd_number>:

void	lcd_number (int num)  // ������ �����
{   int tmp1;
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
	uint8_t Nmp;
	if (num<0)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	da05      	bge.n	8001c82 <lcd_number+0x1a>
	{
		lcd_string("-");
 8001c76:	483c      	ldr	r0, [pc, #240]	; (8001d68 <lcd_number+0x100>)
 8001c78:	f7ff ffda 	bl	8001c30 <lcd_string>
		num=(0-num);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	425b      	negs	r3, r3
 8001c80:	607b      	str	r3, [r7, #4]
	}
	tmp1=num;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	60fb      	str	r3, [r7, #12]

	if (num>=10000)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f242 720f 	movw	r2, #9999	; 0x270f
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	dd14      	ble.n	8001cba <lcd_number+0x52>
	{
		Nmp=tmp1/10000;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	4a36      	ldr	r2, [pc, #216]	; (8001d6c <lcd_number+0x104>)
 8001c94:	fb82 1203 	smull	r1, r2, r2, r3
 8001c98:	1312      	asrs	r2, r2, #12
 8001c9a:	17db      	asrs	r3, r3, #31
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001ca0:	7afb      	ldrb	r3, [r7, #11]
 8001ca2:	3330      	adds	r3, #48	; 0x30
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7ff ff02 	bl	8001ab0 <write_data>
		tmp1=tmp1-(Nmp*10000);
 8001cac:	7afb      	ldrb	r3, [r7, #11]
 8001cae:	4a30      	ldr	r2, [pc, #192]	; (8001d70 <lcd_number+0x108>)
 8001cb0:	fb02 f303 	mul.w	r3, r2, r3
 8001cb4:	68fa      	ldr	r2, [r7, #12]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	60fb      	str	r3, [r7, #12]
	}

	if (num>=1000)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001cc0:	db14      	blt.n	8001cec <lcd_number+0x84>
	{
		Nmp=tmp1/1000;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	4a2b      	ldr	r2, [pc, #172]	; (8001d74 <lcd_number+0x10c>)
 8001cc6:	fb82 1203 	smull	r1, r2, r2, r3
 8001cca:	1192      	asrs	r2, r2, #6
 8001ccc:	17db      	asrs	r3, r3, #31
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001cd2:	7afb      	ldrb	r3, [r7, #11]
 8001cd4:	3330      	adds	r3, #48	; 0x30
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff fee9 	bl	8001ab0 <write_data>
		tmp1=tmp1-(Nmp*1000);
 8001cde:	7afb      	ldrb	r3, [r7, #11]
 8001ce0:	4a25      	ldr	r2, [pc, #148]	; (8001d78 <lcd_number+0x110>)
 8001ce2:	fb02 f303 	mul.w	r3, r2, r3
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	4413      	add	r3, r2
 8001cea:	60fb      	str	r3, [r7, #12]
	}

	if (num>=100)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2b63      	cmp	r3, #99	; 0x63
 8001cf0:	dd15      	ble.n	8001d1e <lcd_number+0xb6>
	{
		Nmp=tmp1/100;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	4a21      	ldr	r2, [pc, #132]	; (8001d7c <lcd_number+0x114>)
 8001cf6:	fb82 1203 	smull	r1, r2, r2, r3
 8001cfa:	1152      	asrs	r2, r2, #5
 8001cfc:	17db      	asrs	r3, r3, #31
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001d02:	7afb      	ldrb	r3, [r7, #11]
 8001d04:	3330      	adds	r3, #48	; 0x30
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff fed1 	bl	8001ab0 <write_data>
		tmp1=tmp1-(Nmp*100);
 8001d0e:	7afb      	ldrb	r3, [r7, #11]
 8001d10:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8001d14:	fb02 f303 	mul.w	r3, r2, r3
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	60fb      	str	r3, [r7, #12]
	}

	if (num>=10)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2b09      	cmp	r3, #9
 8001d22:	dd15      	ble.n	8001d50 <lcd_number+0xe8>
	{
		Nmp=(tmp1/10);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	4a16      	ldr	r2, [pc, #88]	; (8001d80 <lcd_number+0x118>)
 8001d28:	fb82 1203 	smull	r1, r2, r2, r3
 8001d2c:	1092      	asrs	r2, r2, #2
 8001d2e:	17db      	asrs	r3, r3, #31
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001d34:	7afb      	ldrb	r3, [r7, #11]
 8001d36:	3330      	adds	r3, #48	; 0x30
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff feb8 	bl	8001ab0 <write_data>
		tmp1=tmp1-(Nmp*10);
 8001d40:	7afb      	ldrb	r3, [r7, #11]
 8001d42:	f06f 0209 	mvn.w	r2, #9
 8001d46:	fb02 f303 	mul.w	r3, r2, r3
 8001d4a:	68fa      	ldr	r2, [r7, #12]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	60fb      	str	r3, [r7, #12]
	}
	write_data(tmp1+48);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	3330      	adds	r3, #48	; 0x30
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff fea9 	bl	8001ab0 <write_data>
}
 8001d5e:	bf00      	nop
 8001d60:	3710      	adds	r7, #16
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	0800761c 	.word	0x0800761c
 8001d6c:	68db8bad 	.word	0x68db8bad
 8001d70:	ffffd8f0 	.word	0xffffd8f0
 8001d74:	10624dd3 	.word	0x10624dd3
 8001d78:	fffffc18 	.word	0xfffffc18
 8001d7c:	51eb851f 	.word	0x51eb851f
 8001d80:	66666667 	.word	0x66666667

08001d84 <lcd_init>:

void lcd_init (void) //�������������
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af02      	add	r7, sp, #8
	//uint8_t c=0;
	 for(uint8_t i=0,j;i<128;i++)
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	73fb      	strb	r3, [r7, #15]
 8001d8e:	e016      	b.n	8001dbe <lcd_init+0x3a>
	  	   {
	  	 	  j=HAL_I2C_IsDeviceReady(&hi2c1, i<<1, 1, 10);
 8001d90:	7bfb      	ldrb	r3, [r7, #15]
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	b299      	uxth	r1, r3
 8001d98:	230a      	movs	r3, #10
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	4858      	ldr	r0, [pc, #352]	; (8001f00 <lcd_init+0x17c>)
 8001d9e:	f002 ff85 	bl	8004cac <HAL_I2C_IsDeviceReady>
 8001da2:	4603      	mov	r3, r0
 8001da4:	71fb      	strb	r3, [r7, #7]
	            if((j==HAL_OK) && (i!=80))
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d105      	bne.n	8001db8 <lcd_init+0x34>
 8001dac:	7bfb      	ldrb	r3, [r7, #15]
 8001dae:	2b50      	cmp	r3, #80	; 0x50
 8001db0:	d002      	beq.n	8001db8 <lcd_init+0x34>
	            {
	            		adress_i2c=i;
 8001db2:	4a54      	ldr	r2, [pc, #336]	; (8001f04 <lcd_init+0x180>)
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	7013      	strb	r3, [r2, #0]
	 for(uint8_t i=0,j;i<128;i++)
 8001db8:	7bfb      	ldrb	r3, [r7, #15]
 8001dba:	3301      	adds	r3, #1
 8001dbc:	73fb      	strb	r3, [r7, #15]
 8001dbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	dae4      	bge.n	8001d90 <lcd_init+0xc>
	            }
	  	   }

	uint8_t temp;
	uint8_t *point=&temp;
 8001dc6:	1dbb      	adds	r3, r7, #6
 8001dc8:	60bb      	str	r3, [r7, #8]
	HAL_Delay(15);
 8001dca:	200f      	movs	r0, #15
 8001dcc:	f001 fb3e 	bl	800344c <HAL_Delay>
	temp=0x34;
 8001dd0:	2334      	movs	r3, #52	; 0x34
 8001dd2:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001dd4:	4b4b      	ldr	r3, [pc, #300]	; (8001f04 <lcd_init+0x180>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	005b      	lsls	r3, r3, #1
 8001ddc:	b299      	uxth	r1, r3
 8001dde:	f04f 33ff 	mov.w	r3, #4294967295
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	2301      	movs	r3, #1
 8001de6:	68ba      	ldr	r2, [r7, #8]
 8001de8:	4845      	ldr	r0, [pc, #276]	; (8001f00 <lcd_init+0x17c>)
 8001dea:	f002 fb41 	bl	8004470 <HAL_I2C_Master_Transmit>

	HAL_Delay(1);
 8001dee:	2001      	movs	r0, #1
 8001df0:	f001 fb2c 	bl	800344c <HAL_Delay>
	temp=0x30;
 8001df4:	2330      	movs	r3, #48	; 0x30
 8001df6:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001df8:	4b42      	ldr	r3, [pc, #264]	; (8001f04 <lcd_init+0x180>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	b299      	uxth	r1, r3
 8001e02:	f04f 33ff 	mov.w	r3, #4294967295
 8001e06:	9300      	str	r3, [sp, #0]
 8001e08:	2301      	movs	r3, #1
 8001e0a:	68ba      	ldr	r2, [r7, #8]
 8001e0c:	483c      	ldr	r0, [pc, #240]	; (8001f00 <lcd_init+0x17c>)
 8001e0e:	f002 fb2f 	bl	8004470 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 8001e12:	2005      	movs	r0, #5
 8001e14:	f001 fb1a 	bl	800344c <HAL_Delay>
	temp=0x34;
 8001e18:	2334      	movs	r3, #52	; 0x34
 8001e1a:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point, 1, HAL_MAX_DELAY);
 8001e1c:	4b39      	ldr	r3, [pc, #228]	; (8001f04 <lcd_init+0x180>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	b299      	uxth	r1, r3
 8001e26:	f04f 33ff 	mov.w	r3, #4294967295
 8001e2a:	9300      	str	r3, [sp, #0]
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	68ba      	ldr	r2, [r7, #8]
 8001e30:	4833      	ldr	r0, [pc, #204]	; (8001f00 <lcd_init+0x17c>)
 8001e32:	f002 fb1d 	bl	8004470 <HAL_I2C_Master_Transmit>
	temp=0x30;
 8001e36:	2330      	movs	r3, #48	; 0x30
 8001e38:	71bb      	strb	r3, [r7, #6]
	HAL_Delay(1);
 8001e3a:	2001      	movs	r0, #1
 8001e3c:	f001 fb06 	bl	800344c <HAL_Delay>
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point, 1, HAL_MAX_DELAY);
 8001e40:	4b30      	ldr	r3, [pc, #192]	; (8001f04 <lcd_init+0x180>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	b299      	uxth	r1, r3
 8001e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e4e:	9300      	str	r3, [sp, #0]
 8001e50:	2301      	movs	r3, #1
 8001e52:	68ba      	ldr	r2, [r7, #8]
 8001e54:	482a      	ldr	r0, [pc, #168]	; (8001f00 <lcd_init+0x17c>)
 8001e56:	f002 fb0b 	bl	8004470 <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 8001e5a:	2001      	movs	r0, #1
 8001e5c:	f001 faf6 	bl	800344c <HAL_Delay>
	temp=0x24;
 8001e60:	2324      	movs	r3, #36	; 0x24
 8001e62:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001e64:	4b27      	ldr	r3, [pc, #156]	; (8001f04 <lcd_init+0x180>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	005b      	lsls	r3, r3, #1
 8001e6c:	b299      	uxth	r1, r3
 8001e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e72:	9300      	str	r3, [sp, #0]
 8001e74:	2301      	movs	r3, #1
 8001e76:	68ba      	ldr	r2, [r7, #8]
 8001e78:	4821      	ldr	r0, [pc, #132]	; (8001f00 <lcd_init+0x17c>)
 8001e7a:	f002 faf9 	bl	8004470 <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 8001e7e:	2001      	movs	r0, #1
 8001e80:	f001 fae4 	bl	800344c <HAL_Delay>
	temp=0x20;
 8001e84:	2320      	movs	r3, #32
 8001e86:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001e88:	4b1e      	ldr	r3, [pc, #120]	; (8001f04 <lcd_init+0x180>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	b299      	uxth	r1, r3
 8001e92:	f04f 33ff 	mov.w	r3, #4294967295
 8001e96:	9300      	str	r3, [sp, #0]
 8001e98:	2301      	movs	r3, #1
 8001e9a:	68ba      	ldr	r2, [r7, #8]
 8001e9c:	4818      	ldr	r0, [pc, #96]	; (8001f00 <lcd_init+0x17c>)
 8001e9e:	f002 fae7 	bl	8004470 <HAL_I2C_Master_Transmit>

	HAL_Delay(1);
 8001ea2:	2001      	movs	r0, #1
 8001ea4:	f001 fad2 	bl	800344c <HAL_Delay>
    write_comanda(0b00101000);
 8001ea8:	2028      	movs	r0, #40	; 0x28
 8001eaa:	f7ff fd77 	bl	800199c <write_comanda>
    HAL_Delay(1);
 8001eae:	2001      	movs	r0, #1
 8001eb0:	f001 facc 	bl	800344c <HAL_Delay>
	write_comanda(0b00001001);
 8001eb4:	2009      	movs	r0, #9
 8001eb6:	f7ff fd71 	bl	800199c <write_comanda>

	HAL_Delay(1);
 8001eba:	2001      	movs	r0, #1
 8001ebc:	f001 fac6 	bl	800344c <HAL_Delay>
	write_comanda(0x01);
 8001ec0:	2001      	movs	r0, #1
 8001ec2:	f7ff fd6b 	bl	800199c <write_comanda>
	HAL_Delay(2);
 8001ec6:	2002      	movs	r0, #2
 8001ec8:	f001 fac0 	bl	800344c <HAL_Delay>

	write_comanda(0x06);
 8001ecc:	2006      	movs	r0, #6
 8001ece:	f7ff fd65 	bl	800199c <write_comanda>
	HAL_Delay(1);
 8001ed2:	2001      	movs	r0, #1
 8001ed4:	f001 faba 	bl	800344c <HAL_Delay>

	write_comanda(0x0c); // ������ ������ 0xd,(_) 0x0e
 8001ed8:	200c      	movs	r0, #12
 8001eda:	f7ff fd5f 	bl	800199c <write_comanda>
	HAL_Delay(1);
 8001ede:	2001      	movs	r0, #1
 8001ee0:	f001 fab4 	bl	800344c <HAL_Delay>

	write_comanda(0x02);
 8001ee4:	2002      	movs	r0, #2
 8001ee6:	f7ff fd59 	bl	800199c <write_comanda>
	HAL_Delay(2);
 8001eea:	2002      	movs	r0, #2
 8001eec:	f001 faae 	bl	800344c <HAL_Delay>
	lcd_goto(0,0);
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	2000      	movs	r0, #0
 8001ef4:	f7ff fe66 	bl	8001bc4 <lcd_goto>
}
 8001ef8:	bf00      	nop
 8001efa:	3710      	adds	r7, #16
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	200000d8 	.word	0x200000d8
 8001f04:	20000174 	.word	0x20000174

08001f08 <lcd_clear>:

void lcd_clear (void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
lcd_goto(0, 0);
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	2000      	movs	r0, #0
 8001f10:	f7ff fe58 	bl	8001bc4 <lcd_goto>
lcd_string("                ");
 8001f14:	4805      	ldr	r0, [pc, #20]	; (8001f2c <lcd_clear+0x24>)
 8001f16:	f7ff fe8b 	bl	8001c30 <lcd_string>
lcd_goto(0, 1);
 8001f1a:	2101      	movs	r1, #1
 8001f1c:	2000      	movs	r0, #0
 8001f1e:	f7ff fe51 	bl	8001bc4 <lcd_goto>
lcd_string("                ");
 8001f22:	4802      	ldr	r0, [pc, #8]	; (8001f2c <lcd_clear+0x24>)
 8001f24:	f7ff fe84 	bl	8001c30 <lcd_string>
}
 8001f28:	bf00      	nop
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	08007620 	.word	0x08007620

08001f30 <invert>:
#include "inverse.h"
extern uint16_t count_timer;
extern  param p_work;
extern uint8_t start_play,counter_number,random_numder[50],flag_beg,count_zumer,flag_zumer,count_mem,rand_number_duble_one[50],rand_number_duble_two[50];
void invert (void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
      if((p_work.timer_game==p_work.period))
 8001f34:	4b5c      	ldr	r3, [pc, #368]	; (80020a8 <invert+0x178>)
 8001f36:	791b      	ldrb	r3, [r3, #4]
 8001f38:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	461a      	mov	r2, r3
 8001f40:	4b59      	ldr	r3, [pc, #356]	; (80020a8 <invert+0x178>)
 8001f42:	785b      	ldrb	r3, [r3, #1]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d142      	bne.n	8001fce <invert+0x9e>
		 {
    	  	  p_work.timer_game=0;
 8001f48:	4a57      	ldr	r2, [pc, #348]	; (80020a8 <invert+0x178>)
 8001f4a:	7913      	ldrb	r3, [r2, #4]
 8001f4c:	f36f 0303 	bfc	r3, #0, #4
 8001f50:	7113      	strb	r3, [r2, #4]
    	  	  counter_number++;
 8001f52:	4b56      	ldr	r3, [pc, #344]	; (80020ac <invert+0x17c>)
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	3301      	adds	r3, #1
 8001f58:	b2da      	uxtb	r2, r3
 8001f5a:	4b54      	ldr	r3, [pc, #336]	; (80020ac <invert+0x17c>)
 8001f5c:	701a      	strb	r2, [r3, #0]
    	  	//off_all_invert_half ();
    	  	//COUNT_LED !=10 ? off_all_invert_half ():off_all_invert();
	    	  if (COUNT_LED ==10)
	    	  {
	    		  off_all_invert();
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f64:	4852      	ldr	r0, [pc, #328]	; (80020b0 <invert+0x180>)
 8001f66:	f002 f925 	bl	80041b4 <HAL_GPIO_WritePin>
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f70:	484f      	ldr	r0, [pc, #316]	; (80020b0 <invert+0x180>)
 8001f72:	f002 f91f 	bl	80041b4 <HAL_GPIO_WritePin>
 8001f76:	2201      	movs	r2, #1
 8001f78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f7c:	484c      	ldr	r0, [pc, #304]	; (80020b0 <invert+0x180>)
 8001f7e:	f002 f919 	bl	80041b4 <HAL_GPIO_WritePin>
 8001f82:	2201      	movs	r2, #1
 8001f84:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f88:	4849      	ldr	r0, [pc, #292]	; (80020b0 <invert+0x180>)
 8001f8a:	f002 f913 	bl	80041b4 <HAL_GPIO_WritePin>
 8001f8e:	2201      	movs	r2, #1
 8001f90:	2104      	movs	r1, #4
 8001f92:	4848      	ldr	r0, [pc, #288]	; (80020b4 <invert+0x184>)
 8001f94:	f002 f90e 	bl	80041b4 <HAL_GPIO_WritePin>
 8001f98:	2201      	movs	r2, #1
 8001f9a:	2108      	movs	r1, #8
 8001f9c:	4845      	ldr	r0, [pc, #276]	; (80020b4 <invert+0x184>)
 8001f9e:	f002 f909 	bl	80041b4 <HAL_GPIO_WritePin>
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	2110      	movs	r1, #16
 8001fa6:	4843      	ldr	r0, [pc, #268]	; (80020b4 <invert+0x184>)
 8001fa8:	f002 f904 	bl	80041b4 <HAL_GPIO_WritePin>
 8001fac:	2201      	movs	r2, #1
 8001fae:	2120      	movs	r1, #32
 8001fb0:	4840      	ldr	r0, [pc, #256]	; (80020b4 <invert+0x184>)
 8001fb2:	f002 f8ff 	bl	80041b4 <HAL_GPIO_WritePin>
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fbc:	483d      	ldr	r0, [pc, #244]	; (80020b4 <invert+0x184>)
 8001fbe:	f002 f8f9 	bl	80041b4 <HAL_GPIO_WritePin>
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fc8:	483a      	ldr	r0, [pc, #232]	; (80020b4 <invert+0x184>)
 8001fca:	f002 f8f3 	bl	80041b4 <HAL_GPIO_WritePin>
	    	  {
	    		  off_all_invert_half();
	    	  }
    	  }

      if( counter_number<=p_work.number_cycles )
 8001fce:	4b36      	ldr	r3, [pc, #216]	; (80020a8 <invert+0x178>)
 8001fd0:	781a      	ldrb	r2, [r3, #0]
 8001fd2:	4b36      	ldr	r3, [pc, #216]	; (80020ac <invert+0x17c>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d313      	bcc.n	8002002 <invert+0xd2>
	    {
	    	count_timer=0;
 8001fda:	4b37      	ldr	r3, [pc, #220]	; (80020b8 <invert+0x188>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	801a      	strh	r2, [r3, #0]
	    	onLedInvert(random_numder[counter_number]);
 8001fe0:	4b32      	ldr	r3, [pc, #200]	; (80020ac <invert+0x17c>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	4b35      	ldr	r3, [pc, #212]	; (80020bc <invert+0x18c>)
 8001fe8:	5c9b      	ldrb	r3, [r3, r2]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f000 f86e 	bl	80020cc <onLedInvert>
	    	chekBottonInvert(random_numder[counter_number]);
 8001ff0:	4b2e      	ldr	r3, [pc, #184]	; (80020ac <invert+0x17c>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	4b31      	ldr	r3, [pc, #196]	; (80020bc <invert+0x18c>)
 8001ff8:	5c9b      	ldrb	r3, [r3, r2]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f000 f930 	bl	8002260 <chekBottonInvert>
 8002000:	e03d      	b.n	800207e <invert+0x14e>
	    }
	    else
	    {
	    	off_all();
 8002002:	2200      	movs	r2, #0
 8002004:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002008:	4829      	ldr	r0, [pc, #164]	; (80020b0 <invert+0x180>)
 800200a:	f002 f8d3 	bl	80041b4 <HAL_GPIO_WritePin>
 800200e:	2200      	movs	r2, #0
 8002010:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002014:	4826      	ldr	r0, [pc, #152]	; (80020b0 <invert+0x180>)
 8002016:	f002 f8cd 	bl	80041b4 <HAL_GPIO_WritePin>
 800201a:	2200      	movs	r2, #0
 800201c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002020:	4823      	ldr	r0, [pc, #140]	; (80020b0 <invert+0x180>)
 8002022:	f002 f8c7 	bl	80041b4 <HAL_GPIO_WritePin>
 8002026:	2200      	movs	r2, #0
 8002028:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800202c:	4820      	ldr	r0, [pc, #128]	; (80020b0 <invert+0x180>)
 800202e:	f002 f8c1 	bl	80041b4 <HAL_GPIO_WritePin>
 8002032:	2200      	movs	r2, #0
 8002034:	2104      	movs	r1, #4
 8002036:	481f      	ldr	r0, [pc, #124]	; (80020b4 <invert+0x184>)
 8002038:	f002 f8bc 	bl	80041b4 <HAL_GPIO_WritePin>
 800203c:	2200      	movs	r2, #0
 800203e:	2108      	movs	r1, #8
 8002040:	481c      	ldr	r0, [pc, #112]	; (80020b4 <invert+0x184>)
 8002042:	f002 f8b7 	bl	80041b4 <HAL_GPIO_WritePin>
 8002046:	2200      	movs	r2, #0
 8002048:	2110      	movs	r1, #16
 800204a:	481a      	ldr	r0, [pc, #104]	; (80020b4 <invert+0x184>)
 800204c:	f002 f8b2 	bl	80041b4 <HAL_GPIO_WritePin>
 8002050:	2200      	movs	r2, #0
 8002052:	2120      	movs	r1, #32
 8002054:	4817      	ldr	r0, [pc, #92]	; (80020b4 <invert+0x184>)
 8002056:	f002 f8ad 	bl	80041b4 <HAL_GPIO_WritePin>
 800205a:	2200      	movs	r2, #0
 800205c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002060:	4814      	ldr	r0, [pc, #80]	; (80020b4 <invert+0x184>)
 8002062:	f002 f8a7 	bl	80041b4 <HAL_GPIO_WritePin>
 8002066:	2200      	movs	r2, #0
 8002068:	f44f 7100 	mov.w	r1, #512	; 0x200
 800206c:	4811      	ldr	r0, [pc, #68]	; (80020b4 <invert+0x184>)
 800206e:	f002 f8a1 	bl	80041b4 <HAL_GPIO_WritePin>
	    	start_play=2;
 8002072:	4b13      	ldr	r3, [pc, #76]	; (80020c0 <invert+0x190>)
 8002074:	2202      	movs	r2, #2
 8002076:	701a      	strb	r2, [r3, #0]
	    	flag_zumer=1;
 8002078:	4b12      	ldr	r3, [pc, #72]	; (80020c4 <invert+0x194>)
 800207a:	2201      	movs	r2, #1
 800207c:	701a      	strb	r2, [r3, #0]
	    }
	    if(flag_beg==0)p_work.timer_game++;
 800207e:	4b12      	ldr	r3, [pc, #72]	; (80020c8 <invert+0x198>)
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d10d      	bne.n	80020a2 <invert+0x172>
 8002086:	4b08      	ldr	r3, [pc, #32]	; (80020a8 <invert+0x178>)
 8002088:	791b      	ldrb	r3, [r3, #4]
 800208a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800208e:	b2db      	uxtb	r3, r3
 8002090:	3301      	adds	r3, #1
 8002092:	f003 030f 	and.w	r3, r3, #15
 8002096:	b2d9      	uxtb	r1, r3
 8002098:	4a03      	ldr	r2, [pc, #12]	; (80020a8 <invert+0x178>)
 800209a:	7913      	ldrb	r3, [r2, #4]
 800209c:	f361 0303 	bfi	r3, r1, #0, #4
 80020a0:	7113      	strb	r3, [r2, #4]
}
 80020a2:	bf00      	nop
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	20000224 	.word	0x20000224
 80020ac:	200001af 	.word	0x200001af
 80020b0:	40020000 	.word	0x40020000
 80020b4:	40020400 	.word	0x40020400
 80020b8:	20000176 	.word	0x20000176
 80020bc:	2000017c 	.word	0x2000017c
 80020c0:	200001ae 	.word	0x200001ae
 80020c4:	200001b0 	.word	0x200001b0
 80020c8:	20000175 	.word	0x20000175

080020cc <onLedInvert>:
void onLedInvert(uint8_t on)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	71fb      	strb	r3, [r7, #7]
		switch(on)
 80020d6:	79fb      	ldrb	r3, [r7, #7]
 80020d8:	2b09      	cmp	r3, #9
 80020da:	d859      	bhi.n	8002190 <onLedInvert+0xc4>
 80020dc:	a201      	add	r2, pc, #4	; (adr r2, 80020e4 <onLedInvert+0x18>)
 80020de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020e2:	bf00      	nop
 80020e4:	0800210d 	.word	0x0800210d
 80020e8:	0800211b 	.word	0x0800211b
 80020ec:	08002129 	.word	0x08002129
 80020f0:	08002137 	.word	0x08002137
 80020f4:	08002145 	.word	0x08002145
 80020f8:	08002151 	.word	0x08002151
 80020fc:	0800215d 	.word	0x0800215d
 8002100:	08002169 	.word	0x08002169
 8002104:	08002175 	.word	0x08002175
 8002108:	08002183 	.word	0x08002183
		{
			case 0:
				on_one_invert();
 800210c:	2200      	movs	r2, #0
 800210e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002112:	4821      	ldr	r0, [pc, #132]	; (8002198 <onLedInvert+0xcc>)
 8002114:	f002 f84e 	bl	80041b4 <HAL_GPIO_WritePin>
			    break;
 8002118:	e03a      	b.n	8002190 <onLedInvert+0xc4>
			case 1:
				on_two_invert();
 800211a:	2200      	movs	r2, #0
 800211c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002120:	481d      	ldr	r0, [pc, #116]	; (8002198 <onLedInvert+0xcc>)
 8002122:	f002 f847 	bl	80041b4 <HAL_GPIO_WritePin>
			    break;
 8002126:	e033      	b.n	8002190 <onLedInvert+0xc4>
			case 2:
				on_three_invert();
 8002128:	2200      	movs	r2, #0
 800212a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800212e:	481a      	ldr	r0, [pc, #104]	; (8002198 <onLedInvert+0xcc>)
 8002130:	f002 f840 	bl	80041b4 <HAL_GPIO_WritePin>
			    break;
 8002134:	e02c      	b.n	8002190 <onLedInvert+0xc4>
			case 3:
				on_four_invert();
 8002136:	2200      	movs	r2, #0
 8002138:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800213c:	4816      	ldr	r0, [pc, #88]	; (8002198 <onLedInvert+0xcc>)
 800213e:	f002 f839 	bl	80041b4 <HAL_GPIO_WritePin>
			    break;
 8002142:	e025      	b.n	8002190 <onLedInvert+0xc4>
			case 4:
				on_five_invert();
 8002144:	2200      	movs	r2, #0
 8002146:	2104      	movs	r1, #4
 8002148:	4814      	ldr	r0, [pc, #80]	; (800219c <onLedInvert+0xd0>)
 800214a:	f002 f833 	bl	80041b4 <HAL_GPIO_WritePin>
			    break;
 800214e:	e01f      	b.n	8002190 <onLedInvert+0xc4>
			case 5:
				on_six_invert();
 8002150:	2200      	movs	r2, #0
 8002152:	2108      	movs	r1, #8
 8002154:	4811      	ldr	r0, [pc, #68]	; (800219c <onLedInvert+0xd0>)
 8002156:	f002 f82d 	bl	80041b4 <HAL_GPIO_WritePin>
			    break;
 800215a:	e019      	b.n	8002190 <onLedInvert+0xc4>
			case 6:
				on_seven_invert();
 800215c:	2200      	movs	r2, #0
 800215e:	2110      	movs	r1, #16
 8002160:	480e      	ldr	r0, [pc, #56]	; (800219c <onLedInvert+0xd0>)
 8002162:	f002 f827 	bl	80041b4 <HAL_GPIO_WritePin>
			    break;
 8002166:	e013      	b.n	8002190 <onLedInvert+0xc4>
			case 7:
				on_eight_invert();
 8002168:	2200      	movs	r2, #0
 800216a:	2120      	movs	r1, #32
 800216c:	480b      	ldr	r0, [pc, #44]	; (800219c <onLedInvert+0xd0>)
 800216e:	f002 f821 	bl	80041b4 <HAL_GPIO_WritePin>
			    break;
 8002172:	e00d      	b.n	8002190 <onLedInvert+0xc4>
			case 8:
				on_nine_invert();
 8002174:	2200      	movs	r2, #0
 8002176:	f44f 7180 	mov.w	r1, #256	; 0x100
 800217a:	4808      	ldr	r0, [pc, #32]	; (800219c <onLedInvert+0xd0>)
 800217c:	f002 f81a 	bl	80041b4 <HAL_GPIO_WritePin>
			    break;
 8002180:	e006      	b.n	8002190 <onLedInvert+0xc4>
			case 9:
				on_ten_invert();
 8002182:	2200      	movs	r2, #0
 8002184:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002188:	4804      	ldr	r0, [pc, #16]	; (800219c <onLedInvert+0xd0>)
 800218a:	f002 f813 	bl	80041b4 <HAL_GPIO_WritePin>
			    break;
 800218e:	bf00      	nop
		}
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	40020000 	.word	0x40020000
 800219c:	40020400 	.word	0x40020400

080021a0 <ifBottonOnInvert>:

void ifBottonOnInvert (uint8_t n)    // ���� ��������� ������ ������
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4603      	mov	r3, r0
 80021a8:	71fb      	strb	r3, [r7, #7]
	  p_work.bal++;
 80021aa:	4b29      	ldr	r3, [pc, #164]	; (8002250 <ifBottonOnInvert+0xb0>)
 80021ac:	789b      	ldrb	r3, [r3, #2]
 80021ae:	3301      	adds	r3, #1
 80021b0:	b2da      	uxtb	r2, r3
 80021b2:	4b27      	ldr	r3, [pc, #156]	; (8002250 <ifBottonOnInvert+0xb0>)
 80021b4:	709a      	strb	r2, [r3, #2]
	  //COUNT_LED !=10 ? off_all_invert_half () : off_all_invert();
	 // off_all_invert();
	  if (COUNT_LED ==10)
	  {
		  off_all_invert();
 80021b6:	2201      	movs	r2, #1
 80021b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021bc:	4825      	ldr	r0, [pc, #148]	; (8002254 <ifBottonOnInvert+0xb4>)
 80021be:	f001 fff9 	bl	80041b4 <HAL_GPIO_WritePin>
 80021c2:	2201      	movs	r2, #1
 80021c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021c8:	4822      	ldr	r0, [pc, #136]	; (8002254 <ifBottonOnInvert+0xb4>)
 80021ca:	f001 fff3 	bl	80041b4 <HAL_GPIO_WritePin>
 80021ce:	2201      	movs	r2, #1
 80021d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021d4:	481f      	ldr	r0, [pc, #124]	; (8002254 <ifBottonOnInvert+0xb4>)
 80021d6:	f001 ffed 	bl	80041b4 <HAL_GPIO_WritePin>
 80021da:	2201      	movs	r2, #1
 80021dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021e0:	481c      	ldr	r0, [pc, #112]	; (8002254 <ifBottonOnInvert+0xb4>)
 80021e2:	f001 ffe7 	bl	80041b4 <HAL_GPIO_WritePin>
 80021e6:	2201      	movs	r2, #1
 80021e8:	2104      	movs	r1, #4
 80021ea:	481b      	ldr	r0, [pc, #108]	; (8002258 <ifBottonOnInvert+0xb8>)
 80021ec:	f001 ffe2 	bl	80041b4 <HAL_GPIO_WritePin>
 80021f0:	2201      	movs	r2, #1
 80021f2:	2108      	movs	r1, #8
 80021f4:	4818      	ldr	r0, [pc, #96]	; (8002258 <ifBottonOnInvert+0xb8>)
 80021f6:	f001 ffdd 	bl	80041b4 <HAL_GPIO_WritePin>
 80021fa:	2201      	movs	r2, #1
 80021fc:	2110      	movs	r1, #16
 80021fe:	4816      	ldr	r0, [pc, #88]	; (8002258 <ifBottonOnInvert+0xb8>)
 8002200:	f001 ffd8 	bl	80041b4 <HAL_GPIO_WritePin>
 8002204:	2201      	movs	r2, #1
 8002206:	2120      	movs	r1, #32
 8002208:	4813      	ldr	r0, [pc, #76]	; (8002258 <ifBottonOnInvert+0xb8>)
 800220a:	f001 ffd3 	bl	80041b4 <HAL_GPIO_WritePin>
 800220e:	2201      	movs	r2, #1
 8002210:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002214:	4810      	ldr	r0, [pc, #64]	; (8002258 <ifBottonOnInvert+0xb8>)
 8002216:	f001 ffcd 	bl	80041b4 <HAL_GPIO_WritePin>
 800221a:	2201      	movs	r2, #1
 800221c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002220:	480d      	ldr	r0, [pc, #52]	; (8002258 <ifBottonOnInvert+0xb8>)
 8002222:	f001 ffc7 	bl	80041b4 <HAL_GPIO_WritePin>
	  }
	  else
	  {
		  off_all_invert_half();
	  }
	  flag_beg=n+1;
 8002226:	79fb      	ldrb	r3, [r7, #7]
 8002228:	3301      	adds	r3, #1
 800222a:	b2da      	uxtb	r2, r3
 800222c:	4b0b      	ldr	r3, [pc, #44]	; (800225c <ifBottonOnInvert+0xbc>)
 800222e:	701a      	strb	r2, [r3, #0]
	  p_work.timer_game=p_work.period;
 8002230:	4b07      	ldr	r3, [pc, #28]	; (8002250 <ifBottonOnInvert+0xb0>)
 8002232:	785b      	ldrb	r3, [r3, #1]
 8002234:	f003 030f 	and.w	r3, r3, #15
 8002238:	b2d9      	uxtb	r1, r3
 800223a:	4a05      	ldr	r2, [pc, #20]	; (8002250 <ifBottonOnInvert+0xb0>)
 800223c:	7913      	ldrb	r3, [r2, #4]
 800223e:	f361 0303 	bfi	r3, r1, #0, #4
 8002242:	7113      	strb	r3, [r2, #4]
	  Zumer();
 8002244:	f7fe fd56 	bl	8000cf4 <Zumer>
}
 8002248:	bf00      	nop
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20000224 	.word	0x20000224
 8002254:	40020000 	.word	0x40020000
 8002258:	40020400 	.word	0x40020400
 800225c:	20000175 	.word	0x20000175

08002260 <chekBottonInvert>:

void chekBottonInvert (uint8_t bot)   /// �������� ������ �� ������
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	71fb      	strb	r3, [r7, #7]
	if(chekInputBotton(GPIOA,bot))
 800226a:	79fb      	ldrb	r3, [r7, #7]
 800226c:	b29b      	uxth	r3, r3
 800226e:	4619      	mov	r1, r3
 8002270:	4806      	ldr	r0, [pc, #24]	; (800228c <chekBottonInvert+0x2c>)
 8002272:	f000 ff27 	bl	80030c4 <chekInputBotton>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d003      	beq.n	8002284 <chekBottonInvert+0x24>
		ifBottonOnInvert(bot);
 800227c:	79fb      	ldrb	r3, [r7, #7]
 800227e:	4618      	mov	r0, r3
 8002280:	f7ff ff8e 	bl	80021a0 <ifBottonOnInvert>
}
 8002284:	bf00      	nop
 8002286:	3708      	adds	r7, #8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40020000 	.word	0x40020000

08002290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002294:	f001 f868 	bl	8003368 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002298:	f000 fa04 	bl	80026a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800229c:	f000 fb12 	bl	80028c4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80022a0:	f000 fabe 	bl	8002820 <MX_I2C1_Init>
  MX_ADC1_Init();
 80022a4:	f000 fa68 	bl	8002778 <MX_ADC1_Init>
  MX_TIM10_Init();
 80022a8:	f000 fae8 	bl	800287c <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 80022ac:	f7ff fd6a 	bl	8001d84 <lcd_init>
  //HAL_TIM_Base_Start(&htim10);
  HAL_TIM_Base_Start_IT(&htim10);
 80022b0:	4890      	ldr	r0, [pc, #576]	; (80024f4 <main+0x264>)
 80022b2:	f003 fe9b 	bl	8005fec <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  off_all();
 80022b6:	2200      	movs	r2, #0
 80022b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022bc:	488e      	ldr	r0, [pc, #568]	; (80024f8 <main+0x268>)
 80022be:	f001 ff79 	bl	80041b4 <HAL_GPIO_WritePin>
 80022c2:	2200      	movs	r2, #0
 80022c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022c8:	488b      	ldr	r0, [pc, #556]	; (80024f8 <main+0x268>)
 80022ca:	f001 ff73 	bl	80041b4 <HAL_GPIO_WritePin>
 80022ce:	2200      	movs	r2, #0
 80022d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022d4:	4888      	ldr	r0, [pc, #544]	; (80024f8 <main+0x268>)
 80022d6:	f001 ff6d 	bl	80041b4 <HAL_GPIO_WritePin>
 80022da:	2200      	movs	r2, #0
 80022dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022e0:	4885      	ldr	r0, [pc, #532]	; (80024f8 <main+0x268>)
 80022e2:	f001 ff67 	bl	80041b4 <HAL_GPIO_WritePin>
 80022e6:	2200      	movs	r2, #0
 80022e8:	2104      	movs	r1, #4
 80022ea:	4884      	ldr	r0, [pc, #528]	; (80024fc <main+0x26c>)
 80022ec:	f001 ff62 	bl	80041b4 <HAL_GPIO_WritePin>
 80022f0:	2200      	movs	r2, #0
 80022f2:	2108      	movs	r1, #8
 80022f4:	4881      	ldr	r0, [pc, #516]	; (80024fc <main+0x26c>)
 80022f6:	f001 ff5d 	bl	80041b4 <HAL_GPIO_WritePin>
 80022fa:	2200      	movs	r2, #0
 80022fc:	2110      	movs	r1, #16
 80022fe:	487f      	ldr	r0, [pc, #508]	; (80024fc <main+0x26c>)
 8002300:	f001 ff58 	bl	80041b4 <HAL_GPIO_WritePin>
 8002304:	2200      	movs	r2, #0
 8002306:	2120      	movs	r1, #32
 8002308:	487c      	ldr	r0, [pc, #496]	; (80024fc <main+0x26c>)
 800230a:	f001 ff53 	bl	80041b4 <HAL_GPIO_WritePin>
 800230e:	2200      	movs	r2, #0
 8002310:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002314:	4879      	ldr	r0, [pc, #484]	; (80024fc <main+0x26c>)
 8002316:	f001 ff4d 	bl	80041b4 <HAL_GPIO_WritePin>
 800231a:	2200      	movs	r2, #0
 800231c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002320:	4876      	ldr	r0, [pc, #472]	; (80024fc <main+0x26c>)
 8002322:	f001 ff47 	bl	80041b4 <HAL_GPIO_WritePin>
  if(read_adcn()<5) Setbotton();
 8002326:	f000 fbb3 	bl	8002a90 <read_adcn>
 800232a:	4603      	mov	r3, r0
 800232c:	2b04      	cmp	r3, #4
 800232e:	d801      	bhi.n	8002334 <main+0xa4>
 8002330:	f7fe f944 	bl	80005bc <Setbotton>
   HAL_Delay(1000);
 8002334:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002338:	f001 f888 	bl	800344c <HAL_Delay>
  SystemMem();
 800233c:	f000 fc54 	bl	8002be8 <SystemMem>
  indication();
 8002340:	f7fe fa4a 	bl	80007d8 <indication>
  start_play=3;
 8002344:	4b6e      	ldr	r3, [pc, #440]	; (8002500 <main+0x270>)
 8002346:	2203      	movs	r2, #3
 8002348:	701a      	strb	r2, [r3, #0]
while (1)
{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 lcd_goto(14,1);
 800234a:	2101      	movs	r1, #1
 800234c:	200e      	movs	r0, #14
 800234e:	f7ff fc39 	bl	8001bc4 <lcd_goto>
	 lcd_number(p_work.bal);
 8002352:	4b6c      	ldr	r3, [pc, #432]	; (8002504 <main+0x274>)
 8002354:	789b      	ldrb	r3, [r3, #2]
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff fc86 	bl	8001c68 <lcd_number>
	if(!(GPIOB->IDR&(GPIO_IDR_ID10)) &&(debonse(20,GPIOB,10)))  // стоп/ старт
 800235c:	4b67      	ldr	r3, [pc, #412]	; (80024fc <main+0x26c>)
 800235e:	691b      	ldr	r3, [r3, #16]
 8002360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002364:	2b00      	cmp	r3, #0
 8002366:	d16c      	bne.n	8002442 <main+0x1b2>
 8002368:	220a      	movs	r2, #10
 800236a:	4964      	ldr	r1, [pc, #400]	; (80024fc <main+0x26c>)
 800236c:	2014      	movs	r0, #20
 800236e:	f000 fec1 	bl	80030f4 <debonse>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d064      	beq.n	8002442 <main+0x1b2>
	{
		ledon=0;
 8002378:	4b63      	ldr	r3, [pc, #396]	; (8002508 <main+0x278>)
 800237a:	2200      	movs	r2, #0
 800237c:	701a      	strb	r2, [r3, #0]
		lcd_clear();
 800237e:	f7ff fdc3 	bl	8001f08 <lcd_clear>
		start_play=3;
 8002382:	4b5f      	ldr	r3, [pc, #380]	; (8002500 <main+0x270>)
 8002384:	2203      	movs	r2, #3
 8002386:	701a      	strb	r2, [r3, #0]
		p_work.bal=0;
 8002388:	4b5e      	ldr	r3, [pc, #376]	; (8002504 <main+0x274>)
 800238a:	2200      	movs	r2, #0
 800238c:	709a      	strb	r2, [r3, #2]
		off_all();
 800238e:	2200      	movs	r2, #0
 8002390:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002394:	4858      	ldr	r0, [pc, #352]	; (80024f8 <main+0x268>)
 8002396:	f001 ff0d 	bl	80041b4 <HAL_GPIO_WritePin>
 800239a:	2200      	movs	r2, #0
 800239c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023a0:	4855      	ldr	r0, [pc, #340]	; (80024f8 <main+0x268>)
 80023a2:	f001 ff07 	bl	80041b4 <HAL_GPIO_WritePin>
 80023a6:	2200      	movs	r2, #0
 80023a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023ac:	4852      	ldr	r0, [pc, #328]	; (80024f8 <main+0x268>)
 80023ae:	f001 ff01 	bl	80041b4 <HAL_GPIO_WritePin>
 80023b2:	2200      	movs	r2, #0
 80023b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023b8:	484f      	ldr	r0, [pc, #316]	; (80024f8 <main+0x268>)
 80023ba:	f001 fefb 	bl	80041b4 <HAL_GPIO_WritePin>
 80023be:	2200      	movs	r2, #0
 80023c0:	2104      	movs	r1, #4
 80023c2:	484e      	ldr	r0, [pc, #312]	; (80024fc <main+0x26c>)
 80023c4:	f001 fef6 	bl	80041b4 <HAL_GPIO_WritePin>
 80023c8:	2200      	movs	r2, #0
 80023ca:	2108      	movs	r1, #8
 80023cc:	484b      	ldr	r0, [pc, #300]	; (80024fc <main+0x26c>)
 80023ce:	f001 fef1 	bl	80041b4 <HAL_GPIO_WritePin>
 80023d2:	2200      	movs	r2, #0
 80023d4:	2110      	movs	r1, #16
 80023d6:	4849      	ldr	r0, [pc, #292]	; (80024fc <main+0x26c>)
 80023d8:	f001 feec 	bl	80041b4 <HAL_GPIO_WritePin>
 80023dc:	2200      	movs	r2, #0
 80023de:	2120      	movs	r1, #32
 80023e0:	4846      	ldr	r0, [pc, #280]	; (80024fc <main+0x26c>)
 80023e2:	f001 fee7 	bl	80041b4 <HAL_GPIO_WritePin>
 80023e6:	2200      	movs	r2, #0
 80023e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023ec:	4843      	ldr	r0, [pc, #268]	; (80024fc <main+0x26c>)
 80023ee:	f001 fee1 	bl	80041b4 <HAL_GPIO_WritePin>
 80023f2:	2200      	movs	r2, #0
 80023f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023f8:	4840      	ldr	r0, [pc, #256]	; (80024fc <main+0x26c>)
 80023fa:	f001 fedb 	bl	80041b4 <HAL_GPIO_WritePin>
		while(!(GPIOB->IDR&(GPIO_IDR_ID10)));
 80023fe:	bf00      	nop
 8002400:	4b3e      	ldr	r3, [pc, #248]	; (80024fc <main+0x26c>)
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002408:	2b00      	cmp	r3, #0
 800240a:	d0f9      	beq.n	8002400 <main+0x170>
		while((GPIOB->IDR&(GPIO_IDR_ID10))&& (debonse(20,GPIOB,10)) )
 800240c:	bf00      	nop
 800240e:	4b3b      	ldr	r3, [pc, #236]	; (80024fc <main+0x26c>)
 8002410:	691b      	ldr	r3, [r3, #16]
 8002412:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002416:	2b00      	cmp	r3, #0
 8002418:	d007      	beq.n	800242a <main+0x19a>
 800241a:	220a      	movs	r2, #10
 800241c:	4937      	ldr	r1, [pc, #220]	; (80024fc <main+0x26c>)
 800241e:	2014      	movs	r0, #20
 8002420:	f000 fe68 	bl	80030f4 <debonse>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1f1      	bne.n	800240e <main+0x17e>
		{}
		while(!(GPIOB->IDR&(GPIO_IDR_ID10)));
 800242a:	bf00      	nop
 800242c:	4b33      	ldr	r3, [pc, #204]	; (80024fc <main+0x26c>)
 800242e:	691b      	ldr	r3, [r3, #16]
 8002430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002434:	2b00      	cmp	r3, #0
 8002436:	d0f9      	beq.n	800242c <main+0x19c>
		ledon=1;
 8002438:	4b33      	ldr	r3, [pc, #204]	; (8002508 <main+0x278>)
 800243a:	2201      	movs	r2, #1
 800243c:	701a      	strb	r2, [r3, #0]
		indication();
 800243e:	f7fe f9cb 	bl	80007d8 <indication>
	}

	if(flag_zumer==1)  // ��������� ������
 8002442:	4b32      	ldr	r3, [pc, #200]	; (800250c <main+0x27c>)
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d10d      	bne.n	8002466 <main+0x1d6>
	{
		p_work.bal==p_work.number_cycles ? ZumerOk():ZumerError();
 800244a:	4b2e      	ldr	r3, [pc, #184]	; (8002504 <main+0x274>)
 800244c:	789a      	ldrb	r2, [r3, #2]
 800244e:	4b2d      	ldr	r3, [pc, #180]	; (8002504 <main+0x274>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	429a      	cmp	r2, r3
 8002454:	d102      	bne.n	800245c <main+0x1cc>
 8002456:	f7fe fc0f 	bl	8000c78 <ZumerOk>
 800245a:	e001      	b.n	8002460 <main+0x1d0>
 800245c:	f7fe fc34 	bl	8000cc8 <ZumerError>
		flag_zumer=0;
 8002460:	4b2a      	ldr	r3, [pc, #168]	; (800250c <main+0x27c>)
 8002462:	2200      	movs	r2, #0
 8002464:	701a      	strb	r2, [r3, #0]
	}
	if(p_work.mode==game_invers || p_work.mode==game_beg)
 8002466:	4b27      	ldr	r3, [pc, #156]	; (8002504 <main+0x274>)
 8002468:	78db      	ldrb	r3, [r3, #3]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d003      	beq.n	8002476 <main+0x1e6>
 800246e:	4b25      	ldr	r3, [pc, #148]	; (8002504 <main+0x274>)
 8002470:	78db      	ldrb	r3, [r3, #3]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d104      	bne.n	8002480 <main+0x1f0>
	{
		proverka(flag_beg);//���� ������ �������� �� ��������  flag_beg � ���� ���� ����� ������
 8002476:	4b26      	ldr	r3, [pc, #152]	; (8002510 <main+0x280>)
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	4618      	mov	r0, r3
 800247c:	f7fe fc5c 	bl	8000d38 <proverka>
	}

	if((out(p_work.duble_one_flag,p_work.duble_two_flag))==2 && p_work.mode==game_duble)
 8002480:	4b20      	ldr	r3, [pc, #128]	; (8002504 <main+0x274>)
 8002482:	795b      	ldrb	r3, [r3, #5]
 8002484:	4a1f      	ldr	r2, [pc, #124]	; (8002504 <main+0x274>)
 8002486:	7992      	ldrb	r2, [r2, #6]
 8002488:	4611      	mov	r1, r2
 800248a:	4618      	mov	r0, r3
 800248c:	f7fe ff38 	bl	8001300 <out>
 8002490:	4603      	mov	r3, r0
 8002492:	2b02      	cmp	r3, #2
 8002494:	d106      	bne.n	80024a4 <main+0x214>
 8002496:	4b1b      	ldr	r3, [pc, #108]	; (8002504 <main+0x274>)
 8002498:	78db      	ldrb	r3, [r3, #3]
 800249a:	2b02      	cmp	r3, #2
 800249c:	d102      	bne.n	80024a4 <main+0x214>
	{
		flag_beg=0;
 800249e:	4b1c      	ldr	r3, [pc, #112]	; (8002510 <main+0x280>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	701a      	strb	r2, [r3, #0]
	}


	 if(bt_ok()) SetParametrPlay();
 80024a4:	f000 faf4 	bl	8002a90 <read_adcn>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b04      	cmp	r3, #4
 80024ac:	d801      	bhi.n	80024b2 <main+0x222>
 80024ae:	f7fe fa47 	bl	8000940 <SetParametrPlay>


   if(!(in_one()) && start_play==0 )
 80024b2:	2101      	movs	r1, #1
 80024b4:	4810      	ldr	r0, [pc, #64]	; (80024f8 <main+0x268>)
 80024b6:	f001 fe65 	bl	8004184 <HAL_GPIO_ReadPin>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	f040 8084 	bne.w	80025ca <main+0x33a>
 80024c2:	4b0f      	ldr	r3, [pc, #60]	; (8002500 <main+0x270>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d17f      	bne.n	80025ca <main+0x33a>
	{
	      p_work.mode==game_duble?randomNumberDuble():RandomNumber();// формируем ряд случайных чисел
 80024ca:	4b0e      	ldr	r3, [pc, #56]	; (8002504 <main+0x274>)
 80024cc:	78db      	ldrb	r3, [r3, #3]
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d102      	bne.n	80024d8 <main+0x248>
 80024d2:	f7fe fe8f 	bl	80011f4 <randomNumberDuble>
 80024d6:	e001      	b.n	80024dc <main+0x24c>
 80024d8:	f7fe f9f6 	bl	80008c8 <RandomNumber>

	      if(p_work.mode==game_invers || p_work.mode==game_beg)
 80024dc:	4b09      	ldr	r3, [pc, #36]	; (8002504 <main+0x274>)
 80024de:	78db      	ldrb	r3, [r3, #3]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d003      	beq.n	80024ec <main+0x25c>
 80024e4:	4b07      	ldr	r3, [pc, #28]	; (8002504 <main+0x274>)
 80024e6:	78db      	ldrb	r3, [r3, #3]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d113      	bne.n	8002514 <main+0x284>
	    	  	RandomNumber();
 80024ec:	f7fe f9ec 	bl	80008c8 <RandomNumber>
 80024f0:	e016      	b.n	8002520 <main+0x290>
 80024f2:	bf00      	nop
 80024f4:	2000012c 	.word	0x2000012c
 80024f8:	40020000 	.word	0x40020000
 80024fc:	40020400 	.word	0x40020400
 8002500:	200001ae 	.word	0x200001ae
 8002504:	20000224 	.word	0x20000224
 8002508:	20000001 	.word	0x20000001
 800250c:	200001b0 	.word	0x200001b0
 8002510:	20000175 	.word	0x20000175
	      else if(p_work.mode==game_duble)
 8002514:	4b5a      	ldr	r3, [pc, #360]	; (8002680 <main+0x3f0>)
 8002516:	78db      	ldrb	r3, [r3, #3]
 8002518:	2b02      	cmp	r3, #2
 800251a:	d101      	bne.n	8002520 <main+0x290>
				randomNumberDuble();
 800251c:	f7fe fe6a 	bl	80011f4 <randomNumberDuble>
	      else
	      {

	      }
	   	  counter_number=1;
 8002520:	4b58      	ldr	r3, [pc, #352]	; (8002684 <main+0x3f4>)
 8002522:	2201      	movs	r2, #1
 8002524:	701a      	strb	r2, [r3, #0]
	      p_work.timer_game=0;
 8002526:	4a56      	ldr	r2, [pc, #344]	; (8002680 <main+0x3f0>)
 8002528:	7913      	ldrb	r3, [r2, #4]
 800252a:	f36f 0303 	bfc	r3, #0, #4
 800252e:	7113      	strb	r3, [r2, #4]
	      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002530:	2200      	movs	r2, #0
 8002532:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002536:	4854      	ldr	r0, [pc, #336]	; (8002688 <main+0x3f8>)
 8002538:	f001 fe3c 	bl	80041b4 <HAL_GPIO_WritePin>
	      while(!(in_one()));
 800253c:	bf00      	nop
 800253e:	2101      	movs	r1, #1
 8002540:	4851      	ldr	r0, [pc, #324]	; (8002688 <main+0x3f8>)
 8002542:	f001 fe1f 	bl	8004184 <HAL_GPIO_ReadPin>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0f8      	beq.n	800253e <main+0x2ae>
	      start_play=1;
 800254c:	4b4f      	ldr	r3, [pc, #316]	; (800268c <main+0x3fc>)
 800254e:	2201      	movs	r2, #1
 8002550:	701a      	strb	r2, [r3, #0]
	      if(p_work.mode==game_invers)
 8002552:	4b4b      	ldr	r3, [pc, #300]	; (8002680 <main+0x3f0>)
 8002554:	78db      	ldrb	r3, [r3, #3]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d137      	bne.n	80025ca <main+0x33a>
	      {
	    	  //off_all_invert();
	    	  if (COUNT_LED ==10)
	    	  {
	    		  off_all_invert();
 800255a:	2201      	movs	r2, #1
 800255c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002560:	4849      	ldr	r0, [pc, #292]	; (8002688 <main+0x3f8>)
 8002562:	f001 fe27 	bl	80041b4 <HAL_GPIO_WritePin>
 8002566:	2201      	movs	r2, #1
 8002568:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800256c:	4846      	ldr	r0, [pc, #280]	; (8002688 <main+0x3f8>)
 800256e:	f001 fe21 	bl	80041b4 <HAL_GPIO_WritePin>
 8002572:	2201      	movs	r2, #1
 8002574:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002578:	4843      	ldr	r0, [pc, #268]	; (8002688 <main+0x3f8>)
 800257a:	f001 fe1b 	bl	80041b4 <HAL_GPIO_WritePin>
 800257e:	2201      	movs	r2, #1
 8002580:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002584:	4840      	ldr	r0, [pc, #256]	; (8002688 <main+0x3f8>)
 8002586:	f001 fe15 	bl	80041b4 <HAL_GPIO_WritePin>
 800258a:	2201      	movs	r2, #1
 800258c:	2104      	movs	r1, #4
 800258e:	4840      	ldr	r0, [pc, #256]	; (8002690 <main+0x400>)
 8002590:	f001 fe10 	bl	80041b4 <HAL_GPIO_WritePin>
 8002594:	2201      	movs	r2, #1
 8002596:	2108      	movs	r1, #8
 8002598:	483d      	ldr	r0, [pc, #244]	; (8002690 <main+0x400>)
 800259a:	f001 fe0b 	bl	80041b4 <HAL_GPIO_WritePin>
 800259e:	2201      	movs	r2, #1
 80025a0:	2110      	movs	r1, #16
 80025a2:	483b      	ldr	r0, [pc, #236]	; (8002690 <main+0x400>)
 80025a4:	f001 fe06 	bl	80041b4 <HAL_GPIO_WritePin>
 80025a8:	2201      	movs	r2, #1
 80025aa:	2120      	movs	r1, #32
 80025ac:	4838      	ldr	r0, [pc, #224]	; (8002690 <main+0x400>)
 80025ae:	f001 fe01 	bl	80041b4 <HAL_GPIO_WritePin>
 80025b2:	2201      	movs	r2, #1
 80025b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025b8:	4835      	ldr	r0, [pc, #212]	; (8002690 <main+0x400>)
 80025ba:	f001 fdfb 	bl	80041b4 <HAL_GPIO_WritePin>
 80025be:	2201      	movs	r2, #1
 80025c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025c4:	4832      	ldr	r0, [pc, #200]	; (8002690 <main+0x400>)
 80025c6:	f001 fdf5 	bl	80041b4 <HAL_GPIO_WritePin>
	    		  off_all_invert_half();
	    	  }
	      }
	  }

   if(time_random>50) {time_random=0;} else {time_random++;}       // ��������� Srand
 80025ca:	4b32      	ldr	r3, [pc, #200]	; (8002694 <main+0x404>)
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	2b32      	cmp	r3, #50	; 0x32
 80025d0:	d903      	bls.n	80025da <main+0x34a>
 80025d2:	4b30      	ldr	r3, [pc, #192]	; (8002694 <main+0x404>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	701a      	strb	r2, [r3, #0]
 80025d8:	e005      	b.n	80025e6 <main+0x356>
 80025da:	4b2e      	ldr	r3, [pc, #184]	; (8002694 <main+0x404>)
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	3301      	adds	r3, #1
 80025e0:	b2da      	uxtb	r2, r3
 80025e2:	4b2c      	ldr	r3, [pc, #176]	; (8002694 <main+0x404>)
 80025e4:	701a      	strb	r2, [r3, #0]

          if(bt_reset())
 80025e6:	f000 fa53 	bl	8002a90 <read_adcn>
 80025ea:	4603      	mov	r3, r0
 80025ec:	461a      	mov	r2, r3
 80025ee:	4b2a      	ldr	r3, [pc, #168]	; (8002698 <main+0x408>)
 80025f0:	88db      	ldrh	r3, [r3, #6]
 80025f2:	3b0a      	subs	r3, #10
 80025f4:	429a      	cmp	r2, r3
 80025f6:	db3e      	blt.n	8002676 <main+0x3e6>
 80025f8:	f000 fa4a 	bl	8002a90 <read_adcn>
 80025fc:	4603      	mov	r3, r0
 80025fe:	461a      	mov	r2, r3
 8002600:	4b25      	ldr	r3, [pc, #148]	; (8002698 <main+0x408>)
 8002602:	88db      	ldrh	r3, [r3, #6]
 8002604:	330a      	adds	r3, #10
 8002606:	429a      	cmp	r2, r3
 8002608:	dc35      	bgt.n	8002676 <main+0x3e6>
            {
                 count_timer=0;
 800260a:	4b24      	ldr	r3, [pc, #144]	; (800269c <main+0x40c>)
 800260c:	2200      	movs	r2, #0
 800260e:	801a      	strh	r2, [r3, #0]
    	         while(bt_reset())
 8002610:	e003      	b.n	800261a <main+0x38a>
    	         {
    	        	 if(count_timer>20) break;
 8002612:	4b22      	ldr	r3, [pc, #136]	; (800269c <main+0x40c>)
 8002614:	881b      	ldrh	r3, [r3, #0]
 8002616:	2b14      	cmp	r3, #20
 8002618:	d812      	bhi.n	8002640 <main+0x3b0>
    	         while(bt_reset())
 800261a:	f000 fa39 	bl	8002a90 <read_adcn>
 800261e:	4603      	mov	r3, r0
 8002620:	461a      	mov	r2, r3
 8002622:	4b1d      	ldr	r3, [pc, #116]	; (8002698 <main+0x408>)
 8002624:	88db      	ldrh	r3, [r3, #6]
 8002626:	3b0a      	subs	r3, #10
 8002628:	429a      	cmp	r2, r3
 800262a:	db0a      	blt.n	8002642 <main+0x3b2>
 800262c:	f000 fa30 	bl	8002a90 <read_adcn>
 8002630:	4603      	mov	r3, r0
 8002632:	461a      	mov	r2, r3
 8002634:	4b18      	ldr	r3, [pc, #96]	; (8002698 <main+0x408>)
 8002636:	88db      	ldrh	r3, [r3, #6]
 8002638:	330a      	adds	r3, #10
 800263a:	429a      	cmp	r2, r3
 800263c:	dde9      	ble.n	8002612 <main+0x382>
 800263e:	e000      	b.n	8002642 <main+0x3b2>
    	        	 if(count_timer>20) break;
 8002640:	bf00      	nop
    	         }
    	         if(count_timer>10)
 8002642:	4b16      	ldr	r3, [pc, #88]	; (800269c <main+0x40c>)
 8002644:	881b      	ldrh	r3, [r3, #0]
 8002646:	2b0a      	cmp	r3, #10
 8002648:	d902      	bls.n	8002650 <main+0x3c0>
                 {
            	   	 SetMode();
 800264a:	f7fe fa69 	bl	8000b20 <SetMode>
 800264e:	e012      	b.n	8002676 <main+0x3e6>
                 }
            else
            {
            	p_work.bal=0;
 8002650:	4b0b      	ldr	r3, [pc, #44]	; (8002680 <main+0x3f0>)
 8002652:	2200      	movs	r2, #0
 8002654:	709a      	strb	r2, [r3, #2]
            	lcd_goto(15,1);
 8002656:	2101      	movs	r1, #1
 8002658:	200f      	movs	r0, #15
 800265a:	f7ff fab3 	bl	8001bc4 <lcd_goto>
                lcd_string(" ");
 800265e:	4810      	ldr	r0, [pc, #64]	; (80026a0 <main+0x410>)
 8002660:	f7ff fae6 	bl	8001c30 <lcd_string>
                on_one();
 8002664:	2201      	movs	r2, #1
 8002666:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800266a:	4807      	ldr	r0, [pc, #28]	; (8002688 <main+0x3f8>)
 800266c:	f001 fda2 	bl	80041b4 <HAL_GPIO_WritePin>
                start_play=0;
 8002670:	4b06      	ldr	r3, [pc, #24]	; (800268c <main+0x3fc>)
 8002672:	2200      	movs	r2, #0
 8002674:	701a      	strb	r2, [r3, #0]
            }

            }

  HAL_Delay(100);
 8002676:	2064      	movs	r0, #100	; 0x64
 8002678:	f000 fee8 	bl	800344c <HAL_Delay>
	 lcd_goto(14,1);
 800267c:	e665      	b.n	800234a <main+0xba>
 800267e:	bf00      	nop
 8002680:	20000224 	.word	0x20000224
 8002684:	200001af 	.word	0x200001af
 8002688:	40020000 	.word	0x40020000
 800268c:	200001ae 	.word	0x200001ae
 8002690:	40020400 	.word	0x40020400
 8002694:	20000178 	.word	0x20000178
 8002698:	2000021c 	.word	0x2000021c
 800269c:	20000176 	.word	0x20000176
 80026a0:	08007634 	.word	0x08007634

080026a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b094      	sub	sp, #80	; 0x50
 80026a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026aa:	f107 0320 	add.w	r3, r7, #32
 80026ae:	2230      	movs	r2, #48	; 0x30
 80026b0:	2100      	movs	r1, #0
 80026b2:	4618      	mov	r0, r3
 80026b4:	f003 fef4 	bl	80064a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026b8:	f107 030c 	add.w	r3, r7, #12
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]
 80026c0:	605a      	str	r2, [r3, #4]
 80026c2:	609a      	str	r2, [r3, #8]
 80026c4:	60da      	str	r2, [r3, #12]
 80026c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026c8:	2300      	movs	r3, #0
 80026ca:	60bb      	str	r3, [r7, #8]
 80026cc:	4b28      	ldr	r3, [pc, #160]	; (8002770 <SystemClock_Config+0xcc>)
 80026ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d0:	4a27      	ldr	r2, [pc, #156]	; (8002770 <SystemClock_Config+0xcc>)
 80026d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026d6:	6413      	str	r3, [r2, #64]	; 0x40
 80026d8:	4b25      	ldr	r3, [pc, #148]	; (8002770 <SystemClock_Config+0xcc>)
 80026da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026e0:	60bb      	str	r3, [r7, #8]
 80026e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80026e4:	2300      	movs	r3, #0
 80026e6:	607b      	str	r3, [r7, #4]
 80026e8:	4b22      	ldr	r3, [pc, #136]	; (8002774 <SystemClock_Config+0xd0>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80026f0:	4a20      	ldr	r2, [pc, #128]	; (8002774 <SystemClock_Config+0xd0>)
 80026f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026f6:	6013      	str	r3, [r2, #0]
 80026f8:	4b1e      	ldr	r3, [pc, #120]	; (8002774 <SystemClock_Config+0xd0>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002700:	607b      	str	r3, [r7, #4]
 8002702:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002704:	2301      	movs	r3, #1
 8002706:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002708:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800270c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800270e:	2302      	movs	r3, #2
 8002710:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002712:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002716:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002718:	2319      	movs	r3, #25
 800271a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800271c:	23a8      	movs	r3, #168	; 0xa8
 800271e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002720:	2302      	movs	r3, #2
 8002722:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002724:	2304      	movs	r3, #4
 8002726:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002728:	f107 0320 	add.w	r3, r7, #32
 800272c:	4618      	mov	r0, r3
 800272e:	f002 ffc9 	bl	80056c4 <HAL_RCC_OscConfig>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002738:	f000 f96c 	bl	8002a14 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800273c:	230f      	movs	r3, #15
 800273e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002740:	2302      	movs	r3, #2
 8002742:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002744:	2300      	movs	r3, #0
 8002746:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002748:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800274c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800274e:	2300      	movs	r3, #0
 8002750:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002752:	f107 030c 	add.w	r3, r7, #12
 8002756:	2102      	movs	r1, #2
 8002758:	4618      	mov	r0, r3
 800275a:	f003 fa2b 	bl	8005bb4 <HAL_RCC_ClockConfig>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002764:	f000 f956 	bl	8002a14 <Error_Handler>
  }
}
 8002768:	bf00      	nop
 800276a:	3750      	adds	r7, #80	; 0x50
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	40023800 	.word	0x40023800
 8002774:	40007000 	.word	0x40007000

08002778 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800277e:	463b      	mov	r3, r7
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800278a:	4b22      	ldr	r3, [pc, #136]	; (8002814 <MX_ADC1_Init+0x9c>)
 800278c:	4a22      	ldr	r2, [pc, #136]	; (8002818 <MX_ADC1_Init+0xa0>)
 800278e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002790:	4b20      	ldr	r3, [pc, #128]	; (8002814 <MX_ADC1_Init+0x9c>)
 8002792:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002796:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8002798:	4b1e      	ldr	r3, [pc, #120]	; (8002814 <MX_ADC1_Init+0x9c>)
 800279a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800279e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80027a0:	4b1c      	ldr	r3, [pc, #112]	; (8002814 <MX_ADC1_Init+0x9c>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80027a6:	4b1b      	ldr	r3, [pc, #108]	; (8002814 <MX_ADC1_Init+0x9c>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80027ac:	4b19      	ldr	r3, [pc, #100]	; (8002814 <MX_ADC1_Init+0x9c>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80027b4:	4b17      	ldr	r3, [pc, #92]	; (8002814 <MX_ADC1_Init+0x9c>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80027ba:	4b16      	ldr	r3, [pc, #88]	; (8002814 <MX_ADC1_Init+0x9c>)
 80027bc:	4a17      	ldr	r2, [pc, #92]	; (800281c <MX_ADC1_Init+0xa4>)
 80027be:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80027c0:	4b14      	ldr	r3, [pc, #80]	; (8002814 <MX_ADC1_Init+0x9c>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80027c6:	4b13      	ldr	r3, [pc, #76]	; (8002814 <MX_ADC1_Init+0x9c>)
 80027c8:	2201      	movs	r2, #1
 80027ca:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80027cc:	4b11      	ldr	r3, [pc, #68]	; (8002814 <MX_ADC1_Init+0x9c>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80027d4:	4b0f      	ldr	r3, [pc, #60]	; (8002814 <MX_ADC1_Init+0x9c>)
 80027d6:	2201      	movs	r2, #1
 80027d8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80027da:	480e      	ldr	r0, [pc, #56]	; (8002814 <MX_ADC1_Init+0x9c>)
 80027dc:	f000 fe5a 	bl	8003494 <HAL_ADC_Init>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 80027e6:	f000 f915 	bl	8002a14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80027ea:	2308      	movs	r3, #8
 80027ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80027ee:	2301      	movs	r3, #1
 80027f0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80027f2:	2300      	movs	r3, #0
 80027f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027f6:	463b      	mov	r3, r7
 80027f8:	4619      	mov	r1, r3
 80027fa:	4806      	ldr	r0, [pc, #24]	; (8002814 <MX_ADC1_Init+0x9c>)
 80027fc:	f001 f80e 	bl	800381c <HAL_ADC_ConfigChannel>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8002806:	f000 f905 	bl	8002a14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800280a:	bf00      	nop
 800280c:	3710      	adds	r7, #16
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	20000090 	.word	0x20000090
 8002818:	40012000 	.word	0x40012000
 800281c:	0f000001 	.word	0x0f000001

08002820 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002824:	4b12      	ldr	r3, [pc, #72]	; (8002870 <MX_I2C1_Init+0x50>)
 8002826:	4a13      	ldr	r2, [pc, #76]	; (8002874 <MX_I2C1_Init+0x54>)
 8002828:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800282a:	4b11      	ldr	r3, [pc, #68]	; (8002870 <MX_I2C1_Init+0x50>)
 800282c:	4a12      	ldr	r2, [pc, #72]	; (8002878 <MX_I2C1_Init+0x58>)
 800282e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002830:	4b0f      	ldr	r3, [pc, #60]	; (8002870 <MX_I2C1_Init+0x50>)
 8002832:	2200      	movs	r2, #0
 8002834:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002836:	4b0e      	ldr	r3, [pc, #56]	; (8002870 <MX_I2C1_Init+0x50>)
 8002838:	2200      	movs	r2, #0
 800283a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800283c:	4b0c      	ldr	r3, [pc, #48]	; (8002870 <MX_I2C1_Init+0x50>)
 800283e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002842:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002844:	4b0a      	ldr	r3, [pc, #40]	; (8002870 <MX_I2C1_Init+0x50>)
 8002846:	2200      	movs	r2, #0
 8002848:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800284a:	4b09      	ldr	r3, [pc, #36]	; (8002870 <MX_I2C1_Init+0x50>)
 800284c:	2200      	movs	r2, #0
 800284e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002850:	4b07      	ldr	r3, [pc, #28]	; (8002870 <MX_I2C1_Init+0x50>)
 8002852:	2200      	movs	r2, #0
 8002854:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002856:	4b06      	ldr	r3, [pc, #24]	; (8002870 <MX_I2C1_Init+0x50>)
 8002858:	2200      	movs	r2, #0
 800285a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800285c:	4804      	ldr	r0, [pc, #16]	; (8002870 <MX_I2C1_Init+0x50>)
 800285e:	f001 fcc3 	bl	80041e8 <HAL_I2C_Init>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002868:	f000 f8d4 	bl	8002a14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800286c:	bf00      	nop
 800286e:	bd80      	pop	{r7, pc}
 8002870:	200000d8 	.word	0x200000d8
 8002874:	40005400 	.word	0x40005400
 8002878:	000186a0 	.word	0x000186a0

0800287c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002880:	4b0e      	ldr	r3, [pc, #56]	; (80028bc <MX_TIM10_Init+0x40>)
 8002882:	4a0f      	ldr	r2, [pc, #60]	; (80028c0 <MX_TIM10_Init+0x44>)
 8002884:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 41999;
 8002886:	4b0d      	ldr	r3, [pc, #52]	; (80028bc <MX_TIM10_Init+0x40>)
 8002888:	f24a 420f 	movw	r2, #41999	; 0xa40f
 800288c:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800288e:	4b0b      	ldr	r3, [pc, #44]	; (80028bc <MX_TIM10_Init+0x40>)
 8002890:	2200      	movs	r2, #0
 8002892:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 199;
 8002894:	4b09      	ldr	r3, [pc, #36]	; (80028bc <MX_TIM10_Init+0x40>)
 8002896:	22c7      	movs	r2, #199	; 0xc7
 8002898:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800289a:	4b08      	ldr	r3, [pc, #32]	; (80028bc <MX_TIM10_Init+0x40>)
 800289c:	2200      	movs	r2, #0
 800289e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028a0:	4b06      	ldr	r3, [pc, #24]	; (80028bc <MX_TIM10_Init+0x40>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80028a6:	4805      	ldr	r0, [pc, #20]	; (80028bc <MX_TIM10_Init+0x40>)
 80028a8:	f003 fb50 	bl	8005f4c <HAL_TIM_Base_Init>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80028b2:	f000 f8af 	bl	8002a14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	2000012c 	.word	0x2000012c
 80028c0:	40014400 	.word	0x40014400

080028c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b08a      	sub	sp, #40	; 0x28
 80028c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ca:	f107 0314 	add.w	r3, r7, #20
 80028ce:	2200      	movs	r2, #0
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	605a      	str	r2, [r3, #4]
 80028d4:	609a      	str	r2, [r3, #8]
 80028d6:	60da      	str	r2, [r3, #12]
 80028d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028da:	2300      	movs	r3, #0
 80028dc:	613b      	str	r3, [r7, #16]
 80028de:	4b49      	ldr	r3, [pc, #292]	; (8002a04 <MX_GPIO_Init+0x140>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	4a48      	ldr	r2, [pc, #288]	; (8002a04 <MX_GPIO_Init+0x140>)
 80028e4:	f043 0304 	orr.w	r3, r3, #4
 80028e8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ea:	4b46      	ldr	r3, [pc, #280]	; (8002a04 <MX_GPIO_Init+0x140>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	f003 0304 	and.w	r3, r3, #4
 80028f2:	613b      	str	r3, [r7, #16]
 80028f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	60fb      	str	r3, [r7, #12]
 80028fa:	4b42      	ldr	r3, [pc, #264]	; (8002a04 <MX_GPIO_Init+0x140>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	4a41      	ldr	r2, [pc, #260]	; (8002a04 <MX_GPIO_Init+0x140>)
 8002900:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002904:	6313      	str	r3, [r2, #48]	; 0x30
 8002906:	4b3f      	ldr	r3, [pc, #252]	; (8002a04 <MX_GPIO_Init+0x140>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002912:	2300      	movs	r3, #0
 8002914:	60bb      	str	r3, [r7, #8]
 8002916:	4b3b      	ldr	r3, [pc, #236]	; (8002a04 <MX_GPIO_Init+0x140>)
 8002918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291a:	4a3a      	ldr	r2, [pc, #232]	; (8002a04 <MX_GPIO_Init+0x140>)
 800291c:	f043 0301 	orr.w	r3, r3, #1
 8002920:	6313      	str	r3, [r2, #48]	; 0x30
 8002922:	4b38      	ldr	r3, [pc, #224]	; (8002a04 <MX_GPIO_Init+0x140>)
 8002924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	60bb      	str	r3, [r7, #8]
 800292c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800292e:	2300      	movs	r3, #0
 8002930:	607b      	str	r3, [r7, #4]
 8002932:	4b34      	ldr	r3, [pc, #208]	; (8002a04 <MX_GPIO_Init+0x140>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002936:	4a33      	ldr	r2, [pc, #204]	; (8002a04 <MX_GPIO_Init+0x140>)
 8002938:	f043 0302 	orr.w	r3, r3, #2
 800293c:	6313      	str	r3, [r2, #48]	; 0x30
 800293e:	4b31      	ldr	r3, [pc, #196]	; (8002a04 <MX_GPIO_Init+0x140>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	607b      	str	r3, [r7, #4]
 8002948:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 800294a:	2200      	movs	r2, #0
 800294c:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 8002950:	482d      	ldr	r0, [pc, #180]	; (8002a08 <MX_GPIO_Init+0x144>)
 8002952:	f001 fc2f 	bl	80041b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, out5_Pin|zumer_Pin|out6_Pin|out7_Pin
 8002956:	2200      	movs	r2, #0
 8002958:	f241 313c 	movw	r1, #4924	; 0x133c
 800295c:	482b      	ldr	r0, [pc, #172]	; (8002a0c <MX_GPIO_Init+0x148>)
 800295e:	f001 fc29 	bl	80041b4 <HAL_GPIO_WritePin>
                          |out8_Pin|out9_Pin|out10_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, out1_Pin|out2_Pin|out3_Pin|out4_Pin, GPIO_PIN_RESET);
 8002962:	2200      	movs	r2, #0
 8002964:	f44f 411c 	mov.w	r1, #39936	; 0x9c00
 8002968:	4829      	ldr	r0, [pc, #164]	; (8002a10 <MX_GPIO_Init+0x14c>)
 800296a:	f001 fc23 	bl	80041b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800296e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002972:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002974:	2301      	movs	r3, #1
 8002976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002978:	2300      	movs	r3, #0
 800297a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297c:	2300      	movs	r3, #0
 800297e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002980:	f107 0314 	add.w	r3, r7, #20
 8002984:	4619      	mov	r1, r3
 8002986:	4820      	ldr	r0, [pc, #128]	; (8002a08 <MX_GPIO_Init+0x144>)
 8002988:	f001 fa78 	bl	8003e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : in1_Pin in2_Pin in3_Pin in4_Pin
                           in5_Pin in6_Pin in7_Pin in8_Pin
                           in9_Pin in10_Pin */
  GPIO_InitStruct.Pin = in1_Pin|in2_Pin|in3_Pin|in4_Pin
 800298c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002990:	617b      	str	r3, [r7, #20]
                          |in5_Pin|in6_Pin|in7_Pin|in8_Pin
                          |in9_Pin|in10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002992:	2300      	movs	r3, #0
 8002994:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002996:	2301      	movs	r3, #1
 8002998:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299a:	f107 0314 	add.w	r3, r7, #20
 800299e:	4619      	mov	r1, r3
 80029a0:	481b      	ldr	r0, [pc, #108]	; (8002a10 <MX_GPIO_Init+0x14c>)
 80029a2:	f001 fa6b 	bl	8003e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : out5_Pin zumer_Pin out6_Pin out7_Pin
                           out8_Pin out9_Pin out10_Pin */
  GPIO_InitStruct.Pin = out5_Pin|zumer_Pin|out6_Pin|out7_Pin
 80029a6:	f241 333c 	movw	r3, #4924	; 0x133c
 80029aa:	617b      	str	r3, [r7, #20]
                          |out8_Pin|out9_Pin|out10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ac:	2301      	movs	r3, #1
 80029ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b4:	2300      	movs	r3, #0
 80029b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029b8:	f107 0314 	add.w	r3, r7, #20
 80029bc:	4619      	mov	r1, r3
 80029be:	4813      	ldr	r0, [pc, #76]	; (8002a0c <MX_GPIO_Init+0x148>)
 80029c0:	f001 fa5c 	bl	8003e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : Botton_Pin PB13 */
  GPIO_InitStruct.Pin = Botton_Pin|GPIO_PIN_13;
 80029c4:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80029c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ca:	2300      	movs	r3, #0
 80029cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029ce:	2301      	movs	r3, #1
 80029d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029d2:	f107 0314 	add.w	r3, r7, #20
 80029d6:	4619      	mov	r1, r3
 80029d8:	480c      	ldr	r0, [pc, #48]	; (8002a0c <MX_GPIO_Init+0x148>)
 80029da:	f001 fa4f 	bl	8003e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : out1_Pin out2_Pin out3_Pin out4_Pin */
  GPIO_InitStruct.Pin = out1_Pin|out2_Pin|out3_Pin|out4_Pin;
 80029de:	f44f 431c 	mov.w	r3, #39936	; 0x9c00
 80029e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e4:	2301      	movs	r3, #1
 80029e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e8:	2300      	movs	r3, #0
 80029ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ec:	2300      	movs	r3, #0
 80029ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f0:	f107 0314 	add.w	r3, r7, #20
 80029f4:	4619      	mov	r1, r3
 80029f6:	4806      	ldr	r0, [pc, #24]	; (8002a10 <MX_GPIO_Init+0x14c>)
 80029f8:	f001 fa40 	bl	8003e7c <HAL_GPIO_Init>

}
 80029fc:	bf00      	nop
 80029fe:	3728      	adds	r7, #40	; 0x28
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40023800 	.word	0x40023800
 8002a08:	40020800 	.word	0x40020800
 8002a0c:	40020400 	.word	0x40020400
 8002a10:	40020000 	.word	0x40020000

08002a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a18:	b672      	cpsid	i
}
 8002a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a1c:	e7fe      	b.n	8002a1c <Error_Handler+0x8>
	...

08002a20 <read_memory>:
#include "memory.h"
extern param p_work;
extern const uint8_t temp_numder[7];
uint8_t read_memory (uint8_t data)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b088      	sub	sp, #32
 8002a24:	af04      	add	r7, sp, #16
 8002a26:	4603      	mov	r3, r0
 8002a28:	71fb      	strb	r3, [r7, #7]
	uint8_t  data_out;
	HAL_I2C_Mem_Read(&hi2c1, 80<<1, data, I2C_MEMADD_SIZE_16BIT,&data_out , 1,HAL_MAX_DELAY );
 8002a2a:	79fb      	ldrb	r3, [r7, #7]
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a32:	9302      	str	r3, [sp, #8]
 8002a34:	2301      	movs	r3, #1
 8002a36:	9301      	str	r3, [sp, #4]
 8002a38:	f107 030f 	add.w	r3, r7, #15
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	2310      	movs	r3, #16
 8002a40:	21a0      	movs	r1, #160	; 0xa0
 8002a42:	4804      	ldr	r0, [pc, #16]	; (8002a54 <read_memory+0x34>)
 8002a44:	f001 ff0c 	bl	8004860 <HAL_I2C_Mem_Read>

return data_out;
 8002a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	200000d8 	.word	0x200000d8

08002a58 <write_memory>:

void write_memory (uint8_t addr,uint8_t data)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b086      	sub	sp, #24
 8002a5c:	af04      	add	r7, sp, #16
 8002a5e:	4603      	mov	r3, r0
 8002a60:	460a      	mov	r2, r1
 8002a62:	71fb      	strb	r3, [r7, #7]
 8002a64:	4613      	mov	r3, r2
 8002a66:	71bb      	strb	r3, [r7, #6]
HAL_I2C_Mem_Write(&hi2c1, 80<<1, addr, I2C_MEMADD_SIZE_16BIT,&data , 1,HAL_MAX_DELAY);
 8002a68:	79fb      	ldrb	r3, [r7, #7]
 8002a6a:	b29a      	uxth	r2, r3
 8002a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002a70:	9302      	str	r3, [sp, #8]
 8002a72:	2301      	movs	r3, #1
 8002a74:	9301      	str	r3, [sp, #4]
 8002a76:	1dbb      	adds	r3, r7, #6
 8002a78:	9300      	str	r3, [sp, #0]
 8002a7a:	2310      	movs	r3, #16
 8002a7c:	21a0      	movs	r1, #160	; 0xa0
 8002a7e:	4803      	ldr	r0, [pc, #12]	; (8002a8c <write_memory+0x34>)
 8002a80:	f001 fdf4 	bl	800466c <HAL_I2C_Mem_Write>
}
 8002a84:	bf00      	nop
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	200000d8 	.word	0x200000d8

08002a90 <read_adcn>:

uint16_t read_adcn (void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
uint16_t our=0;
 8002a96:	2300      	movs	r3, #0
 8002a98:	80fb      	strh	r3, [r7, #6]
HAL_ADC_Start(&hadc1);
 8002a9a:	4811      	ldr	r0, [pc, #68]	; (8002ae0 <read_adcn+0x50>)
 8002a9c:	f000 fd3e 	bl	800351c <HAL_ADC_Start>
for(uint8_t i=0;i<4;i++)
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	717b      	strb	r3, [r7, #5]
 8002aa4:	e00e      	b.n	8002ac4 <read_adcn+0x34>
{
	HAL_ADC_PollForConversion(&hadc1, 10);
 8002aa6:	210a      	movs	r1, #10
 8002aa8:	480d      	ldr	r0, [pc, #52]	; (8002ae0 <read_adcn+0x50>)
 8002aaa:	f000 fe1e 	bl	80036ea <HAL_ADC_PollForConversion>
	our=HAL_ADC_GetValue(&hadc1);
 8002aae:	480c      	ldr	r0, [pc, #48]	; (8002ae0 <read_adcn+0x50>)
 8002ab0:	f000 fea6 	bl	8003800 <HAL_ADC_GetValue>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	80fb      	strh	r3, [r7, #6]
	our+=our;
 8002ab8:	88fb      	ldrh	r3, [r7, #6]
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	80fb      	strh	r3, [r7, #6]
for(uint8_t i=0;i<4;i++)
 8002abe:	797b      	ldrb	r3, [r7, #5]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	717b      	strb	r3, [r7, #5]
 8002ac4:	797b      	ldrb	r3, [r7, #5]
 8002ac6:	2b03      	cmp	r3, #3
 8002ac8:	d9ed      	bls.n	8002aa6 <read_adcn+0x16>
}
our=our/2;
 8002aca:	88fb      	ldrh	r3, [r7, #6]
 8002acc:	085b      	lsrs	r3, r3, #1
 8002ace:	80fb      	strh	r3, [r7, #6]
HAL_ADC_Stop(&hadc1);
 8002ad0:	4803      	ldr	r0, [pc, #12]	; (8002ae0 <read_adcn+0x50>)
 8002ad2:	f000 fdd7 	bl	8003684 <HAL_ADC_Stop>
return our;
 8002ad6:	88fb      	ldrh	r3, [r7, #6]
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	20000090 	.word	0x20000090

08002ae4 <write_memory_adc>:

void write_memory_adc (uint8_t adresMem,uint16_t dataMem)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b088      	sub	sp, #32
 8002ae8:	af04      	add	r7, sp, #16
 8002aea:	4603      	mov	r3, r0
 8002aec:	460a      	mov	r2, r1
 8002aee:	71fb      	strb	r3, [r7, #7]
 8002af0:	4613      	mov	r3, r2
 8002af2:	80bb      	strh	r3, [r7, #4]
   uint8_t adr=80;
 8002af4:	2350      	movs	r3, #80	; 0x50
 8002af6:	73fb      	strb	r3, [r7, #15]
   uint8_t out[3];
 if(dataMem<=255)
 8002af8:	88bb      	ldrh	r3, [r7, #4]
 8002afa:	2bff      	cmp	r3, #255	; 0xff
 8002afc:	d819      	bhi.n	8002b32 <write_memory_adc+0x4e>
 {
	 out[0]=dataMem;
 8002afe:	88bb      	ldrh	r3, [r7, #4]
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	733b      	strb	r3, [r7, #12]
	 out[1]=0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	737b      	strb	r3, [r7, #13]
	 out[2]=0;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	73bb      	strb	r3, [r7, #14]
	 HAL_I2C_Mem_Write(&hi2c1, adr<<1, adresMem, I2C_MEMADD_SIZE_16BIT, out ,3,HAL_MAX_DELAY);
 8002b0c:	7bfb      	ldrb	r3, [r7, #15]
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	b299      	uxth	r1, r3
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	f04f 33ff 	mov.w	r3, #4294967295
 8002b1c:	9302      	str	r3, [sp, #8]
 8002b1e:	2303      	movs	r3, #3
 8002b20:	9301      	str	r3, [sp, #4]
 8002b22:	f107 030c 	add.w	r3, r7, #12
 8002b26:	9300      	str	r3, [sp, #0]
 8002b28:	2310      	movs	r3, #16
 8002b2a:	4815      	ldr	r0, [pc, #84]	; (8002b80 <write_memory_adc+0x9c>)
 8002b2c:	f001 fd9e 	bl	800466c <HAL_I2C_Mem_Write>
	out[0]=dataMem/255;
	out[1]=dataMem-(255*out[0]);
	out[2]=1;
	HAL_I2C_Mem_Write(&hi2c1, adr<<1, adresMem, I2C_MEMADD_SIZE_16BIT, out ,3,HAL_MAX_DELAY);
 }
}
 8002b30:	e021      	b.n	8002b76 <write_memory_adc+0x92>
	out[0]=dataMem/255;
 8002b32:	88bb      	ldrh	r3, [r7, #4]
 8002b34:	4a13      	ldr	r2, [pc, #76]	; (8002b84 <write_memory_adc+0xa0>)
 8002b36:	fba2 2303 	umull	r2, r3, r2, r3
 8002b3a:	09db      	lsrs	r3, r3, #7
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	733b      	strb	r3, [r7, #12]
	out[1]=dataMem-(255*out[0]);
 8002b42:	88bb      	ldrh	r3, [r7, #4]
 8002b44:	b2da      	uxtb	r2, r3
 8002b46:	7b3b      	ldrb	r3, [r7, #12]
 8002b48:	4413      	add	r3, r2
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	737b      	strb	r3, [r7, #13]
	out[2]=1;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(&hi2c1, adr<<1, adresMem, I2C_MEMADD_SIZE_16BIT, out ,3,HAL_MAX_DELAY);
 8002b52:	7bfb      	ldrb	r3, [r7, #15]
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	b299      	uxth	r1, r3
 8002b5a:	79fb      	ldrb	r3, [r7, #7]
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b62:	9302      	str	r3, [sp, #8]
 8002b64:	2303      	movs	r3, #3
 8002b66:	9301      	str	r3, [sp, #4]
 8002b68:	f107 030c 	add.w	r3, r7, #12
 8002b6c:	9300      	str	r3, [sp, #0]
 8002b6e:	2310      	movs	r3, #16
 8002b70:	4803      	ldr	r0, [pc, #12]	; (8002b80 <write_memory_adc+0x9c>)
 8002b72:	f001 fd7b 	bl	800466c <HAL_I2C_Mem_Write>
}
 8002b76:	bf00      	nop
 8002b78:	3710      	adds	r7, #16
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	200000d8 	.word	0x200000d8
 8002b84:	80808081 	.word	0x80808081

08002b88 <read_memory_adc>:

uint16_t read_memory_adc (uint8_t adrress)
{
 8002b88:	b590      	push	{r4, r7, lr}
 8002b8a:	b085      	sub	sp, #20
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	71fb      	strb	r3, [r7, #7]
	uint16_t out=0;
 8002b92:	2300      	movs	r3, #0
 8002b94:	81fb      	strh	r3, [r7, #14]
	if(read_memory(adrress+2)==0)
 8002b96:	79fb      	ldrb	r3, [r7, #7]
 8002b98:	3302      	adds	r3, #2
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7ff ff3f 	bl	8002a20 <read_memory>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d106      	bne.n	8002bb6 <read_memory_adc+0x2e>
	{
		return  read_memory (adrress);
 8002ba8:	79fb      	ldrb	r3, [r7, #7]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff ff38 	bl	8002a20 <read_memory>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	e014      	b.n	8002be0 <read_memory_adc+0x58>
	}
   else
    {
       out=(255 * read_memory(adrress) ) + read_memory(adrress+1);
 8002bb6:	79fb      	ldrb	r3, [r7, #7]
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7ff ff31 	bl	8002a20 <read_memory>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	0212      	lsls	r2, r2, #8
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	b29c      	uxth	r4, r3
 8002bca:	79fb      	ldrb	r3, [r7, #7]
 8002bcc:	3301      	adds	r3, #1
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7ff ff25 	bl	8002a20 <read_memory>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	4423      	add	r3, r4
 8002bdc:	81fb      	strh	r3, [r7, #14]
       return out;
 8002bde:	89fb      	ldrh	r3, [r7, #14]
    }
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3714      	adds	r7, #20
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd90      	pop	{r4, r7, pc}

08002be8 <SystemMem>:

void SystemMem (void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
	 button._minus = read_memory_adc(200);
 8002bec:	20c8      	movs	r0, #200	; 0xc8
 8002bee:	f7ff ffcb 	bl	8002b88 <read_memory_adc>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	4b26      	ldr	r3, [pc, #152]	; (8002c90 <SystemMem+0xa8>)
 8002bf8:	801a      	strh	r2, [r3, #0]
     button._plus  = read_memory_adc(20);
 8002bfa:	2014      	movs	r0, #20
 8002bfc:	f7ff ffc4 	bl	8002b88 <read_memory_adc>
 8002c00:	4603      	mov	r3, r0
 8002c02:	461a      	mov	r2, r3
 8002c04:	4b22      	ldr	r3, [pc, #136]	; (8002c90 <SystemMem+0xa8>)
 8002c06:	805a      	strh	r2, [r3, #2]
	 button._reset = read_memory_adc(30);
 8002c08:	201e      	movs	r0, #30
 8002c0a:	f7ff ffbd 	bl	8002b88 <read_memory_adc>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	461a      	mov	r2, r3
 8002c12:	4b1f      	ldr	r3, [pc, #124]	; (8002c90 <SystemMem+0xa8>)
 8002c14:	80da      	strh	r2, [r3, #6]
     p_work.mode   = read_memory(40);                    //  
 8002c16:	2028      	movs	r0, #40	; 0x28
 8002c18:	f7ff ff02 	bl	8002a20 <read_memory>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	461a      	mov	r2, r3
 8002c20:	4b1c      	ldr	r3, [pc, #112]	; (8002c94 <SystemMem+0xac>)
 8002c22:	70da      	strb	r2, [r3, #3]
	 p_work.number_cycles= temp_numder[read_memory(41)]; // 
 8002c24:	2029      	movs	r0, #41	; 0x29
 8002c26:	f7ff fefb 	bl	8002a20 <read_memory>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	4b1a      	ldr	r3, [pc, #104]	; (8002c98 <SystemMem+0xb0>)
 8002c30:	5c9a      	ldrb	r2, [r3, r2]
 8002c32:	4b18      	ldr	r3, [pc, #96]	; (8002c94 <SystemMem+0xac>)
 8002c34:	701a      	strb	r2, [r3, #0]
	 p_work.period= read_memory(100);                    //  
 8002c36:	2064      	movs	r0, #100	; 0x64
 8002c38:	f7ff fef2 	bl	8002a20 <read_memory>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	461a      	mov	r2, r3
 8002c40:	4b14      	ldr	r3, [pc, #80]	; (8002c94 <SystemMem+0xac>)
 8002c42:	705a      	strb	r2, [r3, #1]

     if( p_work.number_cycles>100)
 8002c44:	4b13      	ldr	r3, [pc, #76]	; (8002c94 <SystemMem+0xac>)
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	2b64      	cmp	r3, #100	; 0x64
 8002c4a:	d906      	bls.n	8002c5a <SystemMem+0x72>
	 {
		 write_memory(41,0);
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	2029      	movs	r0, #41	; 0x29
 8002c50:	f7ff ff02 	bl	8002a58 <write_memory>
		 p_work.number_cycles=0;
 8002c54:	4b0f      	ldr	r3, [pc, #60]	; (8002c94 <SystemMem+0xac>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	701a      	strb	r2, [r3, #0]
	 }
	 if(p_work.mode>3)
 8002c5a:	4b0e      	ldr	r3, [pc, #56]	; (8002c94 <SystemMem+0xac>)
 8002c5c:	78db      	ldrb	r3, [r3, #3]
 8002c5e:	2b03      	cmp	r3, #3
 8002c60:	d906      	bls.n	8002c70 <SystemMem+0x88>
	 {
		 write_memory(40,0);
 8002c62:	2100      	movs	r1, #0
 8002c64:	2028      	movs	r0, #40	; 0x28
 8002c66:	f7ff fef7 	bl	8002a58 <write_memory>
		 p_work.mode=0;
 8002c6a:	4b0a      	ldr	r3, [pc, #40]	; (8002c94 <SystemMem+0xac>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	70da      	strb	r2, [r3, #3]
	 }

	 if(read_memory(100)>20)
 8002c70:	2064      	movs	r0, #100	; 0x64
 8002c72:	f7ff fed5 	bl	8002a20 <read_memory>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b14      	cmp	r3, #20
 8002c7a:	d906      	bls.n	8002c8a <SystemMem+0xa2>
	 {
		 write_memory(100,1);
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	2064      	movs	r0, #100	; 0x64
 8002c80:	f7ff feea 	bl	8002a58 <write_memory>
		 p_work.period=1;
 8002c84:	4b03      	ldr	r3, [pc, #12]	; (8002c94 <SystemMem+0xac>)
 8002c86:	2201      	movs	r2, #1
 8002c88:	705a      	strb	r2, [r3, #1]
	 }
}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	2000021c 	.word	0x2000021c
 8002c94:	20000224 	.word	0x20000224
 8002c98:	08007638 	.word	0x08007638

08002c9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	607b      	str	r3, [r7, #4]
 8002ca6:	4b10      	ldr	r3, [pc, #64]	; (8002ce8 <HAL_MspInit+0x4c>)
 8002ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002caa:	4a0f      	ldr	r2, [pc, #60]	; (8002ce8 <HAL_MspInit+0x4c>)
 8002cac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cb0:	6453      	str	r3, [r2, #68]	; 0x44
 8002cb2:	4b0d      	ldr	r3, [pc, #52]	; (8002ce8 <HAL_MspInit+0x4c>)
 8002cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cba:	607b      	str	r3, [r7, #4]
 8002cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	603b      	str	r3, [r7, #0]
 8002cc2:	4b09      	ldr	r3, [pc, #36]	; (8002ce8 <HAL_MspInit+0x4c>)
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	4a08      	ldr	r2, [pc, #32]	; (8002ce8 <HAL_MspInit+0x4c>)
 8002cc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ccc:	6413      	str	r3, [r2, #64]	; 0x40
 8002cce:	4b06      	ldr	r3, [pc, #24]	; (8002ce8 <HAL_MspInit+0x4c>)
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cd6:	603b      	str	r3, [r7, #0]
 8002cd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cda:	bf00      	nop
 8002cdc:	370c      	adds	r7, #12
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	40023800 	.word	0x40023800

08002cec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08a      	sub	sp, #40	; 0x28
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf4:	f107 0314 	add.w	r3, r7, #20
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	601a      	str	r2, [r3, #0]
 8002cfc:	605a      	str	r2, [r3, #4]
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	60da      	str	r2, [r3, #12]
 8002d02:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a17      	ldr	r2, [pc, #92]	; (8002d68 <HAL_ADC_MspInit+0x7c>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d127      	bne.n	8002d5e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d0e:	2300      	movs	r3, #0
 8002d10:	613b      	str	r3, [r7, #16]
 8002d12:	4b16      	ldr	r3, [pc, #88]	; (8002d6c <HAL_ADC_MspInit+0x80>)
 8002d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d16:	4a15      	ldr	r2, [pc, #84]	; (8002d6c <HAL_ADC_MspInit+0x80>)
 8002d18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d1e:	4b13      	ldr	r3, [pc, #76]	; (8002d6c <HAL_ADC_MspInit+0x80>)
 8002d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d26:	613b      	str	r3, [r7, #16]
 8002d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60fb      	str	r3, [r7, #12]
 8002d2e:	4b0f      	ldr	r3, [pc, #60]	; (8002d6c <HAL_ADC_MspInit+0x80>)
 8002d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d32:	4a0e      	ldr	r2, [pc, #56]	; (8002d6c <HAL_ADC_MspInit+0x80>)
 8002d34:	f043 0302 	orr.w	r3, r3, #2
 8002d38:	6313      	str	r3, [r2, #48]	; 0x30
 8002d3a:	4b0c      	ldr	r3, [pc, #48]	; (8002d6c <HAL_ADC_MspInit+0x80>)
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002d46:	2303      	movs	r3, #3
 8002d48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d52:	f107 0314 	add.w	r3, r7, #20
 8002d56:	4619      	mov	r1, r3
 8002d58:	4805      	ldr	r0, [pc, #20]	; (8002d70 <HAL_ADC_MspInit+0x84>)
 8002d5a:	f001 f88f 	bl	8003e7c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002d5e:	bf00      	nop
 8002d60:	3728      	adds	r7, #40	; 0x28
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	40012000 	.word	0x40012000
 8002d6c:	40023800 	.word	0x40023800
 8002d70:	40020400 	.word	0x40020400

08002d74 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b08a      	sub	sp, #40	; 0x28
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d7c:	f107 0314 	add.w	r3, r7, #20
 8002d80:	2200      	movs	r2, #0
 8002d82:	601a      	str	r2, [r3, #0]
 8002d84:	605a      	str	r2, [r3, #4]
 8002d86:	609a      	str	r2, [r3, #8]
 8002d88:	60da      	str	r2, [r3, #12]
 8002d8a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a19      	ldr	r2, [pc, #100]	; (8002df8 <HAL_I2C_MspInit+0x84>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d12b      	bne.n	8002dee <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d96:	2300      	movs	r3, #0
 8002d98:	613b      	str	r3, [r7, #16]
 8002d9a:	4b18      	ldr	r3, [pc, #96]	; (8002dfc <HAL_I2C_MspInit+0x88>)
 8002d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9e:	4a17      	ldr	r2, [pc, #92]	; (8002dfc <HAL_I2C_MspInit+0x88>)
 8002da0:	f043 0302 	orr.w	r3, r3, #2
 8002da4:	6313      	str	r3, [r2, #48]	; 0x30
 8002da6:	4b15      	ldr	r3, [pc, #84]	; (8002dfc <HAL_I2C_MspInit+0x88>)
 8002da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	613b      	str	r3, [r7, #16]
 8002db0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002db2:	23c0      	movs	r3, #192	; 0xc0
 8002db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002db6:	2312      	movs	r3, #18
 8002db8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002dc2:	2304      	movs	r3, #4
 8002dc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dc6:	f107 0314 	add.w	r3, r7, #20
 8002dca:	4619      	mov	r1, r3
 8002dcc:	480c      	ldr	r0, [pc, #48]	; (8002e00 <HAL_I2C_MspInit+0x8c>)
 8002dce:	f001 f855 	bl	8003e7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	4b09      	ldr	r3, [pc, #36]	; (8002dfc <HAL_I2C_MspInit+0x88>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	4a08      	ldr	r2, [pc, #32]	; (8002dfc <HAL_I2C_MspInit+0x88>)
 8002ddc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002de0:	6413      	str	r3, [r2, #64]	; 0x40
 8002de2:	4b06      	ldr	r3, [pc, #24]	; (8002dfc <HAL_I2C_MspInit+0x88>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dea:	60fb      	str	r3, [r7, #12]
 8002dec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002dee:	bf00      	nop
 8002df0:	3728      	adds	r7, #40	; 0x28
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	40005400 	.word	0x40005400
 8002dfc:	40023800 	.word	0x40023800
 8002e00:	40020400 	.word	0x40020400

08002e04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a0e      	ldr	r2, [pc, #56]	; (8002e4c <HAL_TIM_Base_MspInit+0x48>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d115      	bne.n	8002e42 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002e16:	2300      	movs	r3, #0
 8002e18:	60fb      	str	r3, [r7, #12]
 8002e1a:	4b0d      	ldr	r3, [pc, #52]	; (8002e50 <HAL_TIM_Base_MspInit+0x4c>)
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1e:	4a0c      	ldr	r2, [pc, #48]	; (8002e50 <HAL_TIM_Base_MspInit+0x4c>)
 8002e20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e24:	6453      	str	r3, [r2, #68]	; 0x44
 8002e26:	4b0a      	ldr	r3, [pc, #40]	; (8002e50 <HAL_TIM_Base_MspInit+0x4c>)
 8002e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e2e:	60fb      	str	r3, [r7, #12]
 8002e30:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002e32:	2200      	movs	r2, #0
 8002e34:	2100      	movs	r1, #0
 8002e36:	2019      	movs	r0, #25
 8002e38:	f000 ffe9 	bl	8003e0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002e3c:	2019      	movs	r0, #25
 8002e3e:	f001 f802 	bl	8003e46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002e42:	bf00      	nop
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	40014400 	.word	0x40014400
 8002e50:	40023800 	.word	0x40023800

08002e54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e58:	e7fe      	b.n	8002e58 <NMI_Handler+0x4>

08002e5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e5a:	b480      	push	{r7}
 8002e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e5e:	e7fe      	b.n	8002e5e <HardFault_Handler+0x4>

08002e60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e64:	e7fe      	b.n	8002e64 <MemManage_Handler+0x4>

08002e66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e66:	b480      	push	{r7}
 8002e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e6a:	e7fe      	b.n	8002e6a <BusFault_Handler+0x4>

08002e6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e70:	e7fe      	b.n	8002e70 <UsageFault_Handler+0x4>

08002e72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e72:	b480      	push	{r7}
 8002e74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e76:	bf00      	nop
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e84:	bf00      	nop
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr

08002e8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e92:	bf00      	nop
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ea0:	f000 fab4 	bl	800340c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ea4:	bf00      	nop
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002eac:	481d      	ldr	r0, [pc, #116]	; (8002f24 <TIM1_UP_TIM10_IRQHandler+0x7c>)
 8002eae:	f003 f8ff 	bl	80060b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  count_timer++;
 8002eb2:	4b1d      	ldr	r3, [pc, #116]	; (8002f28 <TIM1_UP_TIM10_IRQHandler+0x80>)
 8002eb4:	881b      	ldrh	r3, [r3, #0]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	b29a      	uxth	r2, r3
 8002eba:	4b1b      	ldr	r3, [pc, #108]	; (8002f28 <TIM1_UP_TIM10_IRQHandler+0x80>)
 8002ebc:	801a      	strh	r2, [r3, #0]

  	  if(start_play==1 && flag_beg==0 && p_work.mode==game_beg )    //бег
 8002ebe:	4b1b      	ldr	r3, [pc, #108]	; (8002f2c <TIM1_UP_TIM10_IRQHandler+0x84>)
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d109      	bne.n	8002eda <TIM1_UP_TIM10_IRQHandler+0x32>
 8002ec6:	4b1a      	ldr	r3, [pc, #104]	; (8002f30 <TIM1_UP_TIM10_IRQHandler+0x88>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d105      	bne.n	8002eda <TIM1_UP_TIM10_IRQHandler+0x32>
 8002ece:	4b19      	ldr	r3, [pc, #100]	; (8002f34 <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002ed0:	78db      	ldrb	r3, [r3, #3]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d101      	bne.n	8002eda <TIM1_UP_TIM10_IRQHandler+0x32>
	  {
		Beg();
 8002ed6:	f7fd ffdd 	bl	8000e94 <Beg>
	  }

	 if(start_play==1 && flag_beg==0 && p_work.mode==game_invers ) //инверсия
 8002eda:	4b14      	ldr	r3, [pc, #80]	; (8002f2c <TIM1_UP_TIM10_IRQHandler+0x84>)
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d109      	bne.n	8002ef6 <TIM1_UP_TIM10_IRQHandler+0x4e>
 8002ee2:	4b13      	ldr	r3, [pc, #76]	; (8002f30 <TIM1_UP_TIM10_IRQHandler+0x88>)
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d105      	bne.n	8002ef6 <TIM1_UP_TIM10_IRQHandler+0x4e>
 8002eea:	4b12      	ldr	r3, [pc, #72]	; (8002f34 <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002eec:	78db      	ldrb	r3, [r3, #3]
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d101      	bne.n	8002ef6 <TIM1_UP_TIM10_IRQHandler+0x4e>
	 {
		 invert();
 8002ef2:	f7ff f81d 	bl	8001f30 <invert>
	 }

	 if(start_play==1 && flag_beg==0 && p_work.mode==game_duble ) //дубль
 8002ef6:	4b0d      	ldr	r3, [pc, #52]	; (8002f2c <TIM1_UP_TIM10_IRQHandler+0x84>)
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d109      	bne.n	8002f12 <TIM1_UP_TIM10_IRQHandler+0x6a>
 8002efe:	4b0c      	ldr	r3, [pc, #48]	; (8002f30 <TIM1_UP_TIM10_IRQHandler+0x88>)
 8002f00:	781b      	ldrb	r3, [r3, #0]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d105      	bne.n	8002f12 <TIM1_UP_TIM10_IRQHandler+0x6a>
 8002f06:	4b0b      	ldr	r3, [pc, #44]	; (8002f34 <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002f08:	78db      	ldrb	r3, [r3, #3]
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d101      	bne.n	8002f12 <TIM1_UP_TIM10_IRQHandler+0x6a>
	   {
		 duble();
 8002f0e:	f7fe faaf 	bl	8001470 <duble>
	   }



	 if( p_work.mode==test) //                                   // тест
 8002f12:	4b08      	ldr	r3, [pc, #32]	; (8002f34 <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002f14:	78db      	ldrb	r3, [r3, #3]
 8002f16:	2b04      	cmp	r3, #4
 8002f18:	d101      	bne.n	8002f1e <TIM1_UP_TIM10_IRQHandler+0x76>
	 {
		 testButton();
 8002f1a:	f000 f931 	bl	8003180 <testButton>


	 }

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002f1e:	bf00      	nop
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	2000012c 	.word	0x2000012c
 8002f28:	20000176 	.word	0x20000176
 8002f2c:	200001ae 	.word	0x200001ae
 8002f30:	20000175 	.word	0x20000175
 8002f34:	20000224 	.word	0x20000224

08002f38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
	return 1;
 8002f3c:	2301      	movs	r3, #1
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <_kill>:

int _kill(int pid, int sig)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002f52:	f003 fa7b 	bl	800644c <__errno>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2216      	movs	r2, #22
 8002f5a:	601a      	str	r2, [r3, #0]
	return -1;
 8002f5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <_exit>:

void _exit (int status)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002f70:	f04f 31ff 	mov.w	r1, #4294967295
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f7ff ffe7 	bl	8002f48 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002f7a:	e7fe      	b.n	8002f7a <_exit+0x12>

08002f7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b086      	sub	sp, #24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f88:	2300      	movs	r3, #0
 8002f8a:	617b      	str	r3, [r7, #20]
 8002f8c:	e00a      	b.n	8002fa4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002f8e:	f3af 8000 	nop.w
 8002f92:	4601      	mov	r1, r0
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	1c5a      	adds	r2, r3, #1
 8002f98:	60ba      	str	r2, [r7, #8]
 8002f9a:	b2ca      	uxtb	r2, r1
 8002f9c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	617b      	str	r3, [r7, #20]
 8002fa4:	697a      	ldr	r2, [r7, #20]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	dbf0      	blt.n	8002f8e <_read+0x12>
	}

return len;
 8002fac:	687b      	ldr	r3, [r7, #4]
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b086      	sub	sp, #24
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	60f8      	str	r0, [r7, #12]
 8002fbe:	60b9      	str	r1, [r7, #8]
 8002fc0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	617b      	str	r3, [r7, #20]
 8002fc6:	e009      	b.n	8002fdc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	1c5a      	adds	r2, r3, #1
 8002fcc:	60ba      	str	r2, [r7, #8]
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	3301      	adds	r3, #1
 8002fda:	617b      	str	r3, [r7, #20]
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	dbf1      	blt.n	8002fc8 <_write+0x12>
	}
	return len;
 8002fe4:	687b      	ldr	r3, [r7, #4]
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3718      	adds	r7, #24
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <_close>:

int _close(int file)
{
 8002fee:	b480      	push	{r7}
 8002ff0:	b083      	sub	sp, #12
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
	return -1;
 8002ff6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	370c      	adds	r7, #12
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr

08003006 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003006:	b480      	push	{r7}
 8003008:	b083      	sub	sp, #12
 800300a:	af00      	add	r7, sp, #0
 800300c:	6078      	str	r0, [r7, #4]
 800300e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003016:	605a      	str	r2, [r3, #4]
	return 0;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr

08003026 <_isatty>:

int _isatty(int file)
{
 8003026:	b480      	push	{r7}
 8003028:	b083      	sub	sp, #12
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
	return 1;
 800302e:	2301      	movs	r3, #1
}
 8003030:	4618      	mov	r0, r3
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
	return 0;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3714      	adds	r7, #20
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
	...

08003058 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b086      	sub	sp, #24
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003060:	4a14      	ldr	r2, [pc, #80]	; (80030b4 <_sbrk+0x5c>)
 8003062:	4b15      	ldr	r3, [pc, #84]	; (80030b8 <_sbrk+0x60>)
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800306c:	4b13      	ldr	r3, [pc, #76]	; (80030bc <_sbrk+0x64>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d102      	bne.n	800307a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003074:	4b11      	ldr	r3, [pc, #68]	; (80030bc <_sbrk+0x64>)
 8003076:	4a12      	ldr	r2, [pc, #72]	; (80030c0 <_sbrk+0x68>)
 8003078:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800307a:	4b10      	ldr	r3, [pc, #64]	; (80030bc <_sbrk+0x64>)
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4413      	add	r3, r2
 8003082:	693a      	ldr	r2, [r7, #16]
 8003084:	429a      	cmp	r2, r3
 8003086:	d207      	bcs.n	8003098 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003088:	f003 f9e0 	bl	800644c <__errno>
 800308c:	4603      	mov	r3, r0
 800308e:	220c      	movs	r2, #12
 8003090:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003092:	f04f 33ff 	mov.w	r3, #4294967295
 8003096:	e009      	b.n	80030ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003098:	4b08      	ldr	r3, [pc, #32]	; (80030bc <_sbrk+0x64>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800309e:	4b07      	ldr	r3, [pc, #28]	; (80030bc <_sbrk+0x64>)
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4413      	add	r3, r2
 80030a6:	4a05      	ldr	r2, [pc, #20]	; (80030bc <_sbrk+0x64>)
 80030a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030aa:	68fb      	ldr	r3, [r7, #12]
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3718      	adds	r7, #24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	20010000 	.word	0x20010000
 80030b8:	00000400 	.word	0x00000400
 80030bc:	2000022c 	.word	0x2000022c
 80030c0:	20000248 	.word	0x20000248

080030c4 <chekInputBotton>:
#include "system.h"

u8 chekInputBotton (GPIO_TypeDef *g,uint16_t Pin)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	460b      	mov	r3, r1
 80030ce:	807b      	strh	r3, [r7, #2]
	if(READ_BIT(g->IDR,0x1UL << Pin )==RESET)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	691a      	ldr	r2, [r3, #16]
 80030d4:	887b      	ldrh	r3, [r7, #2]
 80030d6:	fa22 f303 	lsr.w	r3, r2, r3
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <chekInputBotton+0x22>
		return 1;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e000      	b.n	80030e8 <chekInputBotton+0x24>
	else
		return 0;
 80030e6:	2300      	movs	r3, #0
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <debonse>:

u8 debonse(u8 count,GPIO_TypeDef *g,uint16_t pin)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	4603      	mov	r3, r0
 80030fc:	6039      	str	r1, [r7, #0]
 80030fe:	71fb      	strb	r3, [r7, #7]
 8003100:	4613      	mov	r3, r2
 8003102:	80bb      	strh	r3, [r7, #4]
	u8 c=0,on=0,off=0;
 8003104:	2300      	movs	r3, #0
 8003106:	73fb      	strb	r3, [r7, #15]
 8003108:	2300      	movs	r3, #0
 800310a:	73bb      	strb	r3, [r7, #14]
 800310c:	2300      	movs	r3, #0
 800310e:	737b      	strb	r3, [r7, #13]
	for(c=0;c<count;c++)
 8003110:	2300      	movs	r3, #0
 8003112:	73fb      	strb	r3, [r7, #15]
 8003114:	e012      	b.n	800313c <debonse+0x48>
	{
		if((g->IDR&pin)==RESET)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	691a      	ldr	r2, [r3, #16]
 800311a:	88bb      	ldrh	r3, [r7, #4]
 800311c:	4013      	ands	r3, r2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d103      	bne.n	800312a <debonse+0x36>
		  on++;
 8003122:	7bbb      	ldrb	r3, [r7, #14]
 8003124:	3301      	adds	r3, #1
 8003126:	73bb      	strb	r3, [r7, #14]
 8003128:	e002      	b.n	8003130 <debonse+0x3c>
		else
		  off++;
 800312a:	7b7b      	ldrb	r3, [r7, #13]
 800312c:	3301      	adds	r3, #1
 800312e:	737b      	strb	r3, [r7, #13]
		HAL_Delay(1);
 8003130:	2001      	movs	r0, #1
 8003132:	f000 f98b 	bl	800344c <HAL_Delay>
	for(c=0;c<count;c++)
 8003136:	7bfb      	ldrb	r3, [r7, #15]
 8003138:	3301      	adds	r3, #1
 800313a:	73fb      	strb	r3, [r7, #15]
 800313c:	7bfa      	ldrb	r2, [r7, #15]
 800313e:	79fb      	ldrb	r3, [r7, #7]
 8003140:	429a      	cmp	r2, r3
 8003142:	d3e8      	bcc.n	8003116 <debonse+0x22>
	}
	if (on>off) return 1; else return 0;
 8003144:	7bba      	ldrb	r2, [r7, #14]
 8003146:	7b7b      	ldrb	r3, [r7, #13]
 8003148:	429a      	cmp	r2, r3
 800314a:	d901      	bls.n	8003150 <debonse+0x5c>
 800314c:	2301      	movs	r3, #1
 800314e:	e000      	b.n	8003152 <debonse+0x5e>
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
	...

0800315c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003160:	4b06      	ldr	r3, [pc, #24]	; (800317c <SystemInit+0x20>)
 8003162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003166:	4a05      	ldr	r2, [pc, #20]	; (800317c <SystemInit+0x20>)
 8003168:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800316c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003170:	bf00      	nop
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	e000ed00 	.word	0xe000ed00

08003180 <testButton>:
#include "test.h"


void testButton ()
{
 8003180:	b580      	push	{r7, lr}
 8003182:	af00      	add	r7, sp, #0
	off_all();
 8003184:	2200      	movs	r2, #0
 8003186:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800318a:	4860      	ldr	r0, [pc, #384]	; (800330c <testButton+0x18c>)
 800318c:	f001 f812 	bl	80041b4 <HAL_GPIO_WritePin>
 8003190:	2200      	movs	r2, #0
 8003192:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003196:	485d      	ldr	r0, [pc, #372]	; (800330c <testButton+0x18c>)
 8003198:	f001 f80c 	bl	80041b4 <HAL_GPIO_WritePin>
 800319c:	2200      	movs	r2, #0
 800319e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80031a2:	485a      	ldr	r0, [pc, #360]	; (800330c <testButton+0x18c>)
 80031a4:	f001 f806 	bl	80041b4 <HAL_GPIO_WritePin>
 80031a8:	2200      	movs	r2, #0
 80031aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031ae:	4857      	ldr	r0, [pc, #348]	; (800330c <testButton+0x18c>)
 80031b0:	f001 f800 	bl	80041b4 <HAL_GPIO_WritePin>
 80031b4:	2200      	movs	r2, #0
 80031b6:	2104      	movs	r1, #4
 80031b8:	4855      	ldr	r0, [pc, #340]	; (8003310 <testButton+0x190>)
 80031ba:	f000 fffb 	bl	80041b4 <HAL_GPIO_WritePin>
 80031be:	2200      	movs	r2, #0
 80031c0:	2108      	movs	r1, #8
 80031c2:	4853      	ldr	r0, [pc, #332]	; (8003310 <testButton+0x190>)
 80031c4:	f000 fff6 	bl	80041b4 <HAL_GPIO_WritePin>
 80031c8:	2200      	movs	r2, #0
 80031ca:	2110      	movs	r1, #16
 80031cc:	4850      	ldr	r0, [pc, #320]	; (8003310 <testButton+0x190>)
 80031ce:	f000 fff1 	bl	80041b4 <HAL_GPIO_WritePin>
 80031d2:	2200      	movs	r2, #0
 80031d4:	2120      	movs	r1, #32
 80031d6:	484e      	ldr	r0, [pc, #312]	; (8003310 <testButton+0x190>)
 80031d8:	f000 ffec 	bl	80041b4 <HAL_GPIO_WritePin>
 80031dc:	2200      	movs	r2, #0
 80031de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031e2:	484b      	ldr	r0, [pc, #300]	; (8003310 <testButton+0x190>)
 80031e4:	f000 ffe6 	bl	80041b4 <HAL_GPIO_WritePin>
 80031e8:	2200      	movs	r2, #0
 80031ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80031ee:	4848      	ldr	r0, [pc, #288]	; (8003310 <testButton+0x190>)
 80031f0:	f000 ffe0 	bl	80041b4 <HAL_GPIO_WritePin>
	  if (in_one()==0)         //1
 80031f4:	2101      	movs	r1, #1
 80031f6:	4845      	ldr	r0, [pc, #276]	; (800330c <testButton+0x18c>)
 80031f8:	f000 ffc4 	bl	8004184 <HAL_GPIO_ReadPin>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d106      	bne.n	8003210 <testButton+0x90>
	  {
		  on_one();
 8003202:	2201      	movs	r2, #1
 8003204:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003208:	4840      	ldr	r0, [pc, #256]	; (800330c <testButton+0x18c>)
 800320a:	f000 ffd3 	bl	80041b4 <HAL_GPIO_WritePin>
	  }
	  else if (in_ten()==0 && (COUNT_LED==10)) //10
	  {
		  on_ten();
	  }
}
 800320e:	e07b      	b.n	8003308 <testButton+0x188>
	  else if (in_two()==0)   //2
 8003210:	2102      	movs	r1, #2
 8003212:	483e      	ldr	r0, [pc, #248]	; (800330c <testButton+0x18c>)
 8003214:	f000 ffb6 	bl	8004184 <HAL_GPIO_ReadPin>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d106      	bne.n	800322c <testButton+0xac>
		  on_two();
 800321e:	2201      	movs	r2, #1
 8003220:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003224:	4839      	ldr	r0, [pc, #228]	; (800330c <testButton+0x18c>)
 8003226:	f000 ffc5 	bl	80041b4 <HAL_GPIO_WritePin>
}
 800322a:	e06d      	b.n	8003308 <testButton+0x188>
	  else if (in_three()==0)  //3
 800322c:	2104      	movs	r1, #4
 800322e:	4837      	ldr	r0, [pc, #220]	; (800330c <testButton+0x18c>)
 8003230:	f000 ffa8 	bl	8004184 <HAL_GPIO_ReadPin>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d106      	bne.n	8003248 <testButton+0xc8>
		  on_three();
 800323a:	2201      	movs	r2, #1
 800323c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003240:	4832      	ldr	r0, [pc, #200]	; (800330c <testButton+0x18c>)
 8003242:	f000 ffb7 	bl	80041b4 <HAL_GPIO_WritePin>
}
 8003246:	e05f      	b.n	8003308 <testButton+0x188>
	  else if (in_four()==0)  //4
 8003248:	2108      	movs	r1, #8
 800324a:	4830      	ldr	r0, [pc, #192]	; (800330c <testButton+0x18c>)
 800324c:	f000 ff9a 	bl	8004184 <HAL_GPIO_ReadPin>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d106      	bne.n	8003264 <testButton+0xe4>
		  on_four();
 8003256:	2201      	movs	r2, #1
 8003258:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800325c:	482b      	ldr	r0, [pc, #172]	; (800330c <testButton+0x18c>)
 800325e:	f000 ffa9 	bl	80041b4 <HAL_GPIO_WritePin>
}
 8003262:	e051      	b.n	8003308 <testButton+0x188>
	  else if (in_five()==0)  //5
 8003264:	2110      	movs	r1, #16
 8003266:	4829      	ldr	r0, [pc, #164]	; (800330c <testButton+0x18c>)
 8003268:	f000 ff8c 	bl	8004184 <HAL_GPIO_ReadPin>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d105      	bne.n	800327e <testButton+0xfe>
		  on_five();
 8003272:	2201      	movs	r2, #1
 8003274:	2104      	movs	r1, #4
 8003276:	4826      	ldr	r0, [pc, #152]	; (8003310 <testButton+0x190>)
 8003278:	f000 ff9c 	bl	80041b4 <HAL_GPIO_WritePin>
}
 800327c:	e044      	b.n	8003308 <testButton+0x188>
	  else if (in_six()==0 && (COUNT_LED==10))  //6
 800327e:	2120      	movs	r1, #32
 8003280:	4822      	ldr	r0, [pc, #136]	; (800330c <testButton+0x18c>)
 8003282:	f000 ff7f 	bl	8004184 <HAL_GPIO_ReadPin>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d105      	bne.n	8003298 <testButton+0x118>
		  on_six();
 800328c:	2201      	movs	r2, #1
 800328e:	2108      	movs	r1, #8
 8003290:	481f      	ldr	r0, [pc, #124]	; (8003310 <testButton+0x190>)
 8003292:	f000 ff8f 	bl	80041b4 <HAL_GPIO_WritePin>
 8003296:	e037      	b.n	8003308 <testButton+0x188>
	  else if ( in_seven()==0 && (COUNT_LED==10)) //7
 8003298:	2140      	movs	r1, #64	; 0x40
 800329a:	481c      	ldr	r0, [pc, #112]	; (800330c <testButton+0x18c>)
 800329c:	f000 ff72 	bl	8004184 <HAL_GPIO_ReadPin>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d105      	bne.n	80032b2 <testButton+0x132>
		  on_seven();
 80032a6:	2201      	movs	r2, #1
 80032a8:	2110      	movs	r1, #16
 80032aa:	4819      	ldr	r0, [pc, #100]	; (8003310 <testButton+0x190>)
 80032ac:	f000 ff82 	bl	80041b4 <HAL_GPIO_WritePin>
 80032b0:	e02a      	b.n	8003308 <testButton+0x188>
	  else if (in_eight()==0 && (COUNT_LED==10)) //8
 80032b2:	2180      	movs	r1, #128	; 0x80
 80032b4:	4815      	ldr	r0, [pc, #84]	; (800330c <testButton+0x18c>)
 80032b6:	f000 ff65 	bl	8004184 <HAL_GPIO_ReadPin>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d105      	bne.n	80032cc <testButton+0x14c>
		  on_eight();
 80032c0:	2201      	movs	r2, #1
 80032c2:	2120      	movs	r1, #32
 80032c4:	4812      	ldr	r0, [pc, #72]	; (8003310 <testButton+0x190>)
 80032c6:	f000 ff75 	bl	80041b4 <HAL_GPIO_WritePin>
 80032ca:	e01d      	b.n	8003308 <testButton+0x188>
	  else if (in_nine()==0 && (COUNT_LED==10)) //9
 80032cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032d0:	480e      	ldr	r0, [pc, #56]	; (800330c <testButton+0x18c>)
 80032d2:	f000 ff57 	bl	8004184 <HAL_GPIO_ReadPin>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d106      	bne.n	80032ea <testButton+0x16a>
		  on_nine();
 80032dc:	2201      	movs	r2, #1
 80032de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032e2:	480b      	ldr	r0, [pc, #44]	; (8003310 <testButton+0x190>)
 80032e4:	f000 ff66 	bl	80041b4 <HAL_GPIO_WritePin>
 80032e8:	e00e      	b.n	8003308 <testButton+0x188>
	  else if (in_ten()==0 && (COUNT_LED==10)) //10
 80032ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80032ee:	4807      	ldr	r0, [pc, #28]	; (800330c <testButton+0x18c>)
 80032f0:	f000 ff48 	bl	8004184 <HAL_GPIO_ReadPin>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d106      	bne.n	8003308 <testButton+0x188>
		  on_ten();
 80032fa:	2201      	movs	r2, #1
 80032fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003300:	4803      	ldr	r0, [pc, #12]	; (8003310 <testButton+0x190>)
 8003302:	f000 ff57 	bl	80041b4 <HAL_GPIO_WritePin>
}
 8003306:	e7ff      	b.n	8003308 <testButton+0x188>
 8003308:	bf00      	nop
 800330a:	bd80      	pop	{r7, pc}
 800330c:	40020000 	.word	0x40020000
 8003310:	40020400 	.word	0x40020400

08003314 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003314:	f8df d034 	ldr.w	sp, [pc, #52]	; 800334c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003318:	480d      	ldr	r0, [pc, #52]	; (8003350 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800331a:	490e      	ldr	r1, [pc, #56]	; (8003354 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800331c:	4a0e      	ldr	r2, [pc, #56]	; (8003358 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800331e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003320:	e002      	b.n	8003328 <LoopCopyDataInit>

08003322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003326:	3304      	adds	r3, #4

08003328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800332a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800332c:	d3f9      	bcc.n	8003322 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800332e:	4a0b      	ldr	r2, [pc, #44]	; (800335c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003330:	4c0b      	ldr	r4, [pc, #44]	; (8003360 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003334:	e001      	b.n	800333a <LoopFillZerobss>

08003336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003338:	3204      	adds	r2, #4

0800333a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800333a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800333c:	d3fb      	bcc.n	8003336 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800333e:	f7ff ff0d 	bl	800315c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003342:	f003 f889 	bl	8006458 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003346:	f7fe ffa3 	bl	8002290 <main>
  bx  lr    
 800334a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800334c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003350:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003354:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8003358:	080077b0 	.word	0x080077b0
  ldr r2, =_sbss
 800335c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8003360:	20000244 	.word	0x20000244

08003364 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003364:	e7fe      	b.n	8003364 <ADC_IRQHandler>
	...

08003368 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800336c:	4b0e      	ldr	r3, [pc, #56]	; (80033a8 <HAL_Init+0x40>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a0d      	ldr	r2, [pc, #52]	; (80033a8 <HAL_Init+0x40>)
 8003372:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003376:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003378:	4b0b      	ldr	r3, [pc, #44]	; (80033a8 <HAL_Init+0x40>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a0a      	ldr	r2, [pc, #40]	; (80033a8 <HAL_Init+0x40>)
 800337e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003382:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003384:	4b08      	ldr	r3, [pc, #32]	; (80033a8 <HAL_Init+0x40>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a07      	ldr	r2, [pc, #28]	; (80033a8 <HAL_Init+0x40>)
 800338a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800338e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003390:	2003      	movs	r0, #3
 8003392:	f000 fd31 	bl	8003df8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003396:	2000      	movs	r0, #0
 8003398:	f000 f808 	bl	80033ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800339c:	f7ff fc7e 	bl	8002c9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033a0:	2300      	movs	r3, #0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	40023c00 	.word	0x40023c00

080033ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033b4:	4b12      	ldr	r3, [pc, #72]	; (8003400 <HAL_InitTick+0x54>)
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	4b12      	ldr	r3, [pc, #72]	; (8003404 <HAL_InitTick+0x58>)
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	4619      	mov	r1, r3
 80033be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80033c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ca:	4618      	mov	r0, r3
 80033cc:	f000 fd49 	bl	8003e62 <HAL_SYSTICK_Config>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d001      	beq.n	80033da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e00e      	b.n	80033f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2b0f      	cmp	r3, #15
 80033de:	d80a      	bhi.n	80033f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033e0:	2200      	movs	r2, #0
 80033e2:	6879      	ldr	r1, [r7, #4]
 80033e4:	f04f 30ff 	mov.w	r0, #4294967295
 80033e8:	f000 fd11 	bl	8003e0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80033ec:	4a06      	ldr	r2, [pc, #24]	; (8003408 <HAL_InitTick+0x5c>)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80033f2:	2300      	movs	r3, #0
 80033f4:	e000      	b.n	80033f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3708      	adds	r7, #8
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	20000004 	.word	0x20000004
 8003404:	2000000c 	.word	0x2000000c
 8003408:	20000008 	.word	0x20000008

0800340c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800340c:	b480      	push	{r7}
 800340e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003410:	4b06      	ldr	r3, [pc, #24]	; (800342c <HAL_IncTick+0x20>)
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	461a      	mov	r2, r3
 8003416:	4b06      	ldr	r3, [pc, #24]	; (8003430 <HAL_IncTick+0x24>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4413      	add	r3, r2
 800341c:	4a04      	ldr	r2, [pc, #16]	; (8003430 <HAL_IncTick+0x24>)
 800341e:	6013      	str	r3, [r2, #0]
}
 8003420:	bf00      	nop
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	2000000c 	.word	0x2000000c
 8003430:	20000230 	.word	0x20000230

08003434 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003434:	b480      	push	{r7}
 8003436:	af00      	add	r7, sp, #0
  return uwTick;
 8003438:	4b03      	ldr	r3, [pc, #12]	; (8003448 <HAL_GetTick+0x14>)
 800343a:	681b      	ldr	r3, [r3, #0]
}
 800343c:	4618      	mov	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	20000230 	.word	0x20000230

0800344c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003454:	f7ff ffee 	bl	8003434 <HAL_GetTick>
 8003458:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003464:	d005      	beq.n	8003472 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003466:	4b0a      	ldr	r3, [pc, #40]	; (8003490 <HAL_Delay+0x44>)
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	461a      	mov	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	4413      	add	r3, r2
 8003470:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003472:	bf00      	nop
 8003474:	f7ff ffde 	bl	8003434 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	429a      	cmp	r2, r3
 8003482:	d8f7      	bhi.n	8003474 <HAL_Delay+0x28>
  {
  }
}
 8003484:	bf00      	nop
 8003486:	bf00      	nop
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	2000000c 	.word	0x2000000c

08003494 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800349c:	2300      	movs	r3, #0
 800349e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d101      	bne.n	80034aa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e033      	b.n	8003512 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d109      	bne.n	80034c6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f7ff fc1a 	bl	8002cec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ca:	f003 0310 	and.w	r3, r3, #16
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d118      	bne.n	8003504 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80034da:	f023 0302 	bic.w	r3, r3, #2
 80034de:	f043 0202 	orr.w	r2, r3, #2
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 faba 	bl	8003a60 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f6:	f023 0303 	bic.w	r3, r3, #3
 80034fa:	f043 0201 	orr.w	r2, r3, #1
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	641a      	str	r2, [r3, #64]	; 0x40
 8003502:	e001      	b.n	8003508 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003510:	7bfb      	ldrb	r3, [r7, #15]
}
 8003512:	4618      	mov	r0, r3
 8003514:	3710      	adds	r7, #16
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
	...

0800351c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003524:	2300      	movs	r3, #0
 8003526:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800352e:	2b01      	cmp	r3, #1
 8003530:	d101      	bne.n	8003536 <HAL_ADC_Start+0x1a>
 8003532:	2302      	movs	r3, #2
 8003534:	e097      	b.n	8003666 <HAL_ADC_Start+0x14a>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2201      	movs	r2, #1
 800353a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	2b01      	cmp	r3, #1
 800354a:	d018      	beq.n	800357e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	689a      	ldr	r2, [r3, #8]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f042 0201 	orr.w	r2, r2, #1
 800355a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800355c:	4b45      	ldr	r3, [pc, #276]	; (8003674 <HAL_ADC_Start+0x158>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a45      	ldr	r2, [pc, #276]	; (8003678 <HAL_ADC_Start+0x15c>)
 8003562:	fba2 2303 	umull	r2, r3, r2, r3
 8003566:	0c9a      	lsrs	r2, r3, #18
 8003568:	4613      	mov	r3, r2
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	4413      	add	r3, r2
 800356e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003570:	e002      	b.n	8003578 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	3b01      	subs	r3, #1
 8003576:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1f9      	bne.n	8003572 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b01      	cmp	r3, #1
 800358a:	d15f      	bne.n	800364c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003590:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003594:	f023 0301 	bic.w	r3, r3, #1
 8003598:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d007      	beq.n	80035be <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80035b6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035ca:	d106      	bne.n	80035da <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d0:	f023 0206 	bic.w	r2, r3, #6
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	645a      	str	r2, [r3, #68]	; 0x44
 80035d8:	e002      	b.n	80035e0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035e8:	4b24      	ldr	r3, [pc, #144]	; (800367c <HAL_ADC_Start+0x160>)
 80035ea:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80035f4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f003 031f 	and.w	r3, r3, #31
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d10f      	bne.n	8003622 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d129      	bne.n	8003664 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689a      	ldr	r2, [r3, #8]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800361e:	609a      	str	r2, [r3, #8]
 8003620:	e020      	b.n	8003664 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a16      	ldr	r2, [pc, #88]	; (8003680 <HAL_ADC_Start+0x164>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d11b      	bne.n	8003664 <HAL_ADC_Start+0x148>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d114      	bne.n	8003664 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	689a      	ldr	r2, [r3, #8]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003648:	609a      	str	r2, [r3, #8]
 800364a:	e00b      	b.n	8003664 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003650:	f043 0210 	orr.w	r2, r3, #16
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365c:	f043 0201 	orr.w	r2, r3, #1
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3714      	adds	r7, #20
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	20000004 	.word	0x20000004
 8003678:	431bde83 	.word	0x431bde83
 800367c:	40012300 	.word	0x40012300
 8003680:	40012000 	.word	0x40012000

08003684 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <HAL_ADC_Stop+0x16>
 8003696:	2302      	movs	r3, #2
 8003698:	e021      	b.n	80036de <HAL_ADC_Stop+0x5a>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f022 0201 	bic.w	r2, r2, #1
 80036b0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f003 0301 	and.w	r3, r3, #1
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d109      	bne.n	80036d4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80036c8:	f023 0301 	bic.w	r3, r3, #1
 80036cc:	f043 0201 	orr.w	r2, r3, #1
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr

080036ea <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b084      	sub	sp, #16
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
 80036f2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80036f4:	2300      	movs	r3, #0
 80036f6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003702:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003706:	d113      	bne.n	8003730 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003712:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003716:	d10b      	bne.n	8003730 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371c:	f043 0220 	orr.w	r2, r3, #32
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e063      	b.n	80037f8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003730:	f7ff fe80 	bl	8003434 <HAL_GetTick>
 8003734:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003736:	e021      	b.n	800377c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373e:	d01d      	beq.n	800377c <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d007      	beq.n	8003756 <HAL_ADC_PollForConversion+0x6c>
 8003746:	f7ff fe75 	bl	8003434 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	429a      	cmp	r2, r3
 8003754:	d212      	bcs.n	800377c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b02      	cmp	r3, #2
 8003762:	d00b      	beq.n	800377c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003768:	f043 0204 	orr.w	r2, r3, #4
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e03d      	b.n	80037f8 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b02      	cmp	r3, #2
 8003788:	d1d6      	bne.n	8003738 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f06f 0212 	mvn.w	r2, #18
 8003792:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003798:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d123      	bne.n	80037f6 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d11f      	bne.n	80037f6 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037bc:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d006      	beq.n	80037d2 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d111      	bne.n	80037f6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d105      	bne.n	80037f6 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ee:	f043 0201 	orr.w	r2, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80037f6:	2300      	movs	r3, #0
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3710      	adds	r7, #16
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800380e:	4618      	mov	r0, r3
 8003810:	370c      	adds	r7, #12
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
	...

0800381c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800381c:	b480      	push	{r7}
 800381e:	b085      	sub	sp, #20
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003826:	2300      	movs	r3, #0
 8003828:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003830:	2b01      	cmp	r3, #1
 8003832:	d101      	bne.n	8003838 <HAL_ADC_ConfigChannel+0x1c>
 8003834:	2302      	movs	r3, #2
 8003836:	e105      	b.n	8003a44 <HAL_ADC_ConfigChannel+0x228>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2b09      	cmp	r3, #9
 8003846:	d925      	bls.n	8003894 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68d9      	ldr	r1, [r3, #12]
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	b29b      	uxth	r3, r3
 8003854:	461a      	mov	r2, r3
 8003856:	4613      	mov	r3, r2
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	4413      	add	r3, r2
 800385c:	3b1e      	subs	r3, #30
 800385e:	2207      	movs	r2, #7
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	43da      	mvns	r2, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	400a      	ands	r2, r1
 800386c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	68d9      	ldr	r1, [r3, #12]
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	689a      	ldr	r2, [r3, #8]
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	b29b      	uxth	r3, r3
 800387e:	4618      	mov	r0, r3
 8003880:	4603      	mov	r3, r0
 8003882:	005b      	lsls	r3, r3, #1
 8003884:	4403      	add	r3, r0
 8003886:	3b1e      	subs	r3, #30
 8003888:	409a      	lsls	r2, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	430a      	orrs	r2, r1
 8003890:	60da      	str	r2, [r3, #12]
 8003892:	e022      	b.n	80038da <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	6919      	ldr	r1, [r3, #16]
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	b29b      	uxth	r3, r3
 80038a0:	461a      	mov	r2, r3
 80038a2:	4613      	mov	r3, r2
 80038a4:	005b      	lsls	r3, r3, #1
 80038a6:	4413      	add	r3, r2
 80038a8:	2207      	movs	r2, #7
 80038aa:	fa02 f303 	lsl.w	r3, r2, r3
 80038ae:	43da      	mvns	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	400a      	ands	r2, r1
 80038b6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	6919      	ldr	r1, [r3, #16]
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	689a      	ldr	r2, [r3, #8]
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	4618      	mov	r0, r3
 80038ca:	4603      	mov	r3, r0
 80038cc:	005b      	lsls	r3, r3, #1
 80038ce:	4403      	add	r3, r0
 80038d0:	409a      	lsls	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	430a      	orrs	r2, r1
 80038d8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	2b06      	cmp	r3, #6
 80038e0:	d824      	bhi.n	800392c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685a      	ldr	r2, [r3, #4]
 80038ec:	4613      	mov	r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	4413      	add	r3, r2
 80038f2:	3b05      	subs	r3, #5
 80038f4:	221f      	movs	r2, #31
 80038f6:	fa02 f303 	lsl.w	r3, r2, r3
 80038fa:	43da      	mvns	r2, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	400a      	ands	r2, r1
 8003902:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	b29b      	uxth	r3, r3
 8003910:	4618      	mov	r0, r3
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	685a      	ldr	r2, [r3, #4]
 8003916:	4613      	mov	r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	4413      	add	r3, r2
 800391c:	3b05      	subs	r3, #5
 800391e:	fa00 f203 	lsl.w	r2, r0, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	430a      	orrs	r2, r1
 8003928:	635a      	str	r2, [r3, #52]	; 0x34
 800392a:	e04c      	b.n	80039c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	2b0c      	cmp	r3, #12
 8003932:	d824      	bhi.n	800397e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	4613      	mov	r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	4413      	add	r3, r2
 8003944:	3b23      	subs	r3, #35	; 0x23
 8003946:	221f      	movs	r2, #31
 8003948:	fa02 f303 	lsl.w	r3, r2, r3
 800394c:	43da      	mvns	r2, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	400a      	ands	r2, r1
 8003954:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	b29b      	uxth	r3, r3
 8003962:	4618      	mov	r0, r3
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685a      	ldr	r2, [r3, #4]
 8003968:	4613      	mov	r3, r2
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	4413      	add	r3, r2
 800396e:	3b23      	subs	r3, #35	; 0x23
 8003970:	fa00 f203 	lsl.w	r2, r0, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	430a      	orrs	r2, r1
 800397a:	631a      	str	r2, [r3, #48]	; 0x30
 800397c:	e023      	b.n	80039c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685a      	ldr	r2, [r3, #4]
 8003988:	4613      	mov	r3, r2
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	4413      	add	r3, r2
 800398e:	3b41      	subs	r3, #65	; 0x41
 8003990:	221f      	movs	r2, #31
 8003992:	fa02 f303 	lsl.w	r3, r2, r3
 8003996:	43da      	mvns	r2, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	400a      	ands	r2, r1
 800399e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	4618      	mov	r0, r3
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	685a      	ldr	r2, [r3, #4]
 80039b2:	4613      	mov	r3, r2
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	4413      	add	r3, r2
 80039b8:	3b41      	subs	r3, #65	; 0x41
 80039ba:	fa00 f203 	lsl.w	r2, r0, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	430a      	orrs	r2, r1
 80039c4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039c6:	4b22      	ldr	r3, [pc, #136]	; (8003a50 <HAL_ADC_ConfigChannel+0x234>)
 80039c8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a21      	ldr	r2, [pc, #132]	; (8003a54 <HAL_ADC_ConfigChannel+0x238>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d109      	bne.n	80039e8 <HAL_ADC_ConfigChannel+0x1cc>
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2b12      	cmp	r3, #18
 80039da:	d105      	bne.n	80039e8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a19      	ldr	r2, [pc, #100]	; (8003a54 <HAL_ADC_ConfigChannel+0x238>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d123      	bne.n	8003a3a <HAL_ADC_ConfigChannel+0x21e>
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2b10      	cmp	r3, #16
 80039f8:	d003      	beq.n	8003a02 <HAL_ADC_ConfigChannel+0x1e6>
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b11      	cmp	r3, #17
 8003a00:	d11b      	bne.n	8003a3a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2b10      	cmp	r3, #16
 8003a14:	d111      	bne.n	8003a3a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a16:	4b10      	ldr	r3, [pc, #64]	; (8003a58 <HAL_ADC_ConfigChannel+0x23c>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a10      	ldr	r2, [pc, #64]	; (8003a5c <HAL_ADC_ConfigChannel+0x240>)
 8003a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a20:	0c9a      	lsrs	r2, r3, #18
 8003a22:	4613      	mov	r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	4413      	add	r3, r2
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003a2c:	e002      	b.n	8003a34 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	3b01      	subs	r3, #1
 8003a32:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d1f9      	bne.n	8003a2e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003a42:	2300      	movs	r3, #0
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3714      	adds	r7, #20
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr
 8003a50:	40012300 	.word	0x40012300
 8003a54:	40012000 	.word	0x40012000
 8003a58:	20000004 	.word	0x20000004
 8003a5c:	431bde83 	.word	0x431bde83

08003a60 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b085      	sub	sp, #20
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a68:	4b79      	ldr	r3, [pc, #484]	; (8003c50 <ADC_Init+0x1f0>)
 8003a6a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	685a      	ldr	r2, [r3, #4]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	431a      	orrs	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	685a      	ldr	r2, [r3, #4]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	6859      	ldr	r1, [r3, #4]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	691b      	ldr	r3, [r3, #16]
 8003aa0:	021a      	lsls	r2, r3, #8
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	685a      	ldr	r2, [r3, #4]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003ab8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	6859      	ldr	r1, [r3, #4]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	689a      	ldr	r2, [r3, #8]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689a      	ldr	r2, [r3, #8]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ada:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	6899      	ldr	r1, [r3, #8]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	68da      	ldr	r2, [r3, #12]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	430a      	orrs	r2, r1
 8003aec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003af2:	4a58      	ldr	r2, [pc, #352]	; (8003c54 <ADC_Init+0x1f4>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d022      	beq.n	8003b3e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	689a      	ldr	r2, [r3, #8]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b06:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	6899      	ldr	r1, [r3, #8]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	430a      	orrs	r2, r1
 8003b18:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	689a      	ldr	r2, [r3, #8]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	6899      	ldr	r1, [r3, #8]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	609a      	str	r2, [r3, #8]
 8003b3c:	e00f      	b.n	8003b5e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	689a      	ldr	r2, [r3, #8]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b5c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	689a      	ldr	r2, [r3, #8]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f022 0202 	bic.w	r2, r2, #2
 8003b6c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	6899      	ldr	r1, [r3, #8]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	7e1b      	ldrb	r3, [r3, #24]
 8003b78:	005a      	lsls	r2, r3, #1
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d01b      	beq.n	8003bc4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685a      	ldr	r2, [r3, #4]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b9a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	685a      	ldr	r2, [r3, #4]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003baa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	6859      	ldr	r1, [r3, #4]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	035a      	lsls	r2, r3, #13
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	605a      	str	r2, [r3, #4]
 8003bc2:	e007      	b.n	8003bd4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	685a      	ldr	r2, [r3, #4]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bd2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003be2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	051a      	lsls	r2, r3, #20
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	689a      	ldr	r2, [r3, #8]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003c08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	6899      	ldr	r1, [r3, #8]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c16:	025a      	lsls	r2, r3, #9
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	689a      	ldr	r2, [r3, #8]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	6899      	ldr	r1, [r3, #8]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	029a      	lsls	r2, r3, #10
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	430a      	orrs	r2, r1
 8003c42:	609a      	str	r2, [r3, #8]
}
 8003c44:	bf00      	nop
 8003c46:	3714      	adds	r7, #20
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr
 8003c50:	40012300 	.word	0x40012300
 8003c54:	0f000001 	.word	0x0f000001

08003c58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f003 0307 	and.w	r3, r3, #7
 8003c66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c68:	4b0c      	ldr	r3, [pc, #48]	; (8003c9c <__NVIC_SetPriorityGrouping+0x44>)
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c6e:	68ba      	ldr	r2, [r7, #8]
 8003c70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c74:	4013      	ands	r3, r2
 8003c76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c8a:	4a04      	ldr	r2, [pc, #16]	; (8003c9c <__NVIC_SetPriorityGrouping+0x44>)
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	60d3      	str	r3, [r2, #12]
}
 8003c90:	bf00      	nop
 8003c92:	3714      	adds	r7, #20
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr
 8003c9c:	e000ed00 	.word	0xe000ed00

08003ca0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ca4:	4b04      	ldr	r3, [pc, #16]	; (8003cb8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	0a1b      	lsrs	r3, r3, #8
 8003caa:	f003 0307 	and.w	r3, r3, #7
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr
 8003cb8:	e000ed00 	.word	0xe000ed00

08003cbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	db0b      	blt.n	8003ce6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cce:	79fb      	ldrb	r3, [r7, #7]
 8003cd0:	f003 021f 	and.w	r2, r3, #31
 8003cd4:	4907      	ldr	r1, [pc, #28]	; (8003cf4 <__NVIC_EnableIRQ+0x38>)
 8003cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cda:	095b      	lsrs	r3, r3, #5
 8003cdc:	2001      	movs	r0, #1
 8003cde:	fa00 f202 	lsl.w	r2, r0, r2
 8003ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	e000e100 	.word	0xe000e100

08003cf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	4603      	mov	r3, r0
 8003d00:	6039      	str	r1, [r7, #0]
 8003d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	db0a      	blt.n	8003d22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	b2da      	uxtb	r2, r3
 8003d10:	490c      	ldr	r1, [pc, #48]	; (8003d44 <__NVIC_SetPriority+0x4c>)
 8003d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d16:	0112      	lsls	r2, r2, #4
 8003d18:	b2d2      	uxtb	r2, r2
 8003d1a:	440b      	add	r3, r1
 8003d1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d20:	e00a      	b.n	8003d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	4908      	ldr	r1, [pc, #32]	; (8003d48 <__NVIC_SetPriority+0x50>)
 8003d28:	79fb      	ldrb	r3, [r7, #7]
 8003d2a:	f003 030f 	and.w	r3, r3, #15
 8003d2e:	3b04      	subs	r3, #4
 8003d30:	0112      	lsls	r2, r2, #4
 8003d32:	b2d2      	uxtb	r2, r2
 8003d34:	440b      	add	r3, r1
 8003d36:	761a      	strb	r2, [r3, #24]
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr
 8003d44:	e000e100 	.word	0xe000e100
 8003d48:	e000ed00 	.word	0xe000ed00

08003d4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b089      	sub	sp, #36	; 0x24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f003 0307 	and.w	r3, r3, #7
 8003d5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	f1c3 0307 	rsb	r3, r3, #7
 8003d66:	2b04      	cmp	r3, #4
 8003d68:	bf28      	it	cs
 8003d6a:	2304      	movcs	r3, #4
 8003d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	3304      	adds	r3, #4
 8003d72:	2b06      	cmp	r3, #6
 8003d74:	d902      	bls.n	8003d7c <NVIC_EncodePriority+0x30>
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	3b03      	subs	r3, #3
 8003d7a:	e000      	b.n	8003d7e <NVIC_EncodePriority+0x32>
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d80:	f04f 32ff 	mov.w	r2, #4294967295
 8003d84:	69bb      	ldr	r3, [r7, #24]
 8003d86:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8a:	43da      	mvns	r2, r3
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	401a      	ands	r2, r3
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d94:	f04f 31ff 	mov.w	r1, #4294967295
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d9e:	43d9      	mvns	r1, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003da4:	4313      	orrs	r3, r2
         );
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3724      	adds	r7, #36	; 0x24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
	...

08003db4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003dc4:	d301      	bcc.n	8003dca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e00f      	b.n	8003dea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003dca:	4a0a      	ldr	r2, [pc, #40]	; (8003df4 <SysTick_Config+0x40>)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dd2:	210f      	movs	r1, #15
 8003dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8003dd8:	f7ff ff8e 	bl	8003cf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ddc:	4b05      	ldr	r3, [pc, #20]	; (8003df4 <SysTick_Config+0x40>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003de2:	4b04      	ldr	r3, [pc, #16]	; (8003df4 <SysTick_Config+0x40>)
 8003de4:	2207      	movs	r2, #7
 8003de6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003de8:	2300      	movs	r3, #0
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3708      	adds	r7, #8
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	e000e010 	.word	0xe000e010

08003df8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f7ff ff29 	bl	8003c58 <__NVIC_SetPriorityGrouping>
}
 8003e06:	bf00      	nop
 8003e08:	3708      	adds	r7, #8
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	b086      	sub	sp, #24
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	4603      	mov	r3, r0
 8003e16:	60b9      	str	r1, [r7, #8]
 8003e18:	607a      	str	r2, [r7, #4]
 8003e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e20:	f7ff ff3e 	bl	8003ca0 <__NVIC_GetPriorityGrouping>
 8003e24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	68b9      	ldr	r1, [r7, #8]
 8003e2a:	6978      	ldr	r0, [r7, #20]
 8003e2c:	f7ff ff8e 	bl	8003d4c <NVIC_EncodePriority>
 8003e30:	4602      	mov	r2, r0
 8003e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e36:	4611      	mov	r1, r2
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f7ff ff5d 	bl	8003cf8 <__NVIC_SetPriority>
}
 8003e3e:	bf00      	nop
 8003e40:	3718      	adds	r7, #24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}

08003e46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e46:	b580      	push	{r7, lr}
 8003e48:	b082      	sub	sp, #8
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e54:	4618      	mov	r0, r3
 8003e56:	f7ff ff31 	bl	8003cbc <__NVIC_EnableIRQ>
}
 8003e5a:	bf00      	nop
 8003e5c:	3708      	adds	r7, #8
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}

08003e62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e62:	b580      	push	{r7, lr}
 8003e64:	b082      	sub	sp, #8
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f7ff ffa2 	bl	8003db4 <SysTick_Config>
 8003e70:	4603      	mov	r3, r0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
	...

08003e7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b089      	sub	sp, #36	; 0x24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e86:	2300      	movs	r3, #0
 8003e88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e92:	2300      	movs	r3, #0
 8003e94:	61fb      	str	r3, [r7, #28]
 8003e96:	e159      	b.n	800414c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e98:	2201      	movs	r2, #1
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	697a      	ldr	r2, [r7, #20]
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003eac:	693a      	ldr	r2, [r7, #16]
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	f040 8148 	bne.w	8004146 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	f003 0303 	and.w	r3, r3, #3
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d005      	beq.n	8003ece <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d130      	bne.n	8003f30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	005b      	lsls	r3, r3, #1
 8003ed8:	2203      	movs	r2, #3
 8003eda:	fa02 f303 	lsl.w	r3, r2, r3
 8003ede:	43db      	mvns	r3, r3
 8003ee0:	69ba      	ldr	r2, [r7, #24]
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	68da      	ldr	r2, [r3, #12]
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	005b      	lsls	r3, r3, #1
 8003eee:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef2:	69ba      	ldr	r2, [r7, #24]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	69ba      	ldr	r2, [r7, #24]
 8003efc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f04:	2201      	movs	r2, #1
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	43db      	mvns	r3, r3
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	4013      	ands	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	091b      	lsrs	r3, r3, #4
 8003f1a:	f003 0201 	and.w	r2, r3, #1
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	fa02 f303 	lsl.w	r3, r2, r3
 8003f24:	69ba      	ldr	r2, [r7, #24]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	69ba      	ldr	r2, [r7, #24]
 8003f2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f003 0303 	and.w	r3, r3, #3
 8003f38:	2b03      	cmp	r3, #3
 8003f3a:	d017      	beq.n	8003f6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	2203      	movs	r2, #3
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	4013      	ands	r3, r2
 8003f52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	689a      	ldr	r2, [r3, #8]
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	005b      	lsls	r3, r3, #1
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	69ba      	ldr	r2, [r7, #24]
 8003f6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f003 0303 	and.w	r3, r3, #3
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d123      	bne.n	8003fc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	08da      	lsrs	r2, r3, #3
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	3208      	adds	r2, #8
 8003f80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	f003 0307 	and.w	r3, r3, #7
 8003f8c:	009b      	lsls	r3, r3, #2
 8003f8e:	220f      	movs	r2, #15
 8003f90:	fa02 f303 	lsl.w	r3, r2, r3
 8003f94:	43db      	mvns	r3, r3
 8003f96:	69ba      	ldr	r2, [r7, #24]
 8003f98:	4013      	ands	r3, r2
 8003f9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	691a      	ldr	r2, [r3, #16]
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	f003 0307 	and.w	r3, r3, #7
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fac:	69ba      	ldr	r2, [r7, #24]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	08da      	lsrs	r2, r3, #3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	3208      	adds	r2, #8
 8003fba:	69b9      	ldr	r1, [r7, #24]
 8003fbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	005b      	lsls	r3, r3, #1
 8003fca:	2203      	movs	r2, #3
 8003fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd0:	43db      	mvns	r3, r3
 8003fd2:	69ba      	ldr	r2, [r7, #24]
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f003 0203 	and.w	r2, r3, #3
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	005b      	lsls	r3, r3, #1
 8003fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe8:	69ba      	ldr	r2, [r7, #24]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	69ba      	ldr	r2, [r7, #24]
 8003ff2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	f000 80a2 	beq.w	8004146 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004002:	2300      	movs	r3, #0
 8004004:	60fb      	str	r3, [r7, #12]
 8004006:	4b57      	ldr	r3, [pc, #348]	; (8004164 <HAL_GPIO_Init+0x2e8>)
 8004008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400a:	4a56      	ldr	r2, [pc, #344]	; (8004164 <HAL_GPIO_Init+0x2e8>)
 800400c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004010:	6453      	str	r3, [r2, #68]	; 0x44
 8004012:	4b54      	ldr	r3, [pc, #336]	; (8004164 <HAL_GPIO_Init+0x2e8>)
 8004014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004016:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800401a:	60fb      	str	r3, [r7, #12]
 800401c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800401e:	4a52      	ldr	r2, [pc, #328]	; (8004168 <HAL_GPIO_Init+0x2ec>)
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	089b      	lsrs	r3, r3, #2
 8004024:	3302      	adds	r3, #2
 8004026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800402a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	f003 0303 	and.w	r3, r3, #3
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	220f      	movs	r2, #15
 8004036:	fa02 f303 	lsl.w	r3, r2, r3
 800403a:	43db      	mvns	r3, r3
 800403c:	69ba      	ldr	r2, [r7, #24]
 800403e:	4013      	ands	r3, r2
 8004040:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	4a49      	ldr	r2, [pc, #292]	; (800416c <HAL_GPIO_Init+0x2f0>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d019      	beq.n	800407e <HAL_GPIO_Init+0x202>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	4a48      	ldr	r2, [pc, #288]	; (8004170 <HAL_GPIO_Init+0x2f4>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d013      	beq.n	800407a <HAL_GPIO_Init+0x1fe>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4a47      	ldr	r2, [pc, #284]	; (8004174 <HAL_GPIO_Init+0x2f8>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d00d      	beq.n	8004076 <HAL_GPIO_Init+0x1fa>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4a46      	ldr	r2, [pc, #280]	; (8004178 <HAL_GPIO_Init+0x2fc>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d007      	beq.n	8004072 <HAL_GPIO_Init+0x1f6>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a45      	ldr	r2, [pc, #276]	; (800417c <HAL_GPIO_Init+0x300>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d101      	bne.n	800406e <HAL_GPIO_Init+0x1f2>
 800406a:	2304      	movs	r3, #4
 800406c:	e008      	b.n	8004080 <HAL_GPIO_Init+0x204>
 800406e:	2307      	movs	r3, #7
 8004070:	e006      	b.n	8004080 <HAL_GPIO_Init+0x204>
 8004072:	2303      	movs	r3, #3
 8004074:	e004      	b.n	8004080 <HAL_GPIO_Init+0x204>
 8004076:	2302      	movs	r3, #2
 8004078:	e002      	b.n	8004080 <HAL_GPIO_Init+0x204>
 800407a:	2301      	movs	r3, #1
 800407c:	e000      	b.n	8004080 <HAL_GPIO_Init+0x204>
 800407e:	2300      	movs	r3, #0
 8004080:	69fa      	ldr	r2, [r7, #28]
 8004082:	f002 0203 	and.w	r2, r2, #3
 8004086:	0092      	lsls	r2, r2, #2
 8004088:	4093      	lsls	r3, r2
 800408a:	69ba      	ldr	r2, [r7, #24]
 800408c:	4313      	orrs	r3, r2
 800408e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004090:	4935      	ldr	r1, [pc, #212]	; (8004168 <HAL_GPIO_Init+0x2ec>)
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	089b      	lsrs	r3, r3, #2
 8004096:	3302      	adds	r3, #2
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800409e:	4b38      	ldr	r3, [pc, #224]	; (8004180 <HAL_GPIO_Init+0x304>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	43db      	mvns	r3, r3
 80040a8:	69ba      	ldr	r2, [r7, #24]
 80040aa:	4013      	ands	r3, r2
 80040ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d003      	beq.n	80040c2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80040ba:	69ba      	ldr	r2, [r7, #24]
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	4313      	orrs	r3, r2
 80040c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040c2:	4a2f      	ldr	r2, [pc, #188]	; (8004180 <HAL_GPIO_Init+0x304>)
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80040c8:	4b2d      	ldr	r3, [pc, #180]	; (8004180 <HAL_GPIO_Init+0x304>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	43db      	mvns	r3, r3
 80040d2:	69ba      	ldr	r2, [r7, #24]
 80040d4:	4013      	ands	r3, r2
 80040d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d003      	beq.n	80040ec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040ec:	4a24      	ldr	r2, [pc, #144]	; (8004180 <HAL_GPIO_Init+0x304>)
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040f2:	4b23      	ldr	r3, [pc, #140]	; (8004180 <HAL_GPIO_Init+0x304>)
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	43db      	mvns	r3, r3
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	4013      	ands	r3, r2
 8004100:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d003      	beq.n	8004116 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800410e:	69ba      	ldr	r2, [r7, #24]
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	4313      	orrs	r3, r2
 8004114:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004116:	4a1a      	ldr	r2, [pc, #104]	; (8004180 <HAL_GPIO_Init+0x304>)
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800411c:	4b18      	ldr	r3, [pc, #96]	; (8004180 <HAL_GPIO_Init+0x304>)
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	43db      	mvns	r3, r3
 8004126:	69ba      	ldr	r2, [r7, #24]
 8004128:	4013      	ands	r3, r2
 800412a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d003      	beq.n	8004140 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	4313      	orrs	r3, r2
 800413e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004140:	4a0f      	ldr	r2, [pc, #60]	; (8004180 <HAL_GPIO_Init+0x304>)
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	3301      	adds	r3, #1
 800414a:	61fb      	str	r3, [r7, #28]
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	2b0f      	cmp	r3, #15
 8004150:	f67f aea2 	bls.w	8003e98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004154:	bf00      	nop
 8004156:	bf00      	nop
 8004158:	3724      	adds	r7, #36	; 0x24
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	40023800 	.word	0x40023800
 8004168:	40013800 	.word	0x40013800
 800416c:	40020000 	.word	0x40020000
 8004170:	40020400 	.word	0x40020400
 8004174:	40020800 	.word	0x40020800
 8004178:	40020c00 	.word	0x40020c00
 800417c:	40021000 	.word	0x40021000
 8004180:	40013c00 	.word	0x40013c00

08004184 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004184:	b480      	push	{r7}
 8004186:	b085      	sub	sp, #20
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	460b      	mov	r3, r1
 800418e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	691a      	ldr	r2, [r3, #16]
 8004194:	887b      	ldrh	r3, [r7, #2]
 8004196:	4013      	ands	r3, r2
 8004198:	2b00      	cmp	r3, #0
 800419a:	d002      	beq.n	80041a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800419c:	2301      	movs	r3, #1
 800419e:	73fb      	strb	r3, [r7, #15]
 80041a0:	e001      	b.n	80041a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80041a2:	2300      	movs	r3, #0
 80041a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80041a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3714      	adds	r7, #20
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr

080041b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	460b      	mov	r3, r1
 80041be:	807b      	strh	r3, [r7, #2]
 80041c0:	4613      	mov	r3, r2
 80041c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041c4:	787b      	ldrb	r3, [r7, #1]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d003      	beq.n	80041d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041ca:	887a      	ldrh	r2, [r7, #2]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041d0:	e003      	b.n	80041da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041d2:	887b      	ldrh	r3, [r7, #2]
 80041d4:	041a      	lsls	r2, r3, #16
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	619a      	str	r2, [r3, #24]
}
 80041da:	bf00      	nop
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
	...

080041e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e12b      	b.n	8004452 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004200:	b2db      	uxtb	r3, r3
 8004202:	2b00      	cmp	r3, #0
 8004204:	d106      	bne.n	8004214 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f7fe fdb0 	bl	8002d74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2224      	movs	r2, #36	; 0x24
 8004218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f022 0201 	bic.w	r2, r2, #1
 800422a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800423a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800424a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800424c:	f001 fe6a 	bl	8005f24 <HAL_RCC_GetPCLK1Freq>
 8004250:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	4a81      	ldr	r2, [pc, #516]	; (800445c <HAL_I2C_Init+0x274>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d807      	bhi.n	800426c <HAL_I2C_Init+0x84>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	4a80      	ldr	r2, [pc, #512]	; (8004460 <HAL_I2C_Init+0x278>)
 8004260:	4293      	cmp	r3, r2
 8004262:	bf94      	ite	ls
 8004264:	2301      	movls	r3, #1
 8004266:	2300      	movhi	r3, #0
 8004268:	b2db      	uxtb	r3, r3
 800426a:	e006      	b.n	800427a <HAL_I2C_Init+0x92>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	4a7d      	ldr	r2, [pc, #500]	; (8004464 <HAL_I2C_Init+0x27c>)
 8004270:	4293      	cmp	r3, r2
 8004272:	bf94      	ite	ls
 8004274:	2301      	movls	r3, #1
 8004276:	2300      	movhi	r3, #0
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d001      	beq.n	8004282 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e0e7      	b.n	8004452 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	4a78      	ldr	r2, [pc, #480]	; (8004468 <HAL_I2C_Init+0x280>)
 8004286:	fba2 2303 	umull	r2, r3, r2, r3
 800428a:	0c9b      	lsrs	r3, r3, #18
 800428c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68ba      	ldr	r2, [r7, #8]
 800429e:	430a      	orrs	r2, r1
 80042a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	6a1b      	ldr	r3, [r3, #32]
 80042a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	4a6a      	ldr	r2, [pc, #424]	; (800445c <HAL_I2C_Init+0x274>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d802      	bhi.n	80042bc <HAL_I2C_Init+0xd4>
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	3301      	adds	r3, #1
 80042ba:	e009      	b.n	80042d0 <HAL_I2C_Init+0xe8>
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80042c2:	fb02 f303 	mul.w	r3, r2, r3
 80042c6:	4a69      	ldr	r2, [pc, #420]	; (800446c <HAL_I2C_Init+0x284>)
 80042c8:	fba2 2303 	umull	r2, r3, r2, r3
 80042cc:	099b      	lsrs	r3, r3, #6
 80042ce:	3301      	adds	r3, #1
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	6812      	ldr	r2, [r2, #0]
 80042d4:	430b      	orrs	r3, r1
 80042d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	69db      	ldr	r3, [r3, #28]
 80042de:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80042e2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	495c      	ldr	r1, [pc, #368]	; (800445c <HAL_I2C_Init+0x274>)
 80042ec:	428b      	cmp	r3, r1
 80042ee:	d819      	bhi.n	8004324 <HAL_I2C_Init+0x13c>
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	1e59      	subs	r1, r3, #1
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	005b      	lsls	r3, r3, #1
 80042fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80042fe:	1c59      	adds	r1, r3, #1
 8004300:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004304:	400b      	ands	r3, r1
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00a      	beq.n	8004320 <HAL_I2C_Init+0x138>
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	1e59      	subs	r1, r3, #1
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	005b      	lsls	r3, r3, #1
 8004314:	fbb1 f3f3 	udiv	r3, r1, r3
 8004318:	3301      	adds	r3, #1
 800431a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800431e:	e051      	b.n	80043c4 <HAL_I2C_Init+0x1dc>
 8004320:	2304      	movs	r3, #4
 8004322:	e04f      	b.n	80043c4 <HAL_I2C_Init+0x1dc>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d111      	bne.n	8004350 <HAL_I2C_Init+0x168>
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	1e58      	subs	r0, r3, #1
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6859      	ldr	r1, [r3, #4]
 8004334:	460b      	mov	r3, r1
 8004336:	005b      	lsls	r3, r3, #1
 8004338:	440b      	add	r3, r1
 800433a:	fbb0 f3f3 	udiv	r3, r0, r3
 800433e:	3301      	adds	r3, #1
 8004340:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004344:	2b00      	cmp	r3, #0
 8004346:	bf0c      	ite	eq
 8004348:	2301      	moveq	r3, #1
 800434a:	2300      	movne	r3, #0
 800434c:	b2db      	uxtb	r3, r3
 800434e:	e012      	b.n	8004376 <HAL_I2C_Init+0x18e>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	1e58      	subs	r0, r3, #1
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6859      	ldr	r1, [r3, #4]
 8004358:	460b      	mov	r3, r1
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	440b      	add	r3, r1
 800435e:	0099      	lsls	r1, r3, #2
 8004360:	440b      	add	r3, r1
 8004362:	fbb0 f3f3 	udiv	r3, r0, r3
 8004366:	3301      	adds	r3, #1
 8004368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800436c:	2b00      	cmp	r3, #0
 800436e:	bf0c      	ite	eq
 8004370:	2301      	moveq	r3, #1
 8004372:	2300      	movne	r3, #0
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <HAL_I2C_Init+0x196>
 800437a:	2301      	movs	r3, #1
 800437c:	e022      	b.n	80043c4 <HAL_I2C_Init+0x1dc>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d10e      	bne.n	80043a4 <HAL_I2C_Init+0x1bc>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	1e58      	subs	r0, r3, #1
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6859      	ldr	r1, [r3, #4]
 800438e:	460b      	mov	r3, r1
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	440b      	add	r3, r1
 8004394:	fbb0 f3f3 	udiv	r3, r0, r3
 8004398:	3301      	adds	r3, #1
 800439a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800439e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043a2:	e00f      	b.n	80043c4 <HAL_I2C_Init+0x1dc>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	1e58      	subs	r0, r3, #1
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6859      	ldr	r1, [r3, #4]
 80043ac:	460b      	mov	r3, r1
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	440b      	add	r3, r1
 80043b2:	0099      	lsls	r1, r3, #2
 80043b4:	440b      	add	r3, r1
 80043b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80043ba:	3301      	adds	r3, #1
 80043bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043c4:	6879      	ldr	r1, [r7, #4]
 80043c6:	6809      	ldr	r1, [r1, #0]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69da      	ldr	r2, [r3, #28]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	431a      	orrs	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	430a      	orrs	r2, r1
 80043e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80043f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	6911      	ldr	r1, [r2, #16]
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	68d2      	ldr	r2, [r2, #12]
 80043fe:	4311      	orrs	r1, r2
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	6812      	ldr	r2, [r2, #0]
 8004404:	430b      	orrs	r3, r1
 8004406:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	695a      	ldr	r2, [r3, #20]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	431a      	orrs	r2, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	430a      	orrs	r2, r1
 8004422:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f042 0201 	orr.w	r2, r2, #1
 8004432:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2220      	movs	r2, #32
 800443e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004450:	2300      	movs	r3, #0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3710      	adds	r7, #16
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	000186a0 	.word	0x000186a0
 8004460:	001e847f 	.word	0x001e847f
 8004464:	003d08ff 	.word	0x003d08ff
 8004468:	431bde83 	.word	0x431bde83
 800446c:	10624dd3 	.word	0x10624dd3

08004470 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b088      	sub	sp, #32
 8004474:	af02      	add	r7, sp, #8
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	607a      	str	r2, [r7, #4]
 800447a:	461a      	mov	r2, r3
 800447c:	460b      	mov	r3, r1
 800447e:	817b      	strh	r3, [r7, #10]
 8004480:	4613      	mov	r3, r2
 8004482:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004484:	f7fe ffd6 	bl	8003434 <HAL_GetTick>
 8004488:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004490:	b2db      	uxtb	r3, r3
 8004492:	2b20      	cmp	r3, #32
 8004494:	f040 80e0 	bne.w	8004658 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	9300      	str	r3, [sp, #0]
 800449c:	2319      	movs	r3, #25
 800449e:	2201      	movs	r2, #1
 80044a0:	4970      	ldr	r1, [pc, #448]	; (8004664 <HAL_I2C_Master_Transmit+0x1f4>)
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f000 ff30 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80044ae:	2302      	movs	r3, #2
 80044b0:	e0d3      	b.n	800465a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d101      	bne.n	80044c0 <HAL_I2C_Master_Transmit+0x50>
 80044bc:	2302      	movs	r3, #2
 80044be:	e0cc      	b.n	800465a <HAL_I2C_Master_Transmit+0x1ea>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0301 	and.w	r3, r3, #1
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d007      	beq.n	80044e6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f042 0201 	orr.w	r2, r2, #1
 80044e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044f4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2221      	movs	r2, #33	; 0x21
 80044fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2210      	movs	r2, #16
 8004502:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	893a      	ldrh	r2, [r7, #8]
 8004516:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800451c:	b29a      	uxth	r2, r3
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	4a50      	ldr	r2, [pc, #320]	; (8004668 <HAL_I2C_Master_Transmit+0x1f8>)
 8004526:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004528:	8979      	ldrh	r1, [r7, #10]
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	6a3a      	ldr	r2, [r7, #32]
 800452e:	68f8      	ldr	r0, [r7, #12]
 8004530:	f000 fcea 	bl	8004f08 <I2C_MasterRequestWrite>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d001      	beq.n	800453e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e08d      	b.n	800465a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800453e:	2300      	movs	r3, #0
 8004540:	613b      	str	r3, [r7, #16]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	695b      	ldr	r3, [r3, #20]
 8004548:	613b      	str	r3, [r7, #16]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	699b      	ldr	r3, [r3, #24]
 8004550:	613b      	str	r3, [r7, #16]
 8004552:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004554:	e066      	b.n	8004624 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	6a39      	ldr	r1, [r7, #32]
 800455a:	68f8      	ldr	r0, [r7, #12]
 800455c:	f000 ffaa 	bl	80054b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00d      	beq.n	8004582 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456a:	2b04      	cmp	r3, #4
 800456c:	d107      	bne.n	800457e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800457c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e06b      	b.n	800465a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004586:	781a      	ldrb	r2, [r3, #0]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004592:	1c5a      	adds	r2, r3, #1
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800459c:	b29b      	uxth	r3, r3
 800459e:	3b01      	subs	r3, #1
 80045a0:	b29a      	uxth	r2, r3
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045aa:	3b01      	subs	r3, #1
 80045ac:	b29a      	uxth	r2, r3
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	695b      	ldr	r3, [r3, #20]
 80045b8:	f003 0304 	and.w	r3, r3, #4
 80045bc:	2b04      	cmp	r3, #4
 80045be:	d11b      	bne.n	80045f8 <HAL_I2C_Master_Transmit+0x188>
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d017      	beq.n	80045f8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045cc:	781a      	ldrb	r2, [r3, #0]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	1c5a      	adds	r2, r3, #1
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	3b01      	subs	r3, #1
 80045e6:	b29a      	uxth	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045f0:	3b01      	subs	r3, #1
 80045f2:	b29a      	uxth	r2, r3
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	6a39      	ldr	r1, [r7, #32]
 80045fc:	68f8      	ldr	r0, [r7, #12]
 80045fe:	f000 ff9a 	bl	8005536 <I2C_WaitOnBTFFlagUntilTimeout>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00d      	beq.n	8004624 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460c:	2b04      	cmp	r3, #4
 800460e:	d107      	bne.n	8004620 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800461e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e01a      	b.n	800465a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004628:	2b00      	cmp	r3, #0
 800462a:	d194      	bne.n	8004556 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800463a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2220      	movs	r2, #32
 8004640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004654:	2300      	movs	r3, #0
 8004656:	e000      	b.n	800465a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004658:	2302      	movs	r3, #2
  }
}
 800465a:	4618      	mov	r0, r3
 800465c:	3718      	adds	r7, #24
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	00100002 	.word	0x00100002
 8004668:	ffff0000 	.word	0xffff0000

0800466c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b088      	sub	sp, #32
 8004670:	af02      	add	r7, sp, #8
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	4608      	mov	r0, r1
 8004676:	4611      	mov	r1, r2
 8004678:	461a      	mov	r2, r3
 800467a:	4603      	mov	r3, r0
 800467c:	817b      	strh	r3, [r7, #10]
 800467e:	460b      	mov	r3, r1
 8004680:	813b      	strh	r3, [r7, #8]
 8004682:	4613      	mov	r3, r2
 8004684:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004686:	f7fe fed5 	bl	8003434 <HAL_GetTick>
 800468a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004692:	b2db      	uxtb	r3, r3
 8004694:	2b20      	cmp	r3, #32
 8004696:	f040 80d9 	bne.w	800484c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	9300      	str	r3, [sp, #0]
 800469e:	2319      	movs	r3, #25
 80046a0:	2201      	movs	r2, #1
 80046a2:	496d      	ldr	r1, [pc, #436]	; (8004858 <HAL_I2C_Mem_Write+0x1ec>)
 80046a4:	68f8      	ldr	r0, [r7, #12]
 80046a6:	f000 fe2f 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d001      	beq.n	80046b4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80046b0:	2302      	movs	r3, #2
 80046b2:	e0cc      	b.n	800484e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d101      	bne.n	80046c2 <HAL_I2C_Mem_Write+0x56>
 80046be:	2302      	movs	r3, #2
 80046c0:	e0c5      	b.n	800484e <HAL_I2C_Mem_Write+0x1e2>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d007      	beq.n	80046e8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f042 0201 	orr.w	r2, r2, #1
 80046e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2221      	movs	r2, #33	; 0x21
 80046fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2240      	movs	r2, #64	; 0x40
 8004704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6a3a      	ldr	r2, [r7, #32]
 8004712:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004718:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800471e:	b29a      	uxth	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	4a4d      	ldr	r2, [pc, #308]	; (800485c <HAL_I2C_Mem_Write+0x1f0>)
 8004728:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800472a:	88f8      	ldrh	r0, [r7, #6]
 800472c:	893a      	ldrh	r2, [r7, #8]
 800472e:	8979      	ldrh	r1, [r7, #10]
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	9301      	str	r3, [sp, #4]
 8004734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004736:	9300      	str	r3, [sp, #0]
 8004738:	4603      	mov	r3, r0
 800473a:	68f8      	ldr	r0, [r7, #12]
 800473c:	f000 fc66 	bl	800500c <I2C_RequestMemoryWrite>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d052      	beq.n	80047ec <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e081      	b.n	800484e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800474a:	697a      	ldr	r2, [r7, #20]
 800474c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f000 feb0 	bl	80054b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00d      	beq.n	8004776 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475e:	2b04      	cmp	r3, #4
 8004760:	d107      	bne.n	8004772 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004770:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e06b      	b.n	800484e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800477a:	781a      	ldrb	r2, [r3, #0]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004786:	1c5a      	adds	r2, r3, #1
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004790:	3b01      	subs	r3, #1
 8004792:	b29a      	uxth	r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800479c:	b29b      	uxth	r3, r3
 800479e:	3b01      	subs	r3, #1
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	695b      	ldr	r3, [r3, #20]
 80047ac:	f003 0304 	and.w	r3, r3, #4
 80047b0:	2b04      	cmp	r3, #4
 80047b2:	d11b      	bne.n	80047ec <HAL_I2C_Mem_Write+0x180>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d017      	beq.n	80047ec <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c0:	781a      	ldrb	r2, [r3, #0]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047cc:	1c5a      	adds	r2, r3, #1
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047d6:	3b01      	subs	r3, #1
 80047d8:	b29a      	uxth	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	3b01      	subs	r3, #1
 80047e6:	b29a      	uxth	r2, r3
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d1aa      	bne.n	800474a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047f8:	68f8      	ldr	r0, [r7, #12]
 80047fa:	f000 fe9c 	bl	8005536 <I2C_WaitOnBTFFlagUntilTimeout>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00d      	beq.n	8004820 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004808:	2b04      	cmp	r3, #4
 800480a:	d107      	bne.n	800481c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800481a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e016      	b.n	800484e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800482e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2220      	movs	r2, #32
 8004834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004848:	2300      	movs	r3, #0
 800484a:	e000      	b.n	800484e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800484c:	2302      	movs	r3, #2
  }
}
 800484e:	4618      	mov	r0, r3
 8004850:	3718      	adds	r7, #24
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	00100002 	.word	0x00100002
 800485c:	ffff0000 	.word	0xffff0000

08004860 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b08c      	sub	sp, #48	; 0x30
 8004864:	af02      	add	r7, sp, #8
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	4608      	mov	r0, r1
 800486a:	4611      	mov	r1, r2
 800486c:	461a      	mov	r2, r3
 800486e:	4603      	mov	r3, r0
 8004870:	817b      	strh	r3, [r7, #10]
 8004872:	460b      	mov	r3, r1
 8004874:	813b      	strh	r3, [r7, #8]
 8004876:	4613      	mov	r3, r2
 8004878:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800487a:	f7fe fddb 	bl	8003434 <HAL_GetTick>
 800487e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b20      	cmp	r3, #32
 800488a:	f040 8208 	bne.w	8004c9e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800488e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004890:	9300      	str	r3, [sp, #0]
 8004892:	2319      	movs	r3, #25
 8004894:	2201      	movs	r2, #1
 8004896:	497b      	ldr	r1, [pc, #492]	; (8004a84 <HAL_I2C_Mem_Read+0x224>)
 8004898:	68f8      	ldr	r0, [r7, #12]
 800489a:	f000 fd35 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d001      	beq.n	80048a8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80048a4:	2302      	movs	r3, #2
 80048a6:	e1fb      	b.n	8004ca0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d101      	bne.n	80048b6 <HAL_I2C_Mem_Read+0x56>
 80048b2:	2302      	movs	r3, #2
 80048b4:	e1f4      	b.n	8004ca0 <HAL_I2C_Mem_Read+0x440>
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2201      	movs	r2, #1
 80048ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0301 	and.w	r3, r3, #1
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d007      	beq.n	80048dc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f042 0201 	orr.w	r2, r2, #1
 80048da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2222      	movs	r2, #34	; 0x22
 80048f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2240      	movs	r2, #64	; 0x40
 80048f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004906:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800490c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004912:	b29a      	uxth	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	4a5b      	ldr	r2, [pc, #364]	; (8004a88 <HAL_I2C_Mem_Read+0x228>)
 800491c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800491e:	88f8      	ldrh	r0, [r7, #6]
 8004920:	893a      	ldrh	r2, [r7, #8]
 8004922:	8979      	ldrh	r1, [r7, #10]
 8004924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004926:	9301      	str	r3, [sp, #4]
 8004928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	4603      	mov	r3, r0
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f000 fc02 	bl	8005138 <I2C_RequestMemoryRead>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d001      	beq.n	800493e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e1b0      	b.n	8004ca0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004942:	2b00      	cmp	r3, #0
 8004944:	d113      	bne.n	800496e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004946:	2300      	movs	r3, #0
 8004948:	623b      	str	r3, [r7, #32]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	623b      	str	r3, [r7, #32]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	623b      	str	r3, [r7, #32]
 800495a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800496a:	601a      	str	r2, [r3, #0]
 800496c:	e184      	b.n	8004c78 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004972:	2b01      	cmp	r3, #1
 8004974:	d11b      	bne.n	80049ae <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004984:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004986:	2300      	movs	r3, #0
 8004988:	61fb      	str	r3, [r7, #28]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	695b      	ldr	r3, [r3, #20]
 8004990:	61fb      	str	r3, [r7, #28]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	699b      	ldr	r3, [r3, #24]
 8004998:	61fb      	str	r3, [r7, #28]
 800499a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049aa:	601a      	str	r2, [r3, #0]
 80049ac:	e164      	b.n	8004c78 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d11b      	bne.n	80049ee <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049c4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049d6:	2300      	movs	r3, #0
 80049d8:	61bb      	str	r3, [r7, #24]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	61bb      	str	r3, [r7, #24]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	61bb      	str	r3, [r7, #24]
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	e144      	b.n	8004c78 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049ee:	2300      	movs	r3, #0
 80049f0:	617b      	str	r3, [r7, #20]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	695b      	ldr	r3, [r3, #20]
 80049f8:	617b      	str	r3, [r7, #20]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	699b      	ldr	r3, [r3, #24]
 8004a00:	617b      	str	r3, [r7, #20]
 8004a02:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004a04:	e138      	b.n	8004c78 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a0a:	2b03      	cmp	r3, #3
 8004a0c:	f200 80f1 	bhi.w	8004bf2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d123      	bne.n	8004a60 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a1a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f000 fdcb 	bl	80055b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e139      	b.n	8004ca0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	691a      	ldr	r2, [r3, #16]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a36:	b2d2      	uxtb	r2, r2
 8004a38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3e:	1c5a      	adds	r2, r3, #1
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	b29a      	uxth	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	3b01      	subs	r3, #1
 8004a58:	b29a      	uxth	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a5e:	e10b      	b.n	8004c78 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d14e      	bne.n	8004b06 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6a:	9300      	str	r3, [sp, #0]
 8004a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a6e:	2200      	movs	r2, #0
 8004a70:	4906      	ldr	r1, [pc, #24]	; (8004a8c <HAL_I2C_Mem_Read+0x22c>)
 8004a72:	68f8      	ldr	r0, [r7, #12]
 8004a74:	f000 fc48 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d008      	beq.n	8004a90 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e10e      	b.n	8004ca0 <HAL_I2C_Mem_Read+0x440>
 8004a82:	bf00      	nop
 8004a84:	00100002 	.word	0x00100002
 8004a88:	ffff0000 	.word	0xffff0000
 8004a8c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	691a      	ldr	r2, [r3, #16]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aaa:	b2d2      	uxtb	r2, r2
 8004aac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab2:	1c5a      	adds	r2, r3, #1
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004abc:	3b01      	subs	r3, #1
 8004abe:	b29a      	uxth	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	3b01      	subs	r3, #1
 8004acc:	b29a      	uxth	r2, r3
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	691a      	ldr	r2, [r3, #16]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004adc:	b2d2      	uxtb	r2, r2
 8004ade:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae4:	1c5a      	adds	r2, r3, #1
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aee:	3b01      	subs	r3, #1
 8004af0:	b29a      	uxth	r2, r3
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	3b01      	subs	r3, #1
 8004afe:	b29a      	uxth	r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b04:	e0b8      	b.n	8004c78 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b08:	9300      	str	r3, [sp, #0]
 8004b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	4966      	ldr	r1, [pc, #408]	; (8004ca8 <HAL_I2C_Mem_Read+0x448>)
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f000 fbf9 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d001      	beq.n	8004b20 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e0bf      	b.n	8004ca0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	691a      	ldr	r2, [r3, #16]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3a:	b2d2      	uxtb	r2, r2
 8004b3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b42:	1c5a      	adds	r2, r3, #1
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	b29a      	uxth	r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	b29a      	uxth	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b64:	9300      	str	r3, [sp, #0]
 8004b66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b68:	2200      	movs	r2, #0
 8004b6a:	494f      	ldr	r1, [pc, #316]	; (8004ca8 <HAL_I2C_Mem_Read+0x448>)
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f000 fbcb 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d001      	beq.n	8004b7c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e091      	b.n	8004ca0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	691a      	ldr	r2, [r3, #16]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b96:	b2d2      	uxtb	r2, r2
 8004b98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b9e:	1c5a      	adds	r2, r3, #1
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ba8:	3b01      	subs	r3, #1
 8004baa:	b29a      	uxth	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	691a      	ldr	r2, [r3, #16]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc8:	b2d2      	uxtb	r2, r2
 8004bca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd0:	1c5a      	adds	r2, r3, #1
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	b29a      	uxth	r2, r3
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	3b01      	subs	r3, #1
 8004bea:	b29a      	uxth	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004bf0:	e042      	b.n	8004c78 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bf4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004bf6:	68f8      	ldr	r0, [r7, #12]
 8004bf8:	f000 fcde 	bl	80055b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d001      	beq.n	8004c06 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e04c      	b.n	8004ca0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	691a      	ldr	r2, [r3, #16]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c10:	b2d2      	uxtb	r2, r2
 8004c12:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c18:	1c5a      	adds	r2, r3, #1
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c22:	3b01      	subs	r3, #1
 8004c24:	b29a      	uxth	r2, r3
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	3b01      	subs	r3, #1
 8004c32:	b29a      	uxth	r2, r3
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	f003 0304 	and.w	r3, r3, #4
 8004c42:	2b04      	cmp	r3, #4
 8004c44:	d118      	bne.n	8004c78 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	691a      	ldr	r2, [r3, #16]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c50:	b2d2      	uxtb	r2, r2
 8004c52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c58:	1c5a      	adds	r2, r3, #1
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c62:	3b01      	subs	r3, #1
 8004c64:	b29a      	uxth	r2, r3
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	3b01      	subs	r3, #1
 8004c72:	b29a      	uxth	r2, r3
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	f47f aec2 	bne.w	8004a06 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2220      	movs	r2, #32
 8004c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	e000      	b.n	8004ca0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004c9e:	2302      	movs	r3, #2
  }
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3728      	adds	r7, #40	; 0x28
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	00010004 	.word	0x00010004

08004cac <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b08a      	sub	sp, #40	; 0x28
 8004cb0:	af02      	add	r7, sp, #8
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	607a      	str	r2, [r7, #4]
 8004cb6:	603b      	str	r3, [r7, #0]
 8004cb8:	460b      	mov	r3, r1
 8004cba:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004cbc:	f7fe fbba 	bl	8003434 <HAL_GetTick>
 8004cc0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	2b20      	cmp	r3, #32
 8004cd0:	f040 8111 	bne.w	8004ef6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004cd4:	69fb      	ldr	r3, [r7, #28]
 8004cd6:	9300      	str	r3, [sp, #0]
 8004cd8:	2319      	movs	r3, #25
 8004cda:	2201      	movs	r2, #1
 8004cdc:	4988      	ldr	r1, [pc, #544]	; (8004f00 <HAL_I2C_IsDeviceReady+0x254>)
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f000 fb12 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d001      	beq.n	8004cee <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004cea:	2302      	movs	r3, #2
 8004cec:	e104      	b.n	8004ef8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d101      	bne.n	8004cfc <HAL_I2C_IsDeviceReady+0x50>
 8004cf8:	2302      	movs	r3, #2
 8004cfa:	e0fd      	b.n	8004ef8 <HAL_I2C_IsDeviceReady+0x24c>
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d007      	beq.n	8004d22 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f042 0201 	orr.w	r2, r2, #1
 8004d20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d30:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2224      	movs	r2, #36	; 0x24
 8004d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	4a70      	ldr	r2, [pc, #448]	; (8004f04 <HAL_I2C_IsDeviceReady+0x258>)
 8004d44:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d54:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	9300      	str	r3, [sp, #0]
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d62:	68f8      	ldr	r0, [r7, #12]
 8004d64:	f000 fad0 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00d      	beq.n	8004d8a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d7c:	d103      	bne.n	8004d86 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d84:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e0b6      	b.n	8004ef8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d8a:	897b      	ldrh	r3, [r7, #10]
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	461a      	mov	r2, r3
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004d98:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004d9a:	f7fe fb4b 	bl	8003434 <HAL_GetTick>
 8004d9e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	f003 0302 	and.w	r3, r3, #2
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	bf0c      	ite	eq
 8004dae:	2301      	moveq	r3, #1
 8004db0:	2300      	movne	r3, #0
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	695b      	ldr	r3, [r3, #20]
 8004dbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dc4:	bf0c      	ite	eq
 8004dc6:	2301      	moveq	r3, #1
 8004dc8:	2300      	movne	r3, #0
 8004dca:	b2db      	uxtb	r3, r3
 8004dcc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004dce:	e025      	b.n	8004e1c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004dd0:	f7fe fb30 	bl	8003434 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	683a      	ldr	r2, [r7, #0]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d302      	bcc.n	8004de6 <HAL_I2C_IsDeviceReady+0x13a>
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d103      	bne.n	8004dee <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	22a0      	movs	r2, #160	; 0xa0
 8004dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	695b      	ldr	r3, [r3, #20]
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	bf0c      	ite	eq
 8004dfc:	2301      	moveq	r3, #1
 8004dfe:	2300      	movne	r3, #0
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	695b      	ldr	r3, [r3, #20]
 8004e0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e12:	bf0c      	ite	eq
 8004e14:	2301      	moveq	r3, #1
 8004e16:	2300      	movne	r3, #0
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	2ba0      	cmp	r3, #160	; 0xa0
 8004e26:	d005      	beq.n	8004e34 <HAL_I2C_IsDeviceReady+0x188>
 8004e28:	7dfb      	ldrb	r3, [r7, #23]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d102      	bne.n	8004e34 <HAL_I2C_IsDeviceReady+0x188>
 8004e2e:	7dbb      	ldrb	r3, [r7, #22]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d0cd      	beq.n	8004dd0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2220      	movs	r2, #32
 8004e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	695b      	ldr	r3, [r3, #20]
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d129      	bne.n	8004e9e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e58:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	613b      	str	r3, [r7, #16]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	695b      	ldr	r3, [r3, #20]
 8004e64:	613b      	str	r3, [r7, #16]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	613b      	str	r3, [r7, #16]
 8004e6e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	9300      	str	r3, [sp, #0]
 8004e74:	2319      	movs	r3, #25
 8004e76:	2201      	movs	r2, #1
 8004e78:	4921      	ldr	r1, [pc, #132]	; (8004f00 <HAL_I2C_IsDeviceReady+0x254>)
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f000 fa44 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e036      	b.n	8004ef8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2220      	movs	r2, #32
 8004e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	e02c      	b.n	8004ef8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eac:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004eb6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	9300      	str	r3, [sp, #0]
 8004ebc:	2319      	movs	r3, #25
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	490f      	ldr	r1, [pc, #60]	; (8004f00 <HAL_I2C_IsDeviceReady+0x254>)
 8004ec2:	68f8      	ldr	r0, [r7, #12]
 8004ec4:	f000 fa20 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d001      	beq.n	8004ed2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e012      	b.n	8004ef8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004ed8:	69ba      	ldr	r2, [r7, #24]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	f4ff af32 	bcc.w	8004d46 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2220      	movs	r2, #32
 8004ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e000      	b.n	8004ef8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004ef6:	2302      	movs	r3, #2
  }
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3720      	adds	r7, #32
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	00100002 	.word	0x00100002
 8004f04:	ffff0000 	.word	0xffff0000

08004f08 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b088      	sub	sp, #32
 8004f0c:	af02      	add	r7, sp, #8
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	607a      	str	r2, [r7, #4]
 8004f12:	603b      	str	r3, [r7, #0]
 8004f14:	460b      	mov	r3, r1
 8004f16:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f1c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	2b08      	cmp	r3, #8
 8004f22:	d006      	beq.n	8004f32 <I2C_MasterRequestWrite+0x2a>
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d003      	beq.n	8004f32 <I2C_MasterRequestWrite+0x2a>
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f30:	d108      	bne.n	8004f44 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f40:	601a      	str	r2, [r3, #0]
 8004f42:	e00b      	b.n	8004f5c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f48:	2b12      	cmp	r3, #18
 8004f4a:	d107      	bne.n	8004f5c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f5a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	9300      	str	r3, [sp, #0]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f68:	68f8      	ldr	r0, [r7, #12]
 8004f6a:	f000 f9cd 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d00d      	beq.n	8004f90 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f82:	d103      	bne.n	8004f8c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f8a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004f8c:	2303      	movs	r3, #3
 8004f8e:	e035      	b.n	8004ffc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f98:	d108      	bne.n	8004fac <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f9a:	897b      	ldrh	r3, [r7, #10]
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	461a      	mov	r2, r3
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004fa8:	611a      	str	r2, [r3, #16]
 8004faa:	e01b      	b.n	8004fe4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004fac:	897b      	ldrh	r3, [r7, #10]
 8004fae:	11db      	asrs	r3, r3, #7
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	f003 0306 	and.w	r3, r3, #6
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	f063 030f 	orn	r3, r3, #15
 8004fbc:	b2da      	uxtb	r2, r3
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	490e      	ldr	r1, [pc, #56]	; (8005004 <I2C_MasterRequestWrite+0xfc>)
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f000 f9f3 	bl	80053b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d001      	beq.n	8004fda <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e010      	b.n	8004ffc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004fda:	897b      	ldrh	r3, [r7, #10]
 8004fdc:	b2da      	uxtb	r2, r3
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	4907      	ldr	r1, [pc, #28]	; (8005008 <I2C_MasterRequestWrite+0x100>)
 8004fea:	68f8      	ldr	r0, [r7, #12]
 8004fec:	f000 f9e3 	bl	80053b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d001      	beq.n	8004ffa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e000      	b.n	8004ffc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3718      	adds	r7, #24
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}
 8005004:	00010008 	.word	0x00010008
 8005008:	00010002 	.word	0x00010002

0800500c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b088      	sub	sp, #32
 8005010:	af02      	add	r7, sp, #8
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	4608      	mov	r0, r1
 8005016:	4611      	mov	r1, r2
 8005018:	461a      	mov	r2, r3
 800501a:	4603      	mov	r3, r0
 800501c:	817b      	strh	r3, [r7, #10]
 800501e:	460b      	mov	r3, r1
 8005020:	813b      	strh	r3, [r7, #8]
 8005022:	4613      	mov	r3, r2
 8005024:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005034:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005038:	9300      	str	r3, [sp, #0]
 800503a:	6a3b      	ldr	r3, [r7, #32]
 800503c:	2200      	movs	r2, #0
 800503e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f000 f960 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00d      	beq.n	800506a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005058:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800505c:	d103      	bne.n	8005066 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005064:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e05f      	b.n	800512a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800506a:	897b      	ldrh	r3, [r7, #10]
 800506c:	b2db      	uxtb	r3, r3
 800506e:	461a      	mov	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005078:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800507a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507c:	6a3a      	ldr	r2, [r7, #32]
 800507e:	492d      	ldr	r1, [pc, #180]	; (8005134 <I2C_RequestMemoryWrite+0x128>)
 8005080:	68f8      	ldr	r0, [r7, #12]
 8005082:	f000 f998 	bl	80053b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d001      	beq.n	8005090 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e04c      	b.n	800512a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005090:	2300      	movs	r3, #0
 8005092:	617b      	str	r3, [r7, #20]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	695b      	ldr	r3, [r3, #20]
 800509a:	617b      	str	r3, [r7, #20]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	699b      	ldr	r3, [r3, #24]
 80050a2:	617b      	str	r3, [r7, #20]
 80050a4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050a8:	6a39      	ldr	r1, [r7, #32]
 80050aa:	68f8      	ldr	r0, [r7, #12]
 80050ac:	f000 fa02 	bl	80054b4 <I2C_WaitOnTXEFlagUntilTimeout>
 80050b0:	4603      	mov	r3, r0
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00d      	beq.n	80050d2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ba:	2b04      	cmp	r3, #4
 80050bc:	d107      	bne.n	80050ce <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050cc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e02b      	b.n	800512a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80050d2:	88fb      	ldrh	r3, [r7, #6]
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d105      	bne.n	80050e4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80050d8:	893b      	ldrh	r3, [r7, #8]
 80050da:	b2da      	uxtb	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	611a      	str	r2, [r3, #16]
 80050e2:	e021      	b.n	8005128 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80050e4:	893b      	ldrh	r3, [r7, #8]
 80050e6:	0a1b      	lsrs	r3, r3, #8
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	b2da      	uxtb	r2, r3
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050f4:	6a39      	ldr	r1, [r7, #32]
 80050f6:	68f8      	ldr	r0, [r7, #12]
 80050f8:	f000 f9dc 	bl	80054b4 <I2C_WaitOnTXEFlagUntilTimeout>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d00d      	beq.n	800511e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005106:	2b04      	cmp	r3, #4
 8005108:	d107      	bne.n	800511a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005118:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e005      	b.n	800512a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800511e:	893b      	ldrh	r3, [r7, #8]
 8005120:	b2da      	uxtb	r2, r3
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005128:	2300      	movs	r3, #0
}
 800512a:	4618      	mov	r0, r3
 800512c:	3718      	adds	r7, #24
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	00010002 	.word	0x00010002

08005138 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b088      	sub	sp, #32
 800513c:	af02      	add	r7, sp, #8
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	4608      	mov	r0, r1
 8005142:	4611      	mov	r1, r2
 8005144:	461a      	mov	r2, r3
 8005146:	4603      	mov	r3, r0
 8005148:	817b      	strh	r3, [r7, #10]
 800514a:	460b      	mov	r3, r1
 800514c:	813b      	strh	r3, [r7, #8]
 800514e:	4613      	mov	r3, r2
 8005150:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005160:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005170:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005174:	9300      	str	r3, [sp, #0]
 8005176:	6a3b      	ldr	r3, [r7, #32]
 8005178:	2200      	movs	r2, #0
 800517a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800517e:	68f8      	ldr	r0, [r7, #12]
 8005180:	f000 f8c2 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00d      	beq.n	80051a6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005194:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005198:	d103      	bne.n	80051a2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e0aa      	b.n	80052fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80051a6:	897b      	ldrh	r3, [r7, #10]
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	461a      	mov	r2, r3
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80051b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b8:	6a3a      	ldr	r2, [r7, #32]
 80051ba:	4952      	ldr	r1, [pc, #328]	; (8005304 <I2C_RequestMemoryRead+0x1cc>)
 80051bc:	68f8      	ldr	r0, [r7, #12]
 80051be:	f000 f8fa 	bl	80053b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051c2:	4603      	mov	r3, r0
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d001      	beq.n	80051cc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e097      	b.n	80052fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051cc:	2300      	movs	r3, #0
 80051ce:	617b      	str	r3, [r7, #20]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	695b      	ldr	r3, [r3, #20]
 80051d6:	617b      	str	r3, [r7, #20]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	699b      	ldr	r3, [r3, #24]
 80051de:	617b      	str	r3, [r7, #20]
 80051e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80051e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051e4:	6a39      	ldr	r1, [r7, #32]
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f000 f964 	bl	80054b4 <I2C_WaitOnTXEFlagUntilTimeout>
 80051ec:	4603      	mov	r3, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00d      	beq.n	800520e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f6:	2b04      	cmp	r3, #4
 80051f8:	d107      	bne.n	800520a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005208:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e076      	b.n	80052fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800520e:	88fb      	ldrh	r3, [r7, #6]
 8005210:	2b01      	cmp	r3, #1
 8005212:	d105      	bne.n	8005220 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005214:	893b      	ldrh	r3, [r7, #8]
 8005216:	b2da      	uxtb	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	611a      	str	r2, [r3, #16]
 800521e:	e021      	b.n	8005264 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005220:	893b      	ldrh	r3, [r7, #8]
 8005222:	0a1b      	lsrs	r3, r3, #8
 8005224:	b29b      	uxth	r3, r3
 8005226:	b2da      	uxtb	r2, r3
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800522e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005230:	6a39      	ldr	r1, [r7, #32]
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f000 f93e 	bl	80054b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00d      	beq.n	800525a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005242:	2b04      	cmp	r3, #4
 8005244:	d107      	bne.n	8005256 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005254:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e050      	b.n	80052fc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800525a:	893b      	ldrh	r3, [r7, #8]
 800525c:	b2da      	uxtb	r2, r3
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005264:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005266:	6a39      	ldr	r1, [r7, #32]
 8005268:	68f8      	ldr	r0, [r7, #12]
 800526a:	f000 f923 	bl	80054b4 <I2C_WaitOnTXEFlagUntilTimeout>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d00d      	beq.n	8005290 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005278:	2b04      	cmp	r3, #4
 800527a:	d107      	bne.n	800528c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800528a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e035      	b.n	80052fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800529e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a2:	9300      	str	r3, [sp, #0]
 80052a4:	6a3b      	ldr	r3, [r7, #32]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80052ac:	68f8      	ldr	r0, [r7, #12]
 80052ae:	f000 f82b 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d00d      	beq.n	80052d4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052c6:	d103      	bne.n	80052d0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e013      	b.n	80052fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80052d4:	897b      	ldrh	r3, [r7, #10]
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	f043 0301 	orr.w	r3, r3, #1
 80052dc:	b2da      	uxtb	r2, r3
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e6:	6a3a      	ldr	r2, [r7, #32]
 80052e8:	4906      	ldr	r1, [pc, #24]	; (8005304 <I2C_RequestMemoryRead+0x1cc>)
 80052ea:	68f8      	ldr	r0, [r7, #12]
 80052ec:	f000 f863 	bl	80053b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d001      	beq.n	80052fa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e000      	b.n	80052fc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3718      	adds	r7, #24
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}
 8005304:	00010002 	.word	0x00010002

08005308 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	60b9      	str	r1, [r7, #8]
 8005312:	603b      	str	r3, [r7, #0]
 8005314:	4613      	mov	r3, r2
 8005316:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005318:	e025      	b.n	8005366 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005320:	d021      	beq.n	8005366 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005322:	f7fe f887 	bl	8003434 <HAL_GetTick>
 8005326:	4602      	mov	r2, r0
 8005328:	69bb      	ldr	r3, [r7, #24]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	683a      	ldr	r2, [r7, #0]
 800532e:	429a      	cmp	r2, r3
 8005330:	d302      	bcc.n	8005338 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d116      	bne.n	8005366 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2200      	movs	r2, #0
 800533c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2220      	movs	r2, #32
 8005342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005352:	f043 0220 	orr.w	r2, r3, #32
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e023      	b.n	80053ae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	0c1b      	lsrs	r3, r3, #16
 800536a:	b2db      	uxtb	r3, r3
 800536c:	2b01      	cmp	r3, #1
 800536e:	d10d      	bne.n	800538c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	43da      	mvns	r2, r3
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	4013      	ands	r3, r2
 800537c:	b29b      	uxth	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	bf0c      	ite	eq
 8005382:	2301      	moveq	r3, #1
 8005384:	2300      	movne	r3, #0
 8005386:	b2db      	uxtb	r3, r3
 8005388:	461a      	mov	r2, r3
 800538a:	e00c      	b.n	80053a6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	43da      	mvns	r2, r3
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	4013      	ands	r3, r2
 8005398:	b29b      	uxth	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	bf0c      	ite	eq
 800539e:	2301      	moveq	r3, #1
 80053a0:	2300      	movne	r3, #0
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	461a      	mov	r2, r3
 80053a6:	79fb      	ldrb	r3, [r7, #7]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d0b6      	beq.n	800531a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3710      	adds	r7, #16
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}

080053b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b084      	sub	sp, #16
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	60f8      	str	r0, [r7, #12]
 80053be:	60b9      	str	r1, [r7, #8]
 80053c0:	607a      	str	r2, [r7, #4]
 80053c2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80053c4:	e051      	b.n	800546a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	695b      	ldr	r3, [r3, #20]
 80053cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053d4:	d123      	bne.n	800541e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053e4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80053ee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2200      	movs	r2, #0
 80053f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2220      	movs	r2, #32
 80053fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800540a:	f043 0204 	orr.w	r2, r3, #4
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e046      	b.n	80054ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005424:	d021      	beq.n	800546a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005426:	f7fe f805 	bl	8003434 <HAL_GetTick>
 800542a:	4602      	mov	r2, r0
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	429a      	cmp	r2, r3
 8005434:	d302      	bcc.n	800543c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d116      	bne.n	800546a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2200      	movs	r2, #0
 8005440:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2220      	movs	r2, #32
 8005446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005456:	f043 0220 	orr.w	r2, r3, #32
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e020      	b.n	80054ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	0c1b      	lsrs	r3, r3, #16
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b01      	cmp	r3, #1
 8005472:	d10c      	bne.n	800548e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	695b      	ldr	r3, [r3, #20]
 800547a:	43da      	mvns	r2, r3
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	4013      	ands	r3, r2
 8005480:	b29b      	uxth	r3, r3
 8005482:	2b00      	cmp	r3, #0
 8005484:	bf14      	ite	ne
 8005486:	2301      	movne	r3, #1
 8005488:	2300      	moveq	r3, #0
 800548a:	b2db      	uxtb	r3, r3
 800548c:	e00b      	b.n	80054a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	43da      	mvns	r2, r3
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	4013      	ands	r3, r2
 800549a:	b29b      	uxth	r3, r3
 800549c:	2b00      	cmp	r3, #0
 800549e:	bf14      	ite	ne
 80054a0:	2301      	movne	r3, #1
 80054a2:	2300      	moveq	r3, #0
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d18d      	bne.n	80053c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054c0:	e02d      	b.n	800551e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80054c2:	68f8      	ldr	r0, [r7, #12]
 80054c4:	f000 f8ce 	bl	8005664 <I2C_IsAcknowledgeFailed>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d001      	beq.n	80054d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e02d      	b.n	800552e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d8:	d021      	beq.n	800551e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054da:	f7fd ffab 	bl	8003434 <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	68ba      	ldr	r2, [r7, #8]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d302      	bcc.n	80054f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d116      	bne.n	800551e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2220      	movs	r2, #32
 80054fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550a:	f043 0220 	orr.w	r2, r3, #32
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e007      	b.n	800552e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	695b      	ldr	r3, [r3, #20]
 8005524:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005528:	2b80      	cmp	r3, #128	; 0x80
 800552a:	d1ca      	bne.n	80054c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3710      	adds	r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}

08005536 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005536:	b580      	push	{r7, lr}
 8005538:	b084      	sub	sp, #16
 800553a:	af00      	add	r7, sp, #0
 800553c:	60f8      	str	r0, [r7, #12]
 800553e:	60b9      	str	r1, [r7, #8]
 8005540:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005542:	e02d      	b.n	80055a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005544:	68f8      	ldr	r0, [r7, #12]
 8005546:	f000 f88d 	bl	8005664 <I2C_IsAcknowledgeFailed>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d001      	beq.n	8005554 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e02d      	b.n	80055b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800555a:	d021      	beq.n	80055a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800555c:	f7fd ff6a 	bl	8003434 <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	68ba      	ldr	r2, [r7, #8]
 8005568:	429a      	cmp	r2, r3
 800556a:	d302      	bcc.n	8005572 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d116      	bne.n	80055a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2220      	movs	r2, #32
 800557c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558c:	f043 0220 	orr.w	r2, r3, #32
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e007      	b.n	80055b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	695b      	ldr	r3, [r3, #20]
 80055a6:	f003 0304 	and.w	r3, r3, #4
 80055aa:	2b04      	cmp	r3, #4
 80055ac:	d1ca      	bne.n	8005544 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80055ae:	2300      	movs	r3, #0
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3710      	adds	r7, #16
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}

080055b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b084      	sub	sp, #16
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80055c4:	e042      	b.n	800564c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	695b      	ldr	r3, [r3, #20]
 80055cc:	f003 0310 	and.w	r3, r3, #16
 80055d0:	2b10      	cmp	r3, #16
 80055d2:	d119      	bne.n	8005608 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f06f 0210 	mvn.w	r2, #16
 80055dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2200      	movs	r2, #0
 80055e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2220      	movs	r2, #32
 80055e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2200      	movs	r2, #0
 80055f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e029      	b.n	800565c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005608:	f7fd ff14 	bl	8003434 <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	68ba      	ldr	r2, [r7, #8]
 8005614:	429a      	cmp	r2, r3
 8005616:	d302      	bcc.n	800561e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d116      	bne.n	800564c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2220      	movs	r2, #32
 8005628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2200      	movs	r2, #0
 8005630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005638:	f043 0220 	orr.w	r2, r3, #32
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e007      	b.n	800565c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	695b      	ldr	r3, [r3, #20]
 8005652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005656:	2b40      	cmp	r3, #64	; 0x40
 8005658:	d1b5      	bne.n	80055c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800565a:	2300      	movs	r3, #0
}
 800565c:	4618      	mov	r0, r3
 800565e:	3710      	adds	r7, #16
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	695b      	ldr	r3, [r3, #20]
 8005672:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005676:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800567a:	d11b      	bne.n	80056b4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005684:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2220      	movs	r2, #32
 8005690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a0:	f043 0204 	orr.w	r2, r3, #4
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e000      	b.n	80056b6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80056b4:	2300      	movs	r3, #0
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	370c      	adds	r7, #12
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
	...

080056c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b086      	sub	sp, #24
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d101      	bne.n	80056d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e267      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0301 	and.w	r3, r3, #1
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d075      	beq.n	80057ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056e2:	4b88      	ldr	r3, [pc, #544]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	f003 030c 	and.w	r3, r3, #12
 80056ea:	2b04      	cmp	r3, #4
 80056ec:	d00c      	beq.n	8005708 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056ee:	4b85      	ldr	r3, [pc, #532]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056f6:	2b08      	cmp	r3, #8
 80056f8:	d112      	bne.n	8005720 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056fa:	4b82      	ldr	r3, [pc, #520]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005702:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005706:	d10b      	bne.n	8005720 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005708:	4b7e      	ldr	r3, [pc, #504]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005710:	2b00      	cmp	r3, #0
 8005712:	d05b      	beq.n	80057cc <HAL_RCC_OscConfig+0x108>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d157      	bne.n	80057cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	e242      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005728:	d106      	bne.n	8005738 <HAL_RCC_OscConfig+0x74>
 800572a:	4b76      	ldr	r3, [pc, #472]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a75      	ldr	r2, [pc, #468]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 8005730:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005734:	6013      	str	r3, [r2, #0]
 8005736:	e01d      	b.n	8005774 <HAL_RCC_OscConfig+0xb0>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005740:	d10c      	bne.n	800575c <HAL_RCC_OscConfig+0x98>
 8005742:	4b70      	ldr	r3, [pc, #448]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a6f      	ldr	r2, [pc, #444]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 8005748:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800574c:	6013      	str	r3, [r2, #0]
 800574e:	4b6d      	ldr	r3, [pc, #436]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a6c      	ldr	r2, [pc, #432]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 8005754:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005758:	6013      	str	r3, [r2, #0]
 800575a:	e00b      	b.n	8005774 <HAL_RCC_OscConfig+0xb0>
 800575c:	4b69      	ldr	r3, [pc, #420]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a68      	ldr	r2, [pc, #416]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 8005762:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005766:	6013      	str	r3, [r2, #0]
 8005768:	4b66      	ldr	r3, [pc, #408]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a65      	ldr	r2, [pc, #404]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 800576e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005772:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d013      	beq.n	80057a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800577c:	f7fd fe5a 	bl	8003434 <HAL_GetTick>
 8005780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005782:	e008      	b.n	8005796 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005784:	f7fd fe56 	bl	8003434 <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	693b      	ldr	r3, [r7, #16]
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	2b64      	cmp	r3, #100	; 0x64
 8005790:	d901      	bls.n	8005796 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005792:	2303      	movs	r3, #3
 8005794:	e207      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005796:	4b5b      	ldr	r3, [pc, #364]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d0f0      	beq.n	8005784 <HAL_RCC_OscConfig+0xc0>
 80057a2:	e014      	b.n	80057ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057a4:	f7fd fe46 	bl	8003434 <HAL_GetTick>
 80057a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057aa:	e008      	b.n	80057be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057ac:	f7fd fe42 	bl	8003434 <HAL_GetTick>
 80057b0:	4602      	mov	r2, r0
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	2b64      	cmp	r3, #100	; 0x64
 80057b8:	d901      	bls.n	80057be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e1f3      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057be:	4b51      	ldr	r3, [pc, #324]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d1f0      	bne.n	80057ac <HAL_RCC_OscConfig+0xe8>
 80057ca:	e000      	b.n	80057ce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 0302 	and.w	r3, r3, #2
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d063      	beq.n	80058a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057da:	4b4a      	ldr	r3, [pc, #296]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	f003 030c 	and.w	r3, r3, #12
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00b      	beq.n	80057fe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057e6:	4b47      	ldr	r3, [pc, #284]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057ee:	2b08      	cmp	r3, #8
 80057f0:	d11c      	bne.n	800582c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057f2:	4b44      	ldr	r3, [pc, #272]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d116      	bne.n	800582c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057fe:	4b41      	ldr	r3, [pc, #260]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0302 	and.w	r3, r3, #2
 8005806:	2b00      	cmp	r3, #0
 8005808:	d005      	beq.n	8005816 <HAL_RCC_OscConfig+0x152>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	2b01      	cmp	r3, #1
 8005810:	d001      	beq.n	8005816 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e1c7      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005816:	4b3b      	ldr	r3, [pc, #236]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	00db      	lsls	r3, r3, #3
 8005824:	4937      	ldr	r1, [pc, #220]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 8005826:	4313      	orrs	r3, r2
 8005828:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800582a:	e03a      	b.n	80058a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d020      	beq.n	8005876 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005834:	4b34      	ldr	r3, [pc, #208]	; (8005908 <HAL_RCC_OscConfig+0x244>)
 8005836:	2201      	movs	r2, #1
 8005838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800583a:	f7fd fdfb 	bl	8003434 <HAL_GetTick>
 800583e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005840:	e008      	b.n	8005854 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005842:	f7fd fdf7 	bl	8003434 <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	1ad3      	subs	r3, r2, r3
 800584c:	2b02      	cmp	r3, #2
 800584e:	d901      	bls.n	8005854 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005850:	2303      	movs	r3, #3
 8005852:	e1a8      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005854:	4b2b      	ldr	r3, [pc, #172]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 0302 	and.w	r3, r3, #2
 800585c:	2b00      	cmp	r3, #0
 800585e:	d0f0      	beq.n	8005842 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005860:	4b28      	ldr	r3, [pc, #160]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	691b      	ldr	r3, [r3, #16]
 800586c:	00db      	lsls	r3, r3, #3
 800586e:	4925      	ldr	r1, [pc, #148]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 8005870:	4313      	orrs	r3, r2
 8005872:	600b      	str	r3, [r1, #0]
 8005874:	e015      	b.n	80058a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005876:	4b24      	ldr	r3, [pc, #144]	; (8005908 <HAL_RCC_OscConfig+0x244>)
 8005878:	2200      	movs	r2, #0
 800587a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800587c:	f7fd fdda 	bl	8003434 <HAL_GetTick>
 8005880:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005882:	e008      	b.n	8005896 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005884:	f7fd fdd6 	bl	8003434 <HAL_GetTick>
 8005888:	4602      	mov	r2, r0
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	2b02      	cmp	r3, #2
 8005890:	d901      	bls.n	8005896 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005892:	2303      	movs	r3, #3
 8005894:	e187      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005896:	4b1b      	ldr	r3, [pc, #108]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f003 0302 	and.w	r3, r3, #2
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d1f0      	bne.n	8005884 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 0308 	and.w	r3, r3, #8
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d036      	beq.n	800591c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	695b      	ldr	r3, [r3, #20]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d016      	beq.n	80058e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058b6:	4b15      	ldr	r3, [pc, #84]	; (800590c <HAL_RCC_OscConfig+0x248>)
 80058b8:	2201      	movs	r2, #1
 80058ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058bc:	f7fd fdba 	bl	8003434 <HAL_GetTick>
 80058c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058c2:	e008      	b.n	80058d6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058c4:	f7fd fdb6 	bl	8003434 <HAL_GetTick>
 80058c8:	4602      	mov	r2, r0
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	1ad3      	subs	r3, r2, r3
 80058ce:	2b02      	cmp	r3, #2
 80058d0:	d901      	bls.n	80058d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	e167      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058d6:	4b0b      	ldr	r3, [pc, #44]	; (8005904 <HAL_RCC_OscConfig+0x240>)
 80058d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058da:	f003 0302 	and.w	r3, r3, #2
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d0f0      	beq.n	80058c4 <HAL_RCC_OscConfig+0x200>
 80058e2:	e01b      	b.n	800591c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058e4:	4b09      	ldr	r3, [pc, #36]	; (800590c <HAL_RCC_OscConfig+0x248>)
 80058e6:	2200      	movs	r2, #0
 80058e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058ea:	f7fd fda3 	bl	8003434 <HAL_GetTick>
 80058ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058f0:	e00e      	b.n	8005910 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058f2:	f7fd fd9f 	bl	8003434 <HAL_GetTick>
 80058f6:	4602      	mov	r2, r0
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	1ad3      	subs	r3, r2, r3
 80058fc:	2b02      	cmp	r3, #2
 80058fe:	d907      	bls.n	8005910 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005900:	2303      	movs	r3, #3
 8005902:	e150      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
 8005904:	40023800 	.word	0x40023800
 8005908:	42470000 	.word	0x42470000
 800590c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005910:	4b88      	ldr	r3, [pc, #544]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 8005912:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005914:	f003 0302 	and.w	r3, r3, #2
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1ea      	bne.n	80058f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 0304 	and.w	r3, r3, #4
 8005924:	2b00      	cmp	r3, #0
 8005926:	f000 8097 	beq.w	8005a58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800592a:	2300      	movs	r3, #0
 800592c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800592e:	4b81      	ldr	r3, [pc, #516]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 8005930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005936:	2b00      	cmp	r3, #0
 8005938:	d10f      	bne.n	800595a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800593a:	2300      	movs	r3, #0
 800593c:	60bb      	str	r3, [r7, #8]
 800593e:	4b7d      	ldr	r3, [pc, #500]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 8005940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005942:	4a7c      	ldr	r2, [pc, #496]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 8005944:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005948:	6413      	str	r3, [r2, #64]	; 0x40
 800594a:	4b7a      	ldr	r3, [pc, #488]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 800594c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800594e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005952:	60bb      	str	r3, [r7, #8]
 8005954:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005956:	2301      	movs	r3, #1
 8005958:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800595a:	4b77      	ldr	r3, [pc, #476]	; (8005b38 <HAL_RCC_OscConfig+0x474>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005962:	2b00      	cmp	r3, #0
 8005964:	d118      	bne.n	8005998 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005966:	4b74      	ldr	r3, [pc, #464]	; (8005b38 <HAL_RCC_OscConfig+0x474>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a73      	ldr	r2, [pc, #460]	; (8005b38 <HAL_RCC_OscConfig+0x474>)
 800596c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005970:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005972:	f7fd fd5f 	bl	8003434 <HAL_GetTick>
 8005976:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005978:	e008      	b.n	800598c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800597a:	f7fd fd5b 	bl	8003434 <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	2b02      	cmp	r3, #2
 8005986:	d901      	bls.n	800598c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005988:	2303      	movs	r3, #3
 800598a:	e10c      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800598c:	4b6a      	ldr	r3, [pc, #424]	; (8005b38 <HAL_RCC_OscConfig+0x474>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005994:	2b00      	cmp	r3, #0
 8005996:	d0f0      	beq.n	800597a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	2b01      	cmp	r3, #1
 800599e:	d106      	bne.n	80059ae <HAL_RCC_OscConfig+0x2ea>
 80059a0:	4b64      	ldr	r3, [pc, #400]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 80059a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059a4:	4a63      	ldr	r2, [pc, #396]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 80059a6:	f043 0301 	orr.w	r3, r3, #1
 80059aa:	6713      	str	r3, [r2, #112]	; 0x70
 80059ac:	e01c      	b.n	80059e8 <HAL_RCC_OscConfig+0x324>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	2b05      	cmp	r3, #5
 80059b4:	d10c      	bne.n	80059d0 <HAL_RCC_OscConfig+0x30c>
 80059b6:	4b5f      	ldr	r3, [pc, #380]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 80059b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ba:	4a5e      	ldr	r2, [pc, #376]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 80059bc:	f043 0304 	orr.w	r3, r3, #4
 80059c0:	6713      	str	r3, [r2, #112]	; 0x70
 80059c2:	4b5c      	ldr	r3, [pc, #368]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 80059c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059c6:	4a5b      	ldr	r2, [pc, #364]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 80059c8:	f043 0301 	orr.w	r3, r3, #1
 80059cc:	6713      	str	r3, [r2, #112]	; 0x70
 80059ce:	e00b      	b.n	80059e8 <HAL_RCC_OscConfig+0x324>
 80059d0:	4b58      	ldr	r3, [pc, #352]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 80059d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059d4:	4a57      	ldr	r2, [pc, #348]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 80059d6:	f023 0301 	bic.w	r3, r3, #1
 80059da:	6713      	str	r3, [r2, #112]	; 0x70
 80059dc:	4b55      	ldr	r3, [pc, #340]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 80059de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059e0:	4a54      	ldr	r2, [pc, #336]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 80059e2:	f023 0304 	bic.w	r3, r3, #4
 80059e6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d015      	beq.n	8005a1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059f0:	f7fd fd20 	bl	8003434 <HAL_GetTick>
 80059f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059f6:	e00a      	b.n	8005a0e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059f8:	f7fd fd1c 	bl	8003434 <HAL_GetTick>
 80059fc:	4602      	mov	r2, r0
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	1ad3      	subs	r3, r2, r3
 8005a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d901      	bls.n	8005a0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005a0a:	2303      	movs	r3, #3
 8005a0c:	e0cb      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a0e:	4b49      	ldr	r3, [pc, #292]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 8005a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a12:	f003 0302 	and.w	r3, r3, #2
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d0ee      	beq.n	80059f8 <HAL_RCC_OscConfig+0x334>
 8005a1a:	e014      	b.n	8005a46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a1c:	f7fd fd0a 	bl	8003434 <HAL_GetTick>
 8005a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a22:	e00a      	b.n	8005a3a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a24:	f7fd fd06 	bl	8003434 <HAL_GetTick>
 8005a28:	4602      	mov	r2, r0
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	1ad3      	subs	r3, r2, r3
 8005a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d901      	bls.n	8005a3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005a36:	2303      	movs	r3, #3
 8005a38:	e0b5      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a3a:	4b3e      	ldr	r3, [pc, #248]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 8005a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a3e:	f003 0302 	and.w	r3, r3, #2
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d1ee      	bne.n	8005a24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a46:	7dfb      	ldrb	r3, [r7, #23]
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d105      	bne.n	8005a58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a4c:	4b39      	ldr	r3, [pc, #228]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 8005a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a50:	4a38      	ldr	r2, [pc, #224]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 8005a52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a56:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	f000 80a1 	beq.w	8005ba4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a62:	4b34      	ldr	r3, [pc, #208]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	f003 030c 	and.w	r3, r3, #12
 8005a6a:	2b08      	cmp	r3, #8
 8005a6c:	d05c      	beq.n	8005b28 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	2b02      	cmp	r3, #2
 8005a74:	d141      	bne.n	8005afa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a76:	4b31      	ldr	r3, [pc, #196]	; (8005b3c <HAL_RCC_OscConfig+0x478>)
 8005a78:	2200      	movs	r2, #0
 8005a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a7c:	f7fd fcda 	bl	8003434 <HAL_GetTick>
 8005a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a82:	e008      	b.n	8005a96 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a84:	f7fd fcd6 	bl	8003434 <HAL_GetTick>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e087      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a96:	4b27      	ldr	r3, [pc, #156]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d1f0      	bne.n	8005a84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	69da      	ldr	r2, [r3, #28]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6a1b      	ldr	r3, [r3, #32]
 8005aaa:	431a      	orrs	r2, r3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab0:	019b      	lsls	r3, r3, #6
 8005ab2:	431a      	orrs	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ab8:	085b      	lsrs	r3, r3, #1
 8005aba:	3b01      	subs	r3, #1
 8005abc:	041b      	lsls	r3, r3, #16
 8005abe:	431a      	orrs	r2, r3
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ac4:	061b      	lsls	r3, r3, #24
 8005ac6:	491b      	ldr	r1, [pc, #108]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005acc:	4b1b      	ldr	r3, [pc, #108]	; (8005b3c <HAL_RCC_OscConfig+0x478>)
 8005ace:	2201      	movs	r2, #1
 8005ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ad2:	f7fd fcaf 	bl	8003434 <HAL_GetTick>
 8005ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ad8:	e008      	b.n	8005aec <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ada:	f7fd fcab 	bl	8003434 <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b02      	cmp	r3, #2
 8005ae6:	d901      	bls.n	8005aec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e05c      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aec:	4b11      	ldr	r3, [pc, #68]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d0f0      	beq.n	8005ada <HAL_RCC_OscConfig+0x416>
 8005af8:	e054      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005afa:	4b10      	ldr	r3, [pc, #64]	; (8005b3c <HAL_RCC_OscConfig+0x478>)
 8005afc:	2200      	movs	r2, #0
 8005afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b00:	f7fd fc98 	bl	8003434 <HAL_GetTick>
 8005b04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b06:	e008      	b.n	8005b1a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b08:	f7fd fc94 	bl	8003434 <HAL_GetTick>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	d901      	bls.n	8005b1a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e045      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b1a:	4b06      	ldr	r3, [pc, #24]	; (8005b34 <HAL_RCC_OscConfig+0x470>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d1f0      	bne.n	8005b08 <HAL_RCC_OscConfig+0x444>
 8005b26:	e03d      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d107      	bne.n	8005b40 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	e038      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
 8005b34:	40023800 	.word	0x40023800
 8005b38:	40007000 	.word	0x40007000
 8005b3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b40:	4b1b      	ldr	r3, [pc, #108]	; (8005bb0 <HAL_RCC_OscConfig+0x4ec>)
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	699b      	ldr	r3, [r3, #24]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d028      	beq.n	8005ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d121      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d11a      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b6a:	68fa      	ldr	r2, [r7, #12]
 8005b6c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b70:	4013      	ands	r3, r2
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d111      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b86:	085b      	lsrs	r3, r3, #1
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d107      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d001      	beq.n	8005ba4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e000      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005ba4:	2300      	movs	r3, #0
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3718      	adds	r7, #24
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}
 8005bae:	bf00      	nop
 8005bb0:	40023800 	.word	0x40023800

08005bb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d101      	bne.n	8005bc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e0cc      	b.n	8005d62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005bc8:	4b68      	ldr	r3, [pc, #416]	; (8005d6c <HAL_RCC_ClockConfig+0x1b8>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0307 	and.w	r3, r3, #7
 8005bd0:	683a      	ldr	r2, [r7, #0]
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d90c      	bls.n	8005bf0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bd6:	4b65      	ldr	r3, [pc, #404]	; (8005d6c <HAL_RCC_ClockConfig+0x1b8>)
 8005bd8:	683a      	ldr	r2, [r7, #0]
 8005bda:	b2d2      	uxtb	r2, r2
 8005bdc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bde:	4b63      	ldr	r3, [pc, #396]	; (8005d6c <HAL_RCC_ClockConfig+0x1b8>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 0307 	and.w	r3, r3, #7
 8005be6:	683a      	ldr	r2, [r7, #0]
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d001      	beq.n	8005bf0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	e0b8      	b.n	8005d62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 0302 	and.w	r3, r3, #2
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d020      	beq.n	8005c3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 0304 	and.w	r3, r3, #4
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d005      	beq.n	8005c14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c08:	4b59      	ldr	r3, [pc, #356]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	4a58      	ldr	r2, [pc, #352]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005c0e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005c12:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 0308 	and.w	r3, r3, #8
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d005      	beq.n	8005c2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c20:	4b53      	ldr	r3, [pc, #332]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	4a52      	ldr	r2, [pc, #328]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005c26:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005c2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c2c:	4b50      	ldr	r3, [pc, #320]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	494d      	ldr	r1, [pc, #308]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f003 0301 	and.w	r3, r3, #1
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d044      	beq.n	8005cd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d107      	bne.n	8005c62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c52:	4b47      	ldr	r3, [pc, #284]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d119      	bne.n	8005c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e07f      	b.n	8005d62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d003      	beq.n	8005c72 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c6e:	2b03      	cmp	r3, #3
 8005c70:	d107      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c72:	4b3f      	ldr	r3, [pc, #252]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d109      	bne.n	8005c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e06f      	b.n	8005d62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c82:	4b3b      	ldr	r3, [pc, #236]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 0302 	and.w	r3, r3, #2
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d101      	bne.n	8005c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e067      	b.n	8005d62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c92:	4b37      	ldr	r3, [pc, #220]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f023 0203 	bic.w	r2, r3, #3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	4934      	ldr	r1, [pc, #208]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ca4:	f7fd fbc6 	bl	8003434 <HAL_GetTick>
 8005ca8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005caa:	e00a      	b.n	8005cc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cac:	f7fd fbc2 	bl	8003434 <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d901      	bls.n	8005cc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e04f      	b.n	8005d62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cc2:	4b2b      	ldr	r3, [pc, #172]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	f003 020c 	and.w	r2, r3, #12
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d1eb      	bne.n	8005cac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cd4:	4b25      	ldr	r3, [pc, #148]	; (8005d6c <HAL_RCC_ClockConfig+0x1b8>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f003 0307 	and.w	r3, r3, #7
 8005cdc:	683a      	ldr	r2, [r7, #0]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d20c      	bcs.n	8005cfc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ce2:	4b22      	ldr	r3, [pc, #136]	; (8005d6c <HAL_RCC_ClockConfig+0x1b8>)
 8005ce4:	683a      	ldr	r2, [r7, #0]
 8005ce6:	b2d2      	uxtb	r2, r2
 8005ce8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cea:	4b20      	ldr	r3, [pc, #128]	; (8005d6c <HAL_RCC_ClockConfig+0x1b8>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0307 	and.w	r3, r3, #7
 8005cf2:	683a      	ldr	r2, [r7, #0]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d001      	beq.n	8005cfc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e032      	b.n	8005d62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0304 	and.w	r3, r3, #4
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d008      	beq.n	8005d1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d08:	4b19      	ldr	r3, [pc, #100]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	4916      	ldr	r1, [pc, #88]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005d16:	4313      	orrs	r3, r2
 8005d18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0308 	and.w	r3, r3, #8
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d009      	beq.n	8005d3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d26:	4b12      	ldr	r3, [pc, #72]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	00db      	lsls	r3, r3, #3
 8005d34:	490e      	ldr	r1, [pc, #56]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005d36:	4313      	orrs	r3, r2
 8005d38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d3a:	f000 f821 	bl	8005d80 <HAL_RCC_GetSysClockFreq>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	4b0b      	ldr	r3, [pc, #44]	; (8005d70 <HAL_RCC_ClockConfig+0x1bc>)
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	091b      	lsrs	r3, r3, #4
 8005d46:	f003 030f 	and.w	r3, r3, #15
 8005d4a:	490a      	ldr	r1, [pc, #40]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005d4c:	5ccb      	ldrb	r3, [r1, r3]
 8005d4e:	fa22 f303 	lsr.w	r3, r2, r3
 8005d52:	4a09      	ldr	r2, [pc, #36]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005d54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005d56:	4b09      	ldr	r3, [pc, #36]	; (8005d7c <HAL_RCC_ClockConfig+0x1c8>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7fd fb26 	bl	80033ac <HAL_InitTick>

  return HAL_OK;
 8005d60:	2300      	movs	r3, #0
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3710      	adds	r7, #16
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	40023c00 	.word	0x40023c00
 8005d70:	40023800 	.word	0x40023800
 8005d74:	08007640 	.word	0x08007640
 8005d78:	20000004 	.word	0x20000004
 8005d7c:	20000008 	.word	0x20000008

08005d80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d84:	b090      	sub	sp, #64	; 0x40
 8005d86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	637b      	str	r3, [r7, #52]	; 0x34
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d90:	2300      	movs	r3, #0
 8005d92:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005d94:	2300      	movs	r3, #0
 8005d96:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d98:	4b59      	ldr	r3, [pc, #356]	; (8005f00 <HAL_RCC_GetSysClockFreq+0x180>)
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	f003 030c 	and.w	r3, r3, #12
 8005da0:	2b08      	cmp	r3, #8
 8005da2:	d00d      	beq.n	8005dc0 <HAL_RCC_GetSysClockFreq+0x40>
 8005da4:	2b08      	cmp	r3, #8
 8005da6:	f200 80a1 	bhi.w	8005eec <HAL_RCC_GetSysClockFreq+0x16c>
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d002      	beq.n	8005db4 <HAL_RCC_GetSysClockFreq+0x34>
 8005dae:	2b04      	cmp	r3, #4
 8005db0:	d003      	beq.n	8005dba <HAL_RCC_GetSysClockFreq+0x3a>
 8005db2:	e09b      	b.n	8005eec <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005db4:	4b53      	ldr	r3, [pc, #332]	; (8005f04 <HAL_RCC_GetSysClockFreq+0x184>)
 8005db6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005db8:	e09b      	b.n	8005ef2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005dba:	4b53      	ldr	r3, [pc, #332]	; (8005f08 <HAL_RCC_GetSysClockFreq+0x188>)
 8005dbc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005dbe:	e098      	b.n	8005ef2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005dc0:	4b4f      	ldr	r3, [pc, #316]	; (8005f00 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005dc8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005dca:	4b4d      	ldr	r3, [pc, #308]	; (8005f00 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d028      	beq.n	8005e28 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005dd6:	4b4a      	ldr	r3, [pc, #296]	; (8005f00 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	099b      	lsrs	r3, r3, #6
 8005ddc:	2200      	movs	r2, #0
 8005dde:	623b      	str	r3, [r7, #32]
 8005de0:	627a      	str	r2, [r7, #36]	; 0x24
 8005de2:	6a3b      	ldr	r3, [r7, #32]
 8005de4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005de8:	2100      	movs	r1, #0
 8005dea:	4b47      	ldr	r3, [pc, #284]	; (8005f08 <HAL_RCC_GetSysClockFreq+0x188>)
 8005dec:	fb03 f201 	mul.w	r2, r3, r1
 8005df0:	2300      	movs	r3, #0
 8005df2:	fb00 f303 	mul.w	r3, r0, r3
 8005df6:	4413      	add	r3, r2
 8005df8:	4a43      	ldr	r2, [pc, #268]	; (8005f08 <HAL_RCC_GetSysClockFreq+0x188>)
 8005dfa:	fba0 1202 	umull	r1, r2, r0, r2
 8005dfe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e00:	460a      	mov	r2, r1
 8005e02:	62ba      	str	r2, [r7, #40]	; 0x28
 8005e04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e06:	4413      	add	r3, r2
 8005e08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	61bb      	str	r3, [r7, #24]
 8005e10:	61fa      	str	r2, [r7, #28]
 8005e12:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e16:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005e1a:	f7fa fa31 	bl	8000280 <__aeabi_uldivmod>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	460b      	mov	r3, r1
 8005e22:	4613      	mov	r3, r2
 8005e24:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e26:	e053      	b.n	8005ed0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e28:	4b35      	ldr	r3, [pc, #212]	; (8005f00 <HAL_RCC_GetSysClockFreq+0x180>)
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	099b      	lsrs	r3, r3, #6
 8005e2e:	2200      	movs	r2, #0
 8005e30:	613b      	str	r3, [r7, #16]
 8005e32:	617a      	str	r2, [r7, #20]
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005e3a:	f04f 0b00 	mov.w	fp, #0
 8005e3e:	4652      	mov	r2, sl
 8005e40:	465b      	mov	r3, fp
 8005e42:	f04f 0000 	mov.w	r0, #0
 8005e46:	f04f 0100 	mov.w	r1, #0
 8005e4a:	0159      	lsls	r1, r3, #5
 8005e4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e50:	0150      	lsls	r0, r2, #5
 8005e52:	4602      	mov	r2, r0
 8005e54:	460b      	mov	r3, r1
 8005e56:	ebb2 080a 	subs.w	r8, r2, sl
 8005e5a:	eb63 090b 	sbc.w	r9, r3, fp
 8005e5e:	f04f 0200 	mov.w	r2, #0
 8005e62:	f04f 0300 	mov.w	r3, #0
 8005e66:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005e6a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005e6e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005e72:	ebb2 0408 	subs.w	r4, r2, r8
 8005e76:	eb63 0509 	sbc.w	r5, r3, r9
 8005e7a:	f04f 0200 	mov.w	r2, #0
 8005e7e:	f04f 0300 	mov.w	r3, #0
 8005e82:	00eb      	lsls	r3, r5, #3
 8005e84:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e88:	00e2      	lsls	r2, r4, #3
 8005e8a:	4614      	mov	r4, r2
 8005e8c:	461d      	mov	r5, r3
 8005e8e:	eb14 030a 	adds.w	r3, r4, sl
 8005e92:	603b      	str	r3, [r7, #0]
 8005e94:	eb45 030b 	adc.w	r3, r5, fp
 8005e98:	607b      	str	r3, [r7, #4]
 8005e9a:	f04f 0200 	mov.w	r2, #0
 8005e9e:	f04f 0300 	mov.w	r3, #0
 8005ea2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ea6:	4629      	mov	r1, r5
 8005ea8:	028b      	lsls	r3, r1, #10
 8005eaa:	4621      	mov	r1, r4
 8005eac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005eb0:	4621      	mov	r1, r4
 8005eb2:	028a      	lsls	r2, r1, #10
 8005eb4:	4610      	mov	r0, r2
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005eba:	2200      	movs	r2, #0
 8005ebc:	60bb      	str	r3, [r7, #8]
 8005ebe:	60fa      	str	r2, [r7, #12]
 8005ec0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ec4:	f7fa f9dc 	bl	8000280 <__aeabi_uldivmod>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	460b      	mov	r3, r1
 8005ecc:	4613      	mov	r3, r2
 8005ece:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ed0:	4b0b      	ldr	r3, [pc, #44]	; (8005f00 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	0c1b      	lsrs	r3, r3, #16
 8005ed6:	f003 0303 	and.w	r3, r3, #3
 8005eda:	3301      	adds	r3, #1
 8005edc:	005b      	lsls	r3, r3, #1
 8005ede:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005ee0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ee8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005eea:	e002      	b.n	8005ef2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005eec:	4b05      	ldr	r3, [pc, #20]	; (8005f04 <HAL_RCC_GetSysClockFreq+0x184>)
 8005eee:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005ef0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3740      	adds	r7, #64	; 0x40
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005efe:	bf00      	nop
 8005f00:	40023800 	.word	0x40023800
 8005f04:	00f42400 	.word	0x00f42400
 8005f08:	017d7840 	.word	0x017d7840

08005f0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f10:	4b03      	ldr	r3, [pc, #12]	; (8005f20 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f12:	681b      	ldr	r3, [r3, #0]
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	46bd      	mov	sp, r7
 8005f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1c:	4770      	bx	lr
 8005f1e:	bf00      	nop
 8005f20:	20000004 	.word	0x20000004

08005f24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005f28:	f7ff fff0 	bl	8005f0c <HAL_RCC_GetHCLKFreq>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	4b05      	ldr	r3, [pc, #20]	; (8005f44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	0a9b      	lsrs	r3, r3, #10
 8005f34:	f003 0307 	and.w	r3, r3, #7
 8005f38:	4903      	ldr	r1, [pc, #12]	; (8005f48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f3a:	5ccb      	ldrb	r3, [r1, r3]
 8005f3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	40023800 	.word	0x40023800
 8005f48:	08007650 	.word	0x08007650

08005f4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b082      	sub	sp, #8
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d101      	bne.n	8005f5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e041      	b.n	8005fe2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d106      	bne.n	8005f78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f7fc ff46 	bl	8002e04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2202      	movs	r2, #2
 8005f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	3304      	adds	r3, #4
 8005f88:	4619      	mov	r1, r3
 8005f8a:	4610      	mov	r0, r2
 8005f8c:	f000 f9ca 	bl	8006324 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2201      	movs	r2, #1
 8005f94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fe0:	2300      	movs	r3, #0
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3708      	adds	r7, #8
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
	...

08005fec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b085      	sub	sp, #20
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d001      	beq.n	8006004 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006000:	2301      	movs	r3, #1
 8006002:	e044      	b.n	800608e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2202      	movs	r2, #2
 8006008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	68da      	ldr	r2, [r3, #12]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f042 0201 	orr.w	r2, r2, #1
 800601a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a1e      	ldr	r2, [pc, #120]	; (800609c <HAL_TIM_Base_Start_IT+0xb0>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d018      	beq.n	8006058 <HAL_TIM_Base_Start_IT+0x6c>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800602e:	d013      	beq.n	8006058 <HAL_TIM_Base_Start_IT+0x6c>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a1a      	ldr	r2, [pc, #104]	; (80060a0 <HAL_TIM_Base_Start_IT+0xb4>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d00e      	beq.n	8006058 <HAL_TIM_Base_Start_IT+0x6c>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a19      	ldr	r2, [pc, #100]	; (80060a4 <HAL_TIM_Base_Start_IT+0xb8>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d009      	beq.n	8006058 <HAL_TIM_Base_Start_IT+0x6c>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a17      	ldr	r2, [pc, #92]	; (80060a8 <HAL_TIM_Base_Start_IT+0xbc>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d004      	beq.n	8006058 <HAL_TIM_Base_Start_IT+0x6c>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a16      	ldr	r2, [pc, #88]	; (80060ac <HAL_TIM_Base_Start_IT+0xc0>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d111      	bne.n	800607c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	f003 0307 	and.w	r3, r3, #7
 8006062:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2b06      	cmp	r3, #6
 8006068:	d010      	beq.n	800608c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f042 0201 	orr.w	r2, r2, #1
 8006078:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800607a:	e007      	b.n	800608c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f042 0201 	orr.w	r2, r2, #1
 800608a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	3714      	adds	r7, #20
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop
 800609c:	40010000 	.word	0x40010000
 80060a0:	40000400 	.word	0x40000400
 80060a4:	40000800 	.word	0x40000800
 80060a8:	40000c00 	.word	0x40000c00
 80060ac:	40014000 	.word	0x40014000

080060b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b082      	sub	sp, #8
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	f003 0302 	and.w	r3, r3, #2
 80060c2:	2b02      	cmp	r3, #2
 80060c4:	d122      	bne.n	800610c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	f003 0302 	and.w	r3, r3, #2
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d11b      	bne.n	800610c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f06f 0202 	mvn.w	r2, #2
 80060dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2201      	movs	r2, #1
 80060e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	699b      	ldr	r3, [r3, #24]
 80060ea:	f003 0303 	and.w	r3, r3, #3
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d003      	beq.n	80060fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f000 f8f8 	bl	80062e8 <HAL_TIM_IC_CaptureCallback>
 80060f8:	e005      	b.n	8006106 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f000 f8ea 	bl	80062d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f000 f8fb 	bl	80062fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	f003 0304 	and.w	r3, r3, #4
 8006116:	2b04      	cmp	r3, #4
 8006118:	d122      	bne.n	8006160 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	f003 0304 	and.w	r3, r3, #4
 8006124:	2b04      	cmp	r3, #4
 8006126:	d11b      	bne.n	8006160 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f06f 0204 	mvn.w	r2, #4
 8006130:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2202      	movs	r2, #2
 8006136:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	699b      	ldr	r3, [r3, #24]
 800613e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006142:	2b00      	cmp	r3, #0
 8006144:	d003      	beq.n	800614e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 f8ce 	bl	80062e8 <HAL_TIM_IC_CaptureCallback>
 800614c:	e005      	b.n	800615a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 f8c0 	bl	80062d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f000 f8d1 	bl	80062fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	f003 0308 	and.w	r3, r3, #8
 800616a:	2b08      	cmp	r3, #8
 800616c:	d122      	bne.n	80061b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	f003 0308 	and.w	r3, r3, #8
 8006178:	2b08      	cmp	r3, #8
 800617a:	d11b      	bne.n	80061b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f06f 0208 	mvn.w	r2, #8
 8006184:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2204      	movs	r2, #4
 800618a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	69db      	ldr	r3, [r3, #28]
 8006192:	f003 0303 	and.w	r3, r3, #3
 8006196:	2b00      	cmp	r3, #0
 8006198:	d003      	beq.n	80061a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 f8a4 	bl	80062e8 <HAL_TIM_IC_CaptureCallback>
 80061a0:	e005      	b.n	80061ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 f896 	bl	80062d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f000 f8a7 	bl	80062fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	691b      	ldr	r3, [r3, #16]
 80061ba:	f003 0310 	and.w	r3, r3, #16
 80061be:	2b10      	cmp	r3, #16
 80061c0:	d122      	bne.n	8006208 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	f003 0310 	and.w	r3, r3, #16
 80061cc:	2b10      	cmp	r3, #16
 80061ce:	d11b      	bne.n	8006208 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f06f 0210 	mvn.w	r2, #16
 80061d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2208      	movs	r2, #8
 80061de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	69db      	ldr	r3, [r3, #28]
 80061e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d003      	beq.n	80061f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f000 f87a 	bl	80062e8 <HAL_TIM_IC_CaptureCallback>
 80061f4:	e005      	b.n	8006202 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 f86c 	bl	80062d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f000 f87d 	bl	80062fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	691b      	ldr	r3, [r3, #16]
 800620e:	f003 0301 	and.w	r3, r3, #1
 8006212:	2b01      	cmp	r3, #1
 8006214:	d10e      	bne.n	8006234 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68db      	ldr	r3, [r3, #12]
 800621c:	f003 0301 	and.w	r3, r3, #1
 8006220:	2b01      	cmp	r3, #1
 8006222:	d107      	bne.n	8006234 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f06f 0201 	mvn.w	r2, #1
 800622c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f000 f846 	bl	80062c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800623e:	2b80      	cmp	r3, #128	; 0x80
 8006240:	d10e      	bne.n	8006260 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	68db      	ldr	r3, [r3, #12]
 8006248:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800624c:	2b80      	cmp	r3, #128	; 0x80
 800624e:	d107      	bne.n	8006260 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f8ec 	bl	8006438 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	691b      	ldr	r3, [r3, #16]
 8006266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800626a:	2b40      	cmp	r3, #64	; 0x40
 800626c:	d10e      	bne.n	800628c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006278:	2b40      	cmp	r3, #64	; 0x40
 800627a:	d107      	bne.n	800628c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006284:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f000 f842 	bl	8006310 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	691b      	ldr	r3, [r3, #16]
 8006292:	f003 0320 	and.w	r3, r3, #32
 8006296:	2b20      	cmp	r3, #32
 8006298:	d10e      	bne.n	80062b8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	f003 0320 	and.w	r3, r3, #32
 80062a4:	2b20      	cmp	r3, #32
 80062a6:	d107      	bne.n	80062b8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f06f 0220 	mvn.w	r2, #32
 80062b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 f8b6 	bl	8006424 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80062b8:	bf00      	nop
 80062ba:	3708      	adds	r7, #8
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80062c8:	bf00      	nop
 80062ca:	370c      	adds	r7, #12
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr

080062d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b083      	sub	sp, #12
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062dc:	bf00      	nop
 80062de:	370c      	adds	r7, #12
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr

080062e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b083      	sub	sp, #12
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80062f0:	bf00      	nop
 80062f2:	370c      	adds	r7, #12
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b083      	sub	sp, #12
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006304:	bf00      	nop
 8006306:	370c      	adds	r7, #12
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr

08006310 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006318:	bf00      	nop
 800631a:	370c      	adds	r7, #12
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006324:	b480      	push	{r7}
 8006326:	b085      	sub	sp, #20
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4a34      	ldr	r2, [pc, #208]	; (8006408 <TIM_Base_SetConfig+0xe4>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d00f      	beq.n	800635c <TIM_Base_SetConfig+0x38>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006342:	d00b      	beq.n	800635c <TIM_Base_SetConfig+0x38>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	4a31      	ldr	r2, [pc, #196]	; (800640c <TIM_Base_SetConfig+0xe8>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d007      	beq.n	800635c <TIM_Base_SetConfig+0x38>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	4a30      	ldr	r2, [pc, #192]	; (8006410 <TIM_Base_SetConfig+0xec>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d003      	beq.n	800635c <TIM_Base_SetConfig+0x38>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	4a2f      	ldr	r2, [pc, #188]	; (8006414 <TIM_Base_SetConfig+0xf0>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d108      	bne.n	800636e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006362:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	4313      	orrs	r3, r2
 800636c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a25      	ldr	r2, [pc, #148]	; (8006408 <TIM_Base_SetConfig+0xe4>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d01b      	beq.n	80063ae <TIM_Base_SetConfig+0x8a>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800637c:	d017      	beq.n	80063ae <TIM_Base_SetConfig+0x8a>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a22      	ldr	r2, [pc, #136]	; (800640c <TIM_Base_SetConfig+0xe8>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d013      	beq.n	80063ae <TIM_Base_SetConfig+0x8a>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a21      	ldr	r2, [pc, #132]	; (8006410 <TIM_Base_SetConfig+0xec>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d00f      	beq.n	80063ae <TIM_Base_SetConfig+0x8a>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a20      	ldr	r2, [pc, #128]	; (8006414 <TIM_Base_SetConfig+0xf0>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d00b      	beq.n	80063ae <TIM_Base_SetConfig+0x8a>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a1f      	ldr	r2, [pc, #124]	; (8006418 <TIM_Base_SetConfig+0xf4>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d007      	beq.n	80063ae <TIM_Base_SetConfig+0x8a>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a1e      	ldr	r2, [pc, #120]	; (800641c <TIM_Base_SetConfig+0xf8>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d003      	beq.n	80063ae <TIM_Base_SetConfig+0x8a>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a1d      	ldr	r2, [pc, #116]	; (8006420 <TIM_Base_SetConfig+0xfc>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d108      	bne.n	80063c0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	4313      	orrs	r3, r2
 80063be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	695b      	ldr	r3, [r3, #20]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	68fa      	ldr	r2, [r7, #12]
 80063d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	689a      	ldr	r2, [r3, #8]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a08      	ldr	r2, [pc, #32]	; (8006408 <TIM_Base_SetConfig+0xe4>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d103      	bne.n	80063f4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	691a      	ldr	r2, [r3, #16]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	615a      	str	r2, [r3, #20]
}
 80063fa:	bf00      	nop
 80063fc:	3714      	adds	r7, #20
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop
 8006408:	40010000 	.word	0x40010000
 800640c:	40000400 	.word	0x40000400
 8006410:	40000800 	.word	0x40000800
 8006414:	40000c00 	.word	0x40000c00
 8006418:	40014000 	.word	0x40014000
 800641c:	40014400 	.word	0x40014400
 8006420:	40014800 	.word	0x40014800

08006424 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006424:	b480      	push	{r7}
 8006426:	b083      	sub	sp, #12
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800642c:	bf00      	nop
 800642e:	370c      	adds	r7, #12
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr

08006438 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006440:	bf00      	nop
 8006442:	370c      	adds	r7, #12
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr

0800644c <__errno>:
 800644c:	4b01      	ldr	r3, [pc, #4]	; (8006454 <__errno+0x8>)
 800644e:	6818      	ldr	r0, [r3, #0]
 8006450:	4770      	bx	lr
 8006452:	bf00      	nop
 8006454:	20000010 	.word	0x20000010

08006458 <__libc_init_array>:
 8006458:	b570      	push	{r4, r5, r6, lr}
 800645a:	4d0d      	ldr	r5, [pc, #52]	; (8006490 <__libc_init_array+0x38>)
 800645c:	4c0d      	ldr	r4, [pc, #52]	; (8006494 <__libc_init_array+0x3c>)
 800645e:	1b64      	subs	r4, r4, r5
 8006460:	10a4      	asrs	r4, r4, #2
 8006462:	2600      	movs	r6, #0
 8006464:	42a6      	cmp	r6, r4
 8006466:	d109      	bne.n	800647c <__libc_init_array+0x24>
 8006468:	4d0b      	ldr	r5, [pc, #44]	; (8006498 <__libc_init_array+0x40>)
 800646a:	4c0c      	ldr	r4, [pc, #48]	; (800649c <__libc_init_array+0x44>)
 800646c:	f001 f886 	bl	800757c <_init>
 8006470:	1b64      	subs	r4, r4, r5
 8006472:	10a4      	asrs	r4, r4, #2
 8006474:	2600      	movs	r6, #0
 8006476:	42a6      	cmp	r6, r4
 8006478:	d105      	bne.n	8006486 <__libc_init_array+0x2e>
 800647a:	bd70      	pop	{r4, r5, r6, pc}
 800647c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006480:	4798      	blx	r3
 8006482:	3601      	adds	r6, #1
 8006484:	e7ee      	b.n	8006464 <__libc_init_array+0xc>
 8006486:	f855 3b04 	ldr.w	r3, [r5], #4
 800648a:	4798      	blx	r3
 800648c:	3601      	adds	r6, #1
 800648e:	e7f2      	b.n	8006476 <__libc_init_array+0x1e>
 8006490:	080077a8 	.word	0x080077a8
 8006494:	080077a8 	.word	0x080077a8
 8006498:	080077a8 	.word	0x080077a8
 800649c:	080077ac 	.word	0x080077ac

080064a0 <memset>:
 80064a0:	4402      	add	r2, r0
 80064a2:	4603      	mov	r3, r0
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d100      	bne.n	80064aa <memset+0xa>
 80064a8:	4770      	bx	lr
 80064aa:	f803 1b01 	strb.w	r1, [r3], #1
 80064ae:	e7f9      	b.n	80064a4 <memset+0x4>

080064b0 <srand>:
 80064b0:	b538      	push	{r3, r4, r5, lr}
 80064b2:	4b10      	ldr	r3, [pc, #64]	; (80064f4 <srand+0x44>)
 80064b4:	681d      	ldr	r5, [r3, #0]
 80064b6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80064b8:	4604      	mov	r4, r0
 80064ba:	b9b3      	cbnz	r3, 80064ea <srand+0x3a>
 80064bc:	2018      	movs	r0, #24
 80064be:	f000 f893 	bl	80065e8 <malloc>
 80064c2:	4602      	mov	r2, r0
 80064c4:	63a8      	str	r0, [r5, #56]	; 0x38
 80064c6:	b920      	cbnz	r0, 80064d2 <srand+0x22>
 80064c8:	4b0b      	ldr	r3, [pc, #44]	; (80064f8 <srand+0x48>)
 80064ca:	480c      	ldr	r0, [pc, #48]	; (80064fc <srand+0x4c>)
 80064cc:	2142      	movs	r1, #66	; 0x42
 80064ce:	f000 f85b 	bl	8006588 <__assert_func>
 80064d2:	490b      	ldr	r1, [pc, #44]	; (8006500 <srand+0x50>)
 80064d4:	4b0b      	ldr	r3, [pc, #44]	; (8006504 <srand+0x54>)
 80064d6:	e9c0 1300 	strd	r1, r3, [r0]
 80064da:	4b0b      	ldr	r3, [pc, #44]	; (8006508 <srand+0x58>)
 80064dc:	6083      	str	r3, [r0, #8]
 80064de:	230b      	movs	r3, #11
 80064e0:	8183      	strh	r3, [r0, #12]
 80064e2:	2100      	movs	r1, #0
 80064e4:	2001      	movs	r0, #1
 80064e6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80064ea:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80064ec:	2200      	movs	r2, #0
 80064ee:	611c      	str	r4, [r3, #16]
 80064f0:	615a      	str	r2, [r3, #20]
 80064f2:	bd38      	pop	{r3, r4, r5, pc}
 80064f4:	20000010 	.word	0x20000010
 80064f8:	0800765c 	.word	0x0800765c
 80064fc:	08007673 	.word	0x08007673
 8006500:	abcd330e 	.word	0xabcd330e
 8006504:	e66d1234 	.word	0xe66d1234
 8006508:	0005deec 	.word	0x0005deec

0800650c <rand>:
 800650c:	4b16      	ldr	r3, [pc, #88]	; (8006568 <rand+0x5c>)
 800650e:	b510      	push	{r4, lr}
 8006510:	681c      	ldr	r4, [r3, #0]
 8006512:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006514:	b9b3      	cbnz	r3, 8006544 <rand+0x38>
 8006516:	2018      	movs	r0, #24
 8006518:	f000 f866 	bl	80065e8 <malloc>
 800651c:	63a0      	str	r0, [r4, #56]	; 0x38
 800651e:	b928      	cbnz	r0, 800652c <rand+0x20>
 8006520:	4602      	mov	r2, r0
 8006522:	4b12      	ldr	r3, [pc, #72]	; (800656c <rand+0x60>)
 8006524:	4812      	ldr	r0, [pc, #72]	; (8006570 <rand+0x64>)
 8006526:	214e      	movs	r1, #78	; 0x4e
 8006528:	f000 f82e 	bl	8006588 <__assert_func>
 800652c:	4a11      	ldr	r2, [pc, #68]	; (8006574 <rand+0x68>)
 800652e:	4b12      	ldr	r3, [pc, #72]	; (8006578 <rand+0x6c>)
 8006530:	e9c0 2300 	strd	r2, r3, [r0]
 8006534:	4b11      	ldr	r3, [pc, #68]	; (800657c <rand+0x70>)
 8006536:	6083      	str	r3, [r0, #8]
 8006538:	230b      	movs	r3, #11
 800653a:	8183      	strh	r3, [r0, #12]
 800653c:	2201      	movs	r2, #1
 800653e:	2300      	movs	r3, #0
 8006540:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8006544:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8006546:	4a0e      	ldr	r2, [pc, #56]	; (8006580 <rand+0x74>)
 8006548:	6920      	ldr	r0, [r4, #16]
 800654a:	6963      	ldr	r3, [r4, #20]
 800654c:	490d      	ldr	r1, [pc, #52]	; (8006584 <rand+0x78>)
 800654e:	4342      	muls	r2, r0
 8006550:	fb01 2203 	mla	r2, r1, r3, r2
 8006554:	fba0 0101 	umull	r0, r1, r0, r1
 8006558:	1c43      	adds	r3, r0, #1
 800655a:	eb42 0001 	adc.w	r0, r2, r1
 800655e:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8006562:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006566:	bd10      	pop	{r4, pc}
 8006568:	20000010 	.word	0x20000010
 800656c:	0800765c 	.word	0x0800765c
 8006570:	08007673 	.word	0x08007673
 8006574:	abcd330e 	.word	0xabcd330e
 8006578:	e66d1234 	.word	0xe66d1234
 800657c:	0005deec 	.word	0x0005deec
 8006580:	5851f42d 	.word	0x5851f42d
 8006584:	4c957f2d 	.word	0x4c957f2d

08006588 <__assert_func>:
 8006588:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800658a:	4614      	mov	r4, r2
 800658c:	461a      	mov	r2, r3
 800658e:	4b09      	ldr	r3, [pc, #36]	; (80065b4 <__assert_func+0x2c>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4605      	mov	r5, r0
 8006594:	68d8      	ldr	r0, [r3, #12]
 8006596:	b14c      	cbz	r4, 80065ac <__assert_func+0x24>
 8006598:	4b07      	ldr	r3, [pc, #28]	; (80065b8 <__assert_func+0x30>)
 800659a:	9100      	str	r1, [sp, #0]
 800659c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80065a0:	4906      	ldr	r1, [pc, #24]	; (80065bc <__assert_func+0x34>)
 80065a2:	462b      	mov	r3, r5
 80065a4:	f000 f80e 	bl	80065c4 <fiprintf>
 80065a8:	f000 fcc4 	bl	8006f34 <abort>
 80065ac:	4b04      	ldr	r3, [pc, #16]	; (80065c0 <__assert_func+0x38>)
 80065ae:	461c      	mov	r4, r3
 80065b0:	e7f3      	b.n	800659a <__assert_func+0x12>
 80065b2:	bf00      	nop
 80065b4:	20000010 	.word	0x20000010
 80065b8:	080076ce 	.word	0x080076ce
 80065bc:	080076db 	.word	0x080076db
 80065c0:	08007709 	.word	0x08007709

080065c4 <fiprintf>:
 80065c4:	b40e      	push	{r1, r2, r3}
 80065c6:	b503      	push	{r0, r1, lr}
 80065c8:	4601      	mov	r1, r0
 80065ca:	ab03      	add	r3, sp, #12
 80065cc:	4805      	ldr	r0, [pc, #20]	; (80065e4 <fiprintf+0x20>)
 80065ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80065d2:	6800      	ldr	r0, [r0, #0]
 80065d4:	9301      	str	r3, [sp, #4]
 80065d6:	f000 f919 	bl	800680c <_vfiprintf_r>
 80065da:	b002      	add	sp, #8
 80065dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80065e0:	b003      	add	sp, #12
 80065e2:	4770      	bx	lr
 80065e4:	20000010 	.word	0x20000010

080065e8 <malloc>:
 80065e8:	4b02      	ldr	r3, [pc, #8]	; (80065f4 <malloc+0xc>)
 80065ea:	4601      	mov	r1, r0
 80065ec:	6818      	ldr	r0, [r3, #0]
 80065ee:	f000 b86f 	b.w	80066d0 <_malloc_r>
 80065f2:	bf00      	nop
 80065f4:	20000010 	.word	0x20000010

080065f8 <_free_r>:
 80065f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80065fa:	2900      	cmp	r1, #0
 80065fc:	d044      	beq.n	8006688 <_free_r+0x90>
 80065fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006602:	9001      	str	r0, [sp, #4]
 8006604:	2b00      	cmp	r3, #0
 8006606:	f1a1 0404 	sub.w	r4, r1, #4
 800660a:	bfb8      	it	lt
 800660c:	18e4      	addlt	r4, r4, r3
 800660e:	f000 feb9 	bl	8007384 <__malloc_lock>
 8006612:	4a1e      	ldr	r2, [pc, #120]	; (800668c <_free_r+0x94>)
 8006614:	9801      	ldr	r0, [sp, #4]
 8006616:	6813      	ldr	r3, [r2, #0]
 8006618:	b933      	cbnz	r3, 8006628 <_free_r+0x30>
 800661a:	6063      	str	r3, [r4, #4]
 800661c:	6014      	str	r4, [r2, #0]
 800661e:	b003      	add	sp, #12
 8006620:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006624:	f000 beb4 	b.w	8007390 <__malloc_unlock>
 8006628:	42a3      	cmp	r3, r4
 800662a:	d908      	bls.n	800663e <_free_r+0x46>
 800662c:	6825      	ldr	r5, [r4, #0]
 800662e:	1961      	adds	r1, r4, r5
 8006630:	428b      	cmp	r3, r1
 8006632:	bf01      	itttt	eq
 8006634:	6819      	ldreq	r1, [r3, #0]
 8006636:	685b      	ldreq	r3, [r3, #4]
 8006638:	1949      	addeq	r1, r1, r5
 800663a:	6021      	streq	r1, [r4, #0]
 800663c:	e7ed      	b.n	800661a <_free_r+0x22>
 800663e:	461a      	mov	r2, r3
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	b10b      	cbz	r3, 8006648 <_free_r+0x50>
 8006644:	42a3      	cmp	r3, r4
 8006646:	d9fa      	bls.n	800663e <_free_r+0x46>
 8006648:	6811      	ldr	r1, [r2, #0]
 800664a:	1855      	adds	r5, r2, r1
 800664c:	42a5      	cmp	r5, r4
 800664e:	d10b      	bne.n	8006668 <_free_r+0x70>
 8006650:	6824      	ldr	r4, [r4, #0]
 8006652:	4421      	add	r1, r4
 8006654:	1854      	adds	r4, r2, r1
 8006656:	42a3      	cmp	r3, r4
 8006658:	6011      	str	r1, [r2, #0]
 800665a:	d1e0      	bne.n	800661e <_free_r+0x26>
 800665c:	681c      	ldr	r4, [r3, #0]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	6053      	str	r3, [r2, #4]
 8006662:	4421      	add	r1, r4
 8006664:	6011      	str	r1, [r2, #0]
 8006666:	e7da      	b.n	800661e <_free_r+0x26>
 8006668:	d902      	bls.n	8006670 <_free_r+0x78>
 800666a:	230c      	movs	r3, #12
 800666c:	6003      	str	r3, [r0, #0]
 800666e:	e7d6      	b.n	800661e <_free_r+0x26>
 8006670:	6825      	ldr	r5, [r4, #0]
 8006672:	1961      	adds	r1, r4, r5
 8006674:	428b      	cmp	r3, r1
 8006676:	bf04      	itt	eq
 8006678:	6819      	ldreq	r1, [r3, #0]
 800667a:	685b      	ldreq	r3, [r3, #4]
 800667c:	6063      	str	r3, [r4, #4]
 800667e:	bf04      	itt	eq
 8006680:	1949      	addeq	r1, r1, r5
 8006682:	6021      	streq	r1, [r4, #0]
 8006684:	6054      	str	r4, [r2, #4]
 8006686:	e7ca      	b.n	800661e <_free_r+0x26>
 8006688:	b003      	add	sp, #12
 800668a:	bd30      	pop	{r4, r5, pc}
 800668c:	20000234 	.word	0x20000234

08006690 <sbrk_aligned>:
 8006690:	b570      	push	{r4, r5, r6, lr}
 8006692:	4e0e      	ldr	r6, [pc, #56]	; (80066cc <sbrk_aligned+0x3c>)
 8006694:	460c      	mov	r4, r1
 8006696:	6831      	ldr	r1, [r6, #0]
 8006698:	4605      	mov	r5, r0
 800669a:	b911      	cbnz	r1, 80066a2 <sbrk_aligned+0x12>
 800669c:	f000 fb7a 	bl	8006d94 <_sbrk_r>
 80066a0:	6030      	str	r0, [r6, #0]
 80066a2:	4621      	mov	r1, r4
 80066a4:	4628      	mov	r0, r5
 80066a6:	f000 fb75 	bl	8006d94 <_sbrk_r>
 80066aa:	1c43      	adds	r3, r0, #1
 80066ac:	d00a      	beq.n	80066c4 <sbrk_aligned+0x34>
 80066ae:	1cc4      	adds	r4, r0, #3
 80066b0:	f024 0403 	bic.w	r4, r4, #3
 80066b4:	42a0      	cmp	r0, r4
 80066b6:	d007      	beq.n	80066c8 <sbrk_aligned+0x38>
 80066b8:	1a21      	subs	r1, r4, r0
 80066ba:	4628      	mov	r0, r5
 80066bc:	f000 fb6a 	bl	8006d94 <_sbrk_r>
 80066c0:	3001      	adds	r0, #1
 80066c2:	d101      	bne.n	80066c8 <sbrk_aligned+0x38>
 80066c4:	f04f 34ff 	mov.w	r4, #4294967295
 80066c8:	4620      	mov	r0, r4
 80066ca:	bd70      	pop	{r4, r5, r6, pc}
 80066cc:	20000238 	.word	0x20000238

080066d0 <_malloc_r>:
 80066d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066d4:	1ccd      	adds	r5, r1, #3
 80066d6:	f025 0503 	bic.w	r5, r5, #3
 80066da:	3508      	adds	r5, #8
 80066dc:	2d0c      	cmp	r5, #12
 80066de:	bf38      	it	cc
 80066e0:	250c      	movcc	r5, #12
 80066e2:	2d00      	cmp	r5, #0
 80066e4:	4607      	mov	r7, r0
 80066e6:	db01      	blt.n	80066ec <_malloc_r+0x1c>
 80066e8:	42a9      	cmp	r1, r5
 80066ea:	d905      	bls.n	80066f8 <_malloc_r+0x28>
 80066ec:	230c      	movs	r3, #12
 80066ee:	603b      	str	r3, [r7, #0]
 80066f0:	2600      	movs	r6, #0
 80066f2:	4630      	mov	r0, r6
 80066f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066f8:	4e2e      	ldr	r6, [pc, #184]	; (80067b4 <_malloc_r+0xe4>)
 80066fa:	f000 fe43 	bl	8007384 <__malloc_lock>
 80066fe:	6833      	ldr	r3, [r6, #0]
 8006700:	461c      	mov	r4, r3
 8006702:	bb34      	cbnz	r4, 8006752 <_malloc_r+0x82>
 8006704:	4629      	mov	r1, r5
 8006706:	4638      	mov	r0, r7
 8006708:	f7ff ffc2 	bl	8006690 <sbrk_aligned>
 800670c:	1c43      	adds	r3, r0, #1
 800670e:	4604      	mov	r4, r0
 8006710:	d14d      	bne.n	80067ae <_malloc_r+0xde>
 8006712:	6834      	ldr	r4, [r6, #0]
 8006714:	4626      	mov	r6, r4
 8006716:	2e00      	cmp	r6, #0
 8006718:	d140      	bne.n	800679c <_malloc_r+0xcc>
 800671a:	6823      	ldr	r3, [r4, #0]
 800671c:	4631      	mov	r1, r6
 800671e:	4638      	mov	r0, r7
 8006720:	eb04 0803 	add.w	r8, r4, r3
 8006724:	f000 fb36 	bl	8006d94 <_sbrk_r>
 8006728:	4580      	cmp	r8, r0
 800672a:	d13a      	bne.n	80067a2 <_malloc_r+0xd2>
 800672c:	6821      	ldr	r1, [r4, #0]
 800672e:	3503      	adds	r5, #3
 8006730:	1a6d      	subs	r5, r5, r1
 8006732:	f025 0503 	bic.w	r5, r5, #3
 8006736:	3508      	adds	r5, #8
 8006738:	2d0c      	cmp	r5, #12
 800673a:	bf38      	it	cc
 800673c:	250c      	movcc	r5, #12
 800673e:	4629      	mov	r1, r5
 8006740:	4638      	mov	r0, r7
 8006742:	f7ff ffa5 	bl	8006690 <sbrk_aligned>
 8006746:	3001      	adds	r0, #1
 8006748:	d02b      	beq.n	80067a2 <_malloc_r+0xd2>
 800674a:	6823      	ldr	r3, [r4, #0]
 800674c:	442b      	add	r3, r5
 800674e:	6023      	str	r3, [r4, #0]
 8006750:	e00e      	b.n	8006770 <_malloc_r+0xa0>
 8006752:	6822      	ldr	r2, [r4, #0]
 8006754:	1b52      	subs	r2, r2, r5
 8006756:	d41e      	bmi.n	8006796 <_malloc_r+0xc6>
 8006758:	2a0b      	cmp	r2, #11
 800675a:	d916      	bls.n	800678a <_malloc_r+0xba>
 800675c:	1961      	adds	r1, r4, r5
 800675e:	42a3      	cmp	r3, r4
 8006760:	6025      	str	r5, [r4, #0]
 8006762:	bf18      	it	ne
 8006764:	6059      	strne	r1, [r3, #4]
 8006766:	6863      	ldr	r3, [r4, #4]
 8006768:	bf08      	it	eq
 800676a:	6031      	streq	r1, [r6, #0]
 800676c:	5162      	str	r2, [r4, r5]
 800676e:	604b      	str	r3, [r1, #4]
 8006770:	4638      	mov	r0, r7
 8006772:	f104 060b 	add.w	r6, r4, #11
 8006776:	f000 fe0b 	bl	8007390 <__malloc_unlock>
 800677a:	f026 0607 	bic.w	r6, r6, #7
 800677e:	1d23      	adds	r3, r4, #4
 8006780:	1af2      	subs	r2, r6, r3
 8006782:	d0b6      	beq.n	80066f2 <_malloc_r+0x22>
 8006784:	1b9b      	subs	r3, r3, r6
 8006786:	50a3      	str	r3, [r4, r2]
 8006788:	e7b3      	b.n	80066f2 <_malloc_r+0x22>
 800678a:	6862      	ldr	r2, [r4, #4]
 800678c:	42a3      	cmp	r3, r4
 800678e:	bf0c      	ite	eq
 8006790:	6032      	streq	r2, [r6, #0]
 8006792:	605a      	strne	r2, [r3, #4]
 8006794:	e7ec      	b.n	8006770 <_malloc_r+0xa0>
 8006796:	4623      	mov	r3, r4
 8006798:	6864      	ldr	r4, [r4, #4]
 800679a:	e7b2      	b.n	8006702 <_malloc_r+0x32>
 800679c:	4634      	mov	r4, r6
 800679e:	6876      	ldr	r6, [r6, #4]
 80067a0:	e7b9      	b.n	8006716 <_malloc_r+0x46>
 80067a2:	230c      	movs	r3, #12
 80067a4:	603b      	str	r3, [r7, #0]
 80067a6:	4638      	mov	r0, r7
 80067a8:	f000 fdf2 	bl	8007390 <__malloc_unlock>
 80067ac:	e7a1      	b.n	80066f2 <_malloc_r+0x22>
 80067ae:	6025      	str	r5, [r4, #0]
 80067b0:	e7de      	b.n	8006770 <_malloc_r+0xa0>
 80067b2:	bf00      	nop
 80067b4:	20000234 	.word	0x20000234

080067b8 <__sfputc_r>:
 80067b8:	6893      	ldr	r3, [r2, #8]
 80067ba:	3b01      	subs	r3, #1
 80067bc:	2b00      	cmp	r3, #0
 80067be:	b410      	push	{r4}
 80067c0:	6093      	str	r3, [r2, #8]
 80067c2:	da08      	bge.n	80067d6 <__sfputc_r+0x1e>
 80067c4:	6994      	ldr	r4, [r2, #24]
 80067c6:	42a3      	cmp	r3, r4
 80067c8:	db01      	blt.n	80067ce <__sfputc_r+0x16>
 80067ca:	290a      	cmp	r1, #10
 80067cc:	d103      	bne.n	80067d6 <__sfputc_r+0x1e>
 80067ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067d2:	f000 baef 	b.w	8006db4 <__swbuf_r>
 80067d6:	6813      	ldr	r3, [r2, #0]
 80067d8:	1c58      	adds	r0, r3, #1
 80067da:	6010      	str	r0, [r2, #0]
 80067dc:	7019      	strb	r1, [r3, #0]
 80067de:	4608      	mov	r0, r1
 80067e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067e4:	4770      	bx	lr

080067e6 <__sfputs_r>:
 80067e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067e8:	4606      	mov	r6, r0
 80067ea:	460f      	mov	r7, r1
 80067ec:	4614      	mov	r4, r2
 80067ee:	18d5      	adds	r5, r2, r3
 80067f0:	42ac      	cmp	r4, r5
 80067f2:	d101      	bne.n	80067f8 <__sfputs_r+0x12>
 80067f4:	2000      	movs	r0, #0
 80067f6:	e007      	b.n	8006808 <__sfputs_r+0x22>
 80067f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067fc:	463a      	mov	r2, r7
 80067fe:	4630      	mov	r0, r6
 8006800:	f7ff ffda 	bl	80067b8 <__sfputc_r>
 8006804:	1c43      	adds	r3, r0, #1
 8006806:	d1f3      	bne.n	80067f0 <__sfputs_r+0xa>
 8006808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800680c <_vfiprintf_r>:
 800680c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006810:	460d      	mov	r5, r1
 8006812:	b09d      	sub	sp, #116	; 0x74
 8006814:	4614      	mov	r4, r2
 8006816:	4698      	mov	r8, r3
 8006818:	4606      	mov	r6, r0
 800681a:	b118      	cbz	r0, 8006824 <_vfiprintf_r+0x18>
 800681c:	6983      	ldr	r3, [r0, #24]
 800681e:	b90b      	cbnz	r3, 8006824 <_vfiprintf_r+0x18>
 8006820:	f000 fcaa 	bl	8007178 <__sinit>
 8006824:	4b89      	ldr	r3, [pc, #548]	; (8006a4c <_vfiprintf_r+0x240>)
 8006826:	429d      	cmp	r5, r3
 8006828:	d11b      	bne.n	8006862 <_vfiprintf_r+0x56>
 800682a:	6875      	ldr	r5, [r6, #4]
 800682c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800682e:	07d9      	lsls	r1, r3, #31
 8006830:	d405      	bmi.n	800683e <_vfiprintf_r+0x32>
 8006832:	89ab      	ldrh	r3, [r5, #12]
 8006834:	059a      	lsls	r2, r3, #22
 8006836:	d402      	bmi.n	800683e <_vfiprintf_r+0x32>
 8006838:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800683a:	f000 fd3b 	bl	80072b4 <__retarget_lock_acquire_recursive>
 800683e:	89ab      	ldrh	r3, [r5, #12]
 8006840:	071b      	lsls	r3, r3, #28
 8006842:	d501      	bpl.n	8006848 <_vfiprintf_r+0x3c>
 8006844:	692b      	ldr	r3, [r5, #16]
 8006846:	b9eb      	cbnz	r3, 8006884 <_vfiprintf_r+0x78>
 8006848:	4629      	mov	r1, r5
 800684a:	4630      	mov	r0, r6
 800684c:	f000 fb04 	bl	8006e58 <__swsetup_r>
 8006850:	b1c0      	cbz	r0, 8006884 <_vfiprintf_r+0x78>
 8006852:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006854:	07dc      	lsls	r4, r3, #31
 8006856:	d50e      	bpl.n	8006876 <_vfiprintf_r+0x6a>
 8006858:	f04f 30ff 	mov.w	r0, #4294967295
 800685c:	b01d      	add	sp, #116	; 0x74
 800685e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006862:	4b7b      	ldr	r3, [pc, #492]	; (8006a50 <_vfiprintf_r+0x244>)
 8006864:	429d      	cmp	r5, r3
 8006866:	d101      	bne.n	800686c <_vfiprintf_r+0x60>
 8006868:	68b5      	ldr	r5, [r6, #8]
 800686a:	e7df      	b.n	800682c <_vfiprintf_r+0x20>
 800686c:	4b79      	ldr	r3, [pc, #484]	; (8006a54 <_vfiprintf_r+0x248>)
 800686e:	429d      	cmp	r5, r3
 8006870:	bf08      	it	eq
 8006872:	68f5      	ldreq	r5, [r6, #12]
 8006874:	e7da      	b.n	800682c <_vfiprintf_r+0x20>
 8006876:	89ab      	ldrh	r3, [r5, #12]
 8006878:	0598      	lsls	r0, r3, #22
 800687a:	d4ed      	bmi.n	8006858 <_vfiprintf_r+0x4c>
 800687c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800687e:	f000 fd1a 	bl	80072b6 <__retarget_lock_release_recursive>
 8006882:	e7e9      	b.n	8006858 <_vfiprintf_r+0x4c>
 8006884:	2300      	movs	r3, #0
 8006886:	9309      	str	r3, [sp, #36]	; 0x24
 8006888:	2320      	movs	r3, #32
 800688a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800688e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006892:	2330      	movs	r3, #48	; 0x30
 8006894:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006a58 <_vfiprintf_r+0x24c>
 8006898:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800689c:	f04f 0901 	mov.w	r9, #1
 80068a0:	4623      	mov	r3, r4
 80068a2:	469a      	mov	sl, r3
 80068a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80068a8:	b10a      	cbz	r2, 80068ae <_vfiprintf_r+0xa2>
 80068aa:	2a25      	cmp	r2, #37	; 0x25
 80068ac:	d1f9      	bne.n	80068a2 <_vfiprintf_r+0x96>
 80068ae:	ebba 0b04 	subs.w	fp, sl, r4
 80068b2:	d00b      	beq.n	80068cc <_vfiprintf_r+0xc0>
 80068b4:	465b      	mov	r3, fp
 80068b6:	4622      	mov	r2, r4
 80068b8:	4629      	mov	r1, r5
 80068ba:	4630      	mov	r0, r6
 80068bc:	f7ff ff93 	bl	80067e6 <__sfputs_r>
 80068c0:	3001      	adds	r0, #1
 80068c2:	f000 80aa 	beq.w	8006a1a <_vfiprintf_r+0x20e>
 80068c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068c8:	445a      	add	r2, fp
 80068ca:	9209      	str	r2, [sp, #36]	; 0x24
 80068cc:	f89a 3000 	ldrb.w	r3, [sl]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	f000 80a2 	beq.w	8006a1a <_vfiprintf_r+0x20e>
 80068d6:	2300      	movs	r3, #0
 80068d8:	f04f 32ff 	mov.w	r2, #4294967295
 80068dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068e0:	f10a 0a01 	add.w	sl, sl, #1
 80068e4:	9304      	str	r3, [sp, #16]
 80068e6:	9307      	str	r3, [sp, #28]
 80068e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80068ec:	931a      	str	r3, [sp, #104]	; 0x68
 80068ee:	4654      	mov	r4, sl
 80068f0:	2205      	movs	r2, #5
 80068f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068f6:	4858      	ldr	r0, [pc, #352]	; (8006a58 <_vfiprintf_r+0x24c>)
 80068f8:	f7f9 fc72 	bl	80001e0 <memchr>
 80068fc:	9a04      	ldr	r2, [sp, #16]
 80068fe:	b9d8      	cbnz	r0, 8006938 <_vfiprintf_r+0x12c>
 8006900:	06d1      	lsls	r1, r2, #27
 8006902:	bf44      	itt	mi
 8006904:	2320      	movmi	r3, #32
 8006906:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800690a:	0713      	lsls	r3, r2, #28
 800690c:	bf44      	itt	mi
 800690e:	232b      	movmi	r3, #43	; 0x2b
 8006910:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006914:	f89a 3000 	ldrb.w	r3, [sl]
 8006918:	2b2a      	cmp	r3, #42	; 0x2a
 800691a:	d015      	beq.n	8006948 <_vfiprintf_r+0x13c>
 800691c:	9a07      	ldr	r2, [sp, #28]
 800691e:	4654      	mov	r4, sl
 8006920:	2000      	movs	r0, #0
 8006922:	f04f 0c0a 	mov.w	ip, #10
 8006926:	4621      	mov	r1, r4
 8006928:	f811 3b01 	ldrb.w	r3, [r1], #1
 800692c:	3b30      	subs	r3, #48	; 0x30
 800692e:	2b09      	cmp	r3, #9
 8006930:	d94e      	bls.n	80069d0 <_vfiprintf_r+0x1c4>
 8006932:	b1b0      	cbz	r0, 8006962 <_vfiprintf_r+0x156>
 8006934:	9207      	str	r2, [sp, #28]
 8006936:	e014      	b.n	8006962 <_vfiprintf_r+0x156>
 8006938:	eba0 0308 	sub.w	r3, r0, r8
 800693c:	fa09 f303 	lsl.w	r3, r9, r3
 8006940:	4313      	orrs	r3, r2
 8006942:	9304      	str	r3, [sp, #16]
 8006944:	46a2      	mov	sl, r4
 8006946:	e7d2      	b.n	80068ee <_vfiprintf_r+0xe2>
 8006948:	9b03      	ldr	r3, [sp, #12]
 800694a:	1d19      	adds	r1, r3, #4
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	9103      	str	r1, [sp, #12]
 8006950:	2b00      	cmp	r3, #0
 8006952:	bfbb      	ittet	lt
 8006954:	425b      	neglt	r3, r3
 8006956:	f042 0202 	orrlt.w	r2, r2, #2
 800695a:	9307      	strge	r3, [sp, #28]
 800695c:	9307      	strlt	r3, [sp, #28]
 800695e:	bfb8      	it	lt
 8006960:	9204      	strlt	r2, [sp, #16]
 8006962:	7823      	ldrb	r3, [r4, #0]
 8006964:	2b2e      	cmp	r3, #46	; 0x2e
 8006966:	d10c      	bne.n	8006982 <_vfiprintf_r+0x176>
 8006968:	7863      	ldrb	r3, [r4, #1]
 800696a:	2b2a      	cmp	r3, #42	; 0x2a
 800696c:	d135      	bne.n	80069da <_vfiprintf_r+0x1ce>
 800696e:	9b03      	ldr	r3, [sp, #12]
 8006970:	1d1a      	adds	r2, r3, #4
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	9203      	str	r2, [sp, #12]
 8006976:	2b00      	cmp	r3, #0
 8006978:	bfb8      	it	lt
 800697a:	f04f 33ff 	movlt.w	r3, #4294967295
 800697e:	3402      	adds	r4, #2
 8006980:	9305      	str	r3, [sp, #20]
 8006982:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006a68 <_vfiprintf_r+0x25c>
 8006986:	7821      	ldrb	r1, [r4, #0]
 8006988:	2203      	movs	r2, #3
 800698a:	4650      	mov	r0, sl
 800698c:	f7f9 fc28 	bl	80001e0 <memchr>
 8006990:	b140      	cbz	r0, 80069a4 <_vfiprintf_r+0x198>
 8006992:	2340      	movs	r3, #64	; 0x40
 8006994:	eba0 000a 	sub.w	r0, r0, sl
 8006998:	fa03 f000 	lsl.w	r0, r3, r0
 800699c:	9b04      	ldr	r3, [sp, #16]
 800699e:	4303      	orrs	r3, r0
 80069a0:	3401      	adds	r4, #1
 80069a2:	9304      	str	r3, [sp, #16]
 80069a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069a8:	482c      	ldr	r0, [pc, #176]	; (8006a5c <_vfiprintf_r+0x250>)
 80069aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80069ae:	2206      	movs	r2, #6
 80069b0:	f7f9 fc16 	bl	80001e0 <memchr>
 80069b4:	2800      	cmp	r0, #0
 80069b6:	d03f      	beq.n	8006a38 <_vfiprintf_r+0x22c>
 80069b8:	4b29      	ldr	r3, [pc, #164]	; (8006a60 <_vfiprintf_r+0x254>)
 80069ba:	bb1b      	cbnz	r3, 8006a04 <_vfiprintf_r+0x1f8>
 80069bc:	9b03      	ldr	r3, [sp, #12]
 80069be:	3307      	adds	r3, #7
 80069c0:	f023 0307 	bic.w	r3, r3, #7
 80069c4:	3308      	adds	r3, #8
 80069c6:	9303      	str	r3, [sp, #12]
 80069c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069ca:	443b      	add	r3, r7
 80069cc:	9309      	str	r3, [sp, #36]	; 0x24
 80069ce:	e767      	b.n	80068a0 <_vfiprintf_r+0x94>
 80069d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80069d4:	460c      	mov	r4, r1
 80069d6:	2001      	movs	r0, #1
 80069d8:	e7a5      	b.n	8006926 <_vfiprintf_r+0x11a>
 80069da:	2300      	movs	r3, #0
 80069dc:	3401      	adds	r4, #1
 80069de:	9305      	str	r3, [sp, #20]
 80069e0:	4619      	mov	r1, r3
 80069e2:	f04f 0c0a 	mov.w	ip, #10
 80069e6:	4620      	mov	r0, r4
 80069e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069ec:	3a30      	subs	r2, #48	; 0x30
 80069ee:	2a09      	cmp	r2, #9
 80069f0:	d903      	bls.n	80069fa <_vfiprintf_r+0x1ee>
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d0c5      	beq.n	8006982 <_vfiprintf_r+0x176>
 80069f6:	9105      	str	r1, [sp, #20]
 80069f8:	e7c3      	b.n	8006982 <_vfiprintf_r+0x176>
 80069fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80069fe:	4604      	mov	r4, r0
 8006a00:	2301      	movs	r3, #1
 8006a02:	e7f0      	b.n	80069e6 <_vfiprintf_r+0x1da>
 8006a04:	ab03      	add	r3, sp, #12
 8006a06:	9300      	str	r3, [sp, #0]
 8006a08:	462a      	mov	r2, r5
 8006a0a:	4b16      	ldr	r3, [pc, #88]	; (8006a64 <_vfiprintf_r+0x258>)
 8006a0c:	a904      	add	r1, sp, #16
 8006a0e:	4630      	mov	r0, r6
 8006a10:	f3af 8000 	nop.w
 8006a14:	4607      	mov	r7, r0
 8006a16:	1c78      	adds	r0, r7, #1
 8006a18:	d1d6      	bne.n	80069c8 <_vfiprintf_r+0x1bc>
 8006a1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a1c:	07d9      	lsls	r1, r3, #31
 8006a1e:	d405      	bmi.n	8006a2c <_vfiprintf_r+0x220>
 8006a20:	89ab      	ldrh	r3, [r5, #12]
 8006a22:	059a      	lsls	r2, r3, #22
 8006a24:	d402      	bmi.n	8006a2c <_vfiprintf_r+0x220>
 8006a26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a28:	f000 fc45 	bl	80072b6 <__retarget_lock_release_recursive>
 8006a2c:	89ab      	ldrh	r3, [r5, #12]
 8006a2e:	065b      	lsls	r3, r3, #25
 8006a30:	f53f af12 	bmi.w	8006858 <_vfiprintf_r+0x4c>
 8006a34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a36:	e711      	b.n	800685c <_vfiprintf_r+0x50>
 8006a38:	ab03      	add	r3, sp, #12
 8006a3a:	9300      	str	r3, [sp, #0]
 8006a3c:	462a      	mov	r2, r5
 8006a3e:	4b09      	ldr	r3, [pc, #36]	; (8006a64 <_vfiprintf_r+0x258>)
 8006a40:	a904      	add	r1, sp, #16
 8006a42:	4630      	mov	r0, r6
 8006a44:	f000 f880 	bl	8006b48 <_printf_i>
 8006a48:	e7e4      	b.n	8006a14 <_vfiprintf_r+0x208>
 8006a4a:	bf00      	nop
 8006a4c:	08007760 	.word	0x08007760
 8006a50:	08007780 	.word	0x08007780
 8006a54:	08007740 	.word	0x08007740
 8006a58:	0800770a 	.word	0x0800770a
 8006a5c:	08007714 	.word	0x08007714
 8006a60:	00000000 	.word	0x00000000
 8006a64:	080067e7 	.word	0x080067e7
 8006a68:	08007710 	.word	0x08007710

08006a6c <_printf_common>:
 8006a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a70:	4616      	mov	r6, r2
 8006a72:	4699      	mov	r9, r3
 8006a74:	688a      	ldr	r2, [r1, #8]
 8006a76:	690b      	ldr	r3, [r1, #16]
 8006a78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	bfb8      	it	lt
 8006a80:	4613      	movlt	r3, r2
 8006a82:	6033      	str	r3, [r6, #0]
 8006a84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006a88:	4607      	mov	r7, r0
 8006a8a:	460c      	mov	r4, r1
 8006a8c:	b10a      	cbz	r2, 8006a92 <_printf_common+0x26>
 8006a8e:	3301      	adds	r3, #1
 8006a90:	6033      	str	r3, [r6, #0]
 8006a92:	6823      	ldr	r3, [r4, #0]
 8006a94:	0699      	lsls	r1, r3, #26
 8006a96:	bf42      	ittt	mi
 8006a98:	6833      	ldrmi	r3, [r6, #0]
 8006a9a:	3302      	addmi	r3, #2
 8006a9c:	6033      	strmi	r3, [r6, #0]
 8006a9e:	6825      	ldr	r5, [r4, #0]
 8006aa0:	f015 0506 	ands.w	r5, r5, #6
 8006aa4:	d106      	bne.n	8006ab4 <_printf_common+0x48>
 8006aa6:	f104 0a19 	add.w	sl, r4, #25
 8006aaa:	68e3      	ldr	r3, [r4, #12]
 8006aac:	6832      	ldr	r2, [r6, #0]
 8006aae:	1a9b      	subs	r3, r3, r2
 8006ab0:	42ab      	cmp	r3, r5
 8006ab2:	dc26      	bgt.n	8006b02 <_printf_common+0x96>
 8006ab4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006ab8:	1e13      	subs	r3, r2, #0
 8006aba:	6822      	ldr	r2, [r4, #0]
 8006abc:	bf18      	it	ne
 8006abe:	2301      	movne	r3, #1
 8006ac0:	0692      	lsls	r2, r2, #26
 8006ac2:	d42b      	bmi.n	8006b1c <_printf_common+0xb0>
 8006ac4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ac8:	4649      	mov	r1, r9
 8006aca:	4638      	mov	r0, r7
 8006acc:	47c0      	blx	r8
 8006ace:	3001      	adds	r0, #1
 8006ad0:	d01e      	beq.n	8006b10 <_printf_common+0xa4>
 8006ad2:	6823      	ldr	r3, [r4, #0]
 8006ad4:	68e5      	ldr	r5, [r4, #12]
 8006ad6:	6832      	ldr	r2, [r6, #0]
 8006ad8:	f003 0306 	and.w	r3, r3, #6
 8006adc:	2b04      	cmp	r3, #4
 8006ade:	bf08      	it	eq
 8006ae0:	1aad      	subeq	r5, r5, r2
 8006ae2:	68a3      	ldr	r3, [r4, #8]
 8006ae4:	6922      	ldr	r2, [r4, #16]
 8006ae6:	bf0c      	ite	eq
 8006ae8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006aec:	2500      	movne	r5, #0
 8006aee:	4293      	cmp	r3, r2
 8006af0:	bfc4      	itt	gt
 8006af2:	1a9b      	subgt	r3, r3, r2
 8006af4:	18ed      	addgt	r5, r5, r3
 8006af6:	2600      	movs	r6, #0
 8006af8:	341a      	adds	r4, #26
 8006afa:	42b5      	cmp	r5, r6
 8006afc:	d11a      	bne.n	8006b34 <_printf_common+0xc8>
 8006afe:	2000      	movs	r0, #0
 8006b00:	e008      	b.n	8006b14 <_printf_common+0xa8>
 8006b02:	2301      	movs	r3, #1
 8006b04:	4652      	mov	r2, sl
 8006b06:	4649      	mov	r1, r9
 8006b08:	4638      	mov	r0, r7
 8006b0a:	47c0      	blx	r8
 8006b0c:	3001      	adds	r0, #1
 8006b0e:	d103      	bne.n	8006b18 <_printf_common+0xac>
 8006b10:	f04f 30ff 	mov.w	r0, #4294967295
 8006b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b18:	3501      	adds	r5, #1
 8006b1a:	e7c6      	b.n	8006aaa <_printf_common+0x3e>
 8006b1c:	18e1      	adds	r1, r4, r3
 8006b1e:	1c5a      	adds	r2, r3, #1
 8006b20:	2030      	movs	r0, #48	; 0x30
 8006b22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b26:	4422      	add	r2, r4
 8006b28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b30:	3302      	adds	r3, #2
 8006b32:	e7c7      	b.n	8006ac4 <_printf_common+0x58>
 8006b34:	2301      	movs	r3, #1
 8006b36:	4622      	mov	r2, r4
 8006b38:	4649      	mov	r1, r9
 8006b3a:	4638      	mov	r0, r7
 8006b3c:	47c0      	blx	r8
 8006b3e:	3001      	adds	r0, #1
 8006b40:	d0e6      	beq.n	8006b10 <_printf_common+0xa4>
 8006b42:	3601      	adds	r6, #1
 8006b44:	e7d9      	b.n	8006afa <_printf_common+0x8e>
	...

08006b48 <_printf_i>:
 8006b48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b4c:	7e0f      	ldrb	r7, [r1, #24]
 8006b4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b50:	2f78      	cmp	r7, #120	; 0x78
 8006b52:	4691      	mov	r9, r2
 8006b54:	4680      	mov	r8, r0
 8006b56:	460c      	mov	r4, r1
 8006b58:	469a      	mov	sl, r3
 8006b5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006b5e:	d807      	bhi.n	8006b70 <_printf_i+0x28>
 8006b60:	2f62      	cmp	r7, #98	; 0x62
 8006b62:	d80a      	bhi.n	8006b7a <_printf_i+0x32>
 8006b64:	2f00      	cmp	r7, #0
 8006b66:	f000 80d8 	beq.w	8006d1a <_printf_i+0x1d2>
 8006b6a:	2f58      	cmp	r7, #88	; 0x58
 8006b6c:	f000 80a3 	beq.w	8006cb6 <_printf_i+0x16e>
 8006b70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006b78:	e03a      	b.n	8006bf0 <_printf_i+0xa8>
 8006b7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006b7e:	2b15      	cmp	r3, #21
 8006b80:	d8f6      	bhi.n	8006b70 <_printf_i+0x28>
 8006b82:	a101      	add	r1, pc, #4	; (adr r1, 8006b88 <_printf_i+0x40>)
 8006b84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b88:	08006be1 	.word	0x08006be1
 8006b8c:	08006bf5 	.word	0x08006bf5
 8006b90:	08006b71 	.word	0x08006b71
 8006b94:	08006b71 	.word	0x08006b71
 8006b98:	08006b71 	.word	0x08006b71
 8006b9c:	08006b71 	.word	0x08006b71
 8006ba0:	08006bf5 	.word	0x08006bf5
 8006ba4:	08006b71 	.word	0x08006b71
 8006ba8:	08006b71 	.word	0x08006b71
 8006bac:	08006b71 	.word	0x08006b71
 8006bb0:	08006b71 	.word	0x08006b71
 8006bb4:	08006d01 	.word	0x08006d01
 8006bb8:	08006c25 	.word	0x08006c25
 8006bbc:	08006ce3 	.word	0x08006ce3
 8006bc0:	08006b71 	.word	0x08006b71
 8006bc4:	08006b71 	.word	0x08006b71
 8006bc8:	08006d23 	.word	0x08006d23
 8006bcc:	08006b71 	.word	0x08006b71
 8006bd0:	08006c25 	.word	0x08006c25
 8006bd4:	08006b71 	.word	0x08006b71
 8006bd8:	08006b71 	.word	0x08006b71
 8006bdc:	08006ceb 	.word	0x08006ceb
 8006be0:	682b      	ldr	r3, [r5, #0]
 8006be2:	1d1a      	adds	r2, r3, #4
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	602a      	str	r2, [r5, #0]
 8006be8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006bec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e0a3      	b.n	8006d3c <_printf_i+0x1f4>
 8006bf4:	6820      	ldr	r0, [r4, #0]
 8006bf6:	6829      	ldr	r1, [r5, #0]
 8006bf8:	0606      	lsls	r6, r0, #24
 8006bfa:	f101 0304 	add.w	r3, r1, #4
 8006bfe:	d50a      	bpl.n	8006c16 <_printf_i+0xce>
 8006c00:	680e      	ldr	r6, [r1, #0]
 8006c02:	602b      	str	r3, [r5, #0]
 8006c04:	2e00      	cmp	r6, #0
 8006c06:	da03      	bge.n	8006c10 <_printf_i+0xc8>
 8006c08:	232d      	movs	r3, #45	; 0x2d
 8006c0a:	4276      	negs	r6, r6
 8006c0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c10:	485e      	ldr	r0, [pc, #376]	; (8006d8c <_printf_i+0x244>)
 8006c12:	230a      	movs	r3, #10
 8006c14:	e019      	b.n	8006c4a <_printf_i+0x102>
 8006c16:	680e      	ldr	r6, [r1, #0]
 8006c18:	602b      	str	r3, [r5, #0]
 8006c1a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006c1e:	bf18      	it	ne
 8006c20:	b236      	sxthne	r6, r6
 8006c22:	e7ef      	b.n	8006c04 <_printf_i+0xbc>
 8006c24:	682b      	ldr	r3, [r5, #0]
 8006c26:	6820      	ldr	r0, [r4, #0]
 8006c28:	1d19      	adds	r1, r3, #4
 8006c2a:	6029      	str	r1, [r5, #0]
 8006c2c:	0601      	lsls	r1, r0, #24
 8006c2e:	d501      	bpl.n	8006c34 <_printf_i+0xec>
 8006c30:	681e      	ldr	r6, [r3, #0]
 8006c32:	e002      	b.n	8006c3a <_printf_i+0xf2>
 8006c34:	0646      	lsls	r6, r0, #25
 8006c36:	d5fb      	bpl.n	8006c30 <_printf_i+0xe8>
 8006c38:	881e      	ldrh	r6, [r3, #0]
 8006c3a:	4854      	ldr	r0, [pc, #336]	; (8006d8c <_printf_i+0x244>)
 8006c3c:	2f6f      	cmp	r7, #111	; 0x6f
 8006c3e:	bf0c      	ite	eq
 8006c40:	2308      	moveq	r3, #8
 8006c42:	230a      	movne	r3, #10
 8006c44:	2100      	movs	r1, #0
 8006c46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c4a:	6865      	ldr	r5, [r4, #4]
 8006c4c:	60a5      	str	r5, [r4, #8]
 8006c4e:	2d00      	cmp	r5, #0
 8006c50:	bfa2      	ittt	ge
 8006c52:	6821      	ldrge	r1, [r4, #0]
 8006c54:	f021 0104 	bicge.w	r1, r1, #4
 8006c58:	6021      	strge	r1, [r4, #0]
 8006c5a:	b90e      	cbnz	r6, 8006c60 <_printf_i+0x118>
 8006c5c:	2d00      	cmp	r5, #0
 8006c5e:	d04d      	beq.n	8006cfc <_printf_i+0x1b4>
 8006c60:	4615      	mov	r5, r2
 8006c62:	fbb6 f1f3 	udiv	r1, r6, r3
 8006c66:	fb03 6711 	mls	r7, r3, r1, r6
 8006c6a:	5dc7      	ldrb	r7, [r0, r7]
 8006c6c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006c70:	4637      	mov	r7, r6
 8006c72:	42bb      	cmp	r3, r7
 8006c74:	460e      	mov	r6, r1
 8006c76:	d9f4      	bls.n	8006c62 <_printf_i+0x11a>
 8006c78:	2b08      	cmp	r3, #8
 8006c7a:	d10b      	bne.n	8006c94 <_printf_i+0x14c>
 8006c7c:	6823      	ldr	r3, [r4, #0]
 8006c7e:	07de      	lsls	r6, r3, #31
 8006c80:	d508      	bpl.n	8006c94 <_printf_i+0x14c>
 8006c82:	6923      	ldr	r3, [r4, #16]
 8006c84:	6861      	ldr	r1, [r4, #4]
 8006c86:	4299      	cmp	r1, r3
 8006c88:	bfde      	ittt	le
 8006c8a:	2330      	movle	r3, #48	; 0x30
 8006c8c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006c90:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006c94:	1b52      	subs	r2, r2, r5
 8006c96:	6122      	str	r2, [r4, #16]
 8006c98:	f8cd a000 	str.w	sl, [sp]
 8006c9c:	464b      	mov	r3, r9
 8006c9e:	aa03      	add	r2, sp, #12
 8006ca0:	4621      	mov	r1, r4
 8006ca2:	4640      	mov	r0, r8
 8006ca4:	f7ff fee2 	bl	8006a6c <_printf_common>
 8006ca8:	3001      	adds	r0, #1
 8006caa:	d14c      	bne.n	8006d46 <_printf_i+0x1fe>
 8006cac:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb0:	b004      	add	sp, #16
 8006cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cb6:	4835      	ldr	r0, [pc, #212]	; (8006d8c <_printf_i+0x244>)
 8006cb8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006cbc:	6829      	ldr	r1, [r5, #0]
 8006cbe:	6823      	ldr	r3, [r4, #0]
 8006cc0:	f851 6b04 	ldr.w	r6, [r1], #4
 8006cc4:	6029      	str	r1, [r5, #0]
 8006cc6:	061d      	lsls	r5, r3, #24
 8006cc8:	d514      	bpl.n	8006cf4 <_printf_i+0x1ac>
 8006cca:	07df      	lsls	r7, r3, #31
 8006ccc:	bf44      	itt	mi
 8006cce:	f043 0320 	orrmi.w	r3, r3, #32
 8006cd2:	6023      	strmi	r3, [r4, #0]
 8006cd4:	b91e      	cbnz	r6, 8006cde <_printf_i+0x196>
 8006cd6:	6823      	ldr	r3, [r4, #0]
 8006cd8:	f023 0320 	bic.w	r3, r3, #32
 8006cdc:	6023      	str	r3, [r4, #0]
 8006cde:	2310      	movs	r3, #16
 8006ce0:	e7b0      	b.n	8006c44 <_printf_i+0xfc>
 8006ce2:	6823      	ldr	r3, [r4, #0]
 8006ce4:	f043 0320 	orr.w	r3, r3, #32
 8006ce8:	6023      	str	r3, [r4, #0]
 8006cea:	2378      	movs	r3, #120	; 0x78
 8006cec:	4828      	ldr	r0, [pc, #160]	; (8006d90 <_printf_i+0x248>)
 8006cee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006cf2:	e7e3      	b.n	8006cbc <_printf_i+0x174>
 8006cf4:	0659      	lsls	r1, r3, #25
 8006cf6:	bf48      	it	mi
 8006cf8:	b2b6      	uxthmi	r6, r6
 8006cfa:	e7e6      	b.n	8006cca <_printf_i+0x182>
 8006cfc:	4615      	mov	r5, r2
 8006cfe:	e7bb      	b.n	8006c78 <_printf_i+0x130>
 8006d00:	682b      	ldr	r3, [r5, #0]
 8006d02:	6826      	ldr	r6, [r4, #0]
 8006d04:	6961      	ldr	r1, [r4, #20]
 8006d06:	1d18      	adds	r0, r3, #4
 8006d08:	6028      	str	r0, [r5, #0]
 8006d0a:	0635      	lsls	r5, r6, #24
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	d501      	bpl.n	8006d14 <_printf_i+0x1cc>
 8006d10:	6019      	str	r1, [r3, #0]
 8006d12:	e002      	b.n	8006d1a <_printf_i+0x1d2>
 8006d14:	0670      	lsls	r0, r6, #25
 8006d16:	d5fb      	bpl.n	8006d10 <_printf_i+0x1c8>
 8006d18:	8019      	strh	r1, [r3, #0]
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	6123      	str	r3, [r4, #16]
 8006d1e:	4615      	mov	r5, r2
 8006d20:	e7ba      	b.n	8006c98 <_printf_i+0x150>
 8006d22:	682b      	ldr	r3, [r5, #0]
 8006d24:	1d1a      	adds	r2, r3, #4
 8006d26:	602a      	str	r2, [r5, #0]
 8006d28:	681d      	ldr	r5, [r3, #0]
 8006d2a:	6862      	ldr	r2, [r4, #4]
 8006d2c:	2100      	movs	r1, #0
 8006d2e:	4628      	mov	r0, r5
 8006d30:	f7f9 fa56 	bl	80001e0 <memchr>
 8006d34:	b108      	cbz	r0, 8006d3a <_printf_i+0x1f2>
 8006d36:	1b40      	subs	r0, r0, r5
 8006d38:	6060      	str	r0, [r4, #4]
 8006d3a:	6863      	ldr	r3, [r4, #4]
 8006d3c:	6123      	str	r3, [r4, #16]
 8006d3e:	2300      	movs	r3, #0
 8006d40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d44:	e7a8      	b.n	8006c98 <_printf_i+0x150>
 8006d46:	6923      	ldr	r3, [r4, #16]
 8006d48:	462a      	mov	r2, r5
 8006d4a:	4649      	mov	r1, r9
 8006d4c:	4640      	mov	r0, r8
 8006d4e:	47d0      	blx	sl
 8006d50:	3001      	adds	r0, #1
 8006d52:	d0ab      	beq.n	8006cac <_printf_i+0x164>
 8006d54:	6823      	ldr	r3, [r4, #0]
 8006d56:	079b      	lsls	r3, r3, #30
 8006d58:	d413      	bmi.n	8006d82 <_printf_i+0x23a>
 8006d5a:	68e0      	ldr	r0, [r4, #12]
 8006d5c:	9b03      	ldr	r3, [sp, #12]
 8006d5e:	4298      	cmp	r0, r3
 8006d60:	bfb8      	it	lt
 8006d62:	4618      	movlt	r0, r3
 8006d64:	e7a4      	b.n	8006cb0 <_printf_i+0x168>
 8006d66:	2301      	movs	r3, #1
 8006d68:	4632      	mov	r2, r6
 8006d6a:	4649      	mov	r1, r9
 8006d6c:	4640      	mov	r0, r8
 8006d6e:	47d0      	blx	sl
 8006d70:	3001      	adds	r0, #1
 8006d72:	d09b      	beq.n	8006cac <_printf_i+0x164>
 8006d74:	3501      	adds	r5, #1
 8006d76:	68e3      	ldr	r3, [r4, #12]
 8006d78:	9903      	ldr	r1, [sp, #12]
 8006d7a:	1a5b      	subs	r3, r3, r1
 8006d7c:	42ab      	cmp	r3, r5
 8006d7e:	dcf2      	bgt.n	8006d66 <_printf_i+0x21e>
 8006d80:	e7eb      	b.n	8006d5a <_printf_i+0x212>
 8006d82:	2500      	movs	r5, #0
 8006d84:	f104 0619 	add.w	r6, r4, #25
 8006d88:	e7f5      	b.n	8006d76 <_printf_i+0x22e>
 8006d8a:	bf00      	nop
 8006d8c:	0800771b 	.word	0x0800771b
 8006d90:	0800772c 	.word	0x0800772c

08006d94 <_sbrk_r>:
 8006d94:	b538      	push	{r3, r4, r5, lr}
 8006d96:	4d06      	ldr	r5, [pc, #24]	; (8006db0 <_sbrk_r+0x1c>)
 8006d98:	2300      	movs	r3, #0
 8006d9a:	4604      	mov	r4, r0
 8006d9c:	4608      	mov	r0, r1
 8006d9e:	602b      	str	r3, [r5, #0]
 8006da0:	f7fc f95a 	bl	8003058 <_sbrk>
 8006da4:	1c43      	adds	r3, r0, #1
 8006da6:	d102      	bne.n	8006dae <_sbrk_r+0x1a>
 8006da8:	682b      	ldr	r3, [r5, #0]
 8006daa:	b103      	cbz	r3, 8006dae <_sbrk_r+0x1a>
 8006dac:	6023      	str	r3, [r4, #0]
 8006dae:	bd38      	pop	{r3, r4, r5, pc}
 8006db0:	20000240 	.word	0x20000240

08006db4 <__swbuf_r>:
 8006db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006db6:	460e      	mov	r6, r1
 8006db8:	4614      	mov	r4, r2
 8006dba:	4605      	mov	r5, r0
 8006dbc:	b118      	cbz	r0, 8006dc6 <__swbuf_r+0x12>
 8006dbe:	6983      	ldr	r3, [r0, #24]
 8006dc0:	b90b      	cbnz	r3, 8006dc6 <__swbuf_r+0x12>
 8006dc2:	f000 f9d9 	bl	8007178 <__sinit>
 8006dc6:	4b21      	ldr	r3, [pc, #132]	; (8006e4c <__swbuf_r+0x98>)
 8006dc8:	429c      	cmp	r4, r3
 8006dca:	d12b      	bne.n	8006e24 <__swbuf_r+0x70>
 8006dcc:	686c      	ldr	r4, [r5, #4]
 8006dce:	69a3      	ldr	r3, [r4, #24]
 8006dd0:	60a3      	str	r3, [r4, #8]
 8006dd2:	89a3      	ldrh	r3, [r4, #12]
 8006dd4:	071a      	lsls	r2, r3, #28
 8006dd6:	d52f      	bpl.n	8006e38 <__swbuf_r+0x84>
 8006dd8:	6923      	ldr	r3, [r4, #16]
 8006dda:	b36b      	cbz	r3, 8006e38 <__swbuf_r+0x84>
 8006ddc:	6923      	ldr	r3, [r4, #16]
 8006dde:	6820      	ldr	r0, [r4, #0]
 8006de0:	1ac0      	subs	r0, r0, r3
 8006de2:	6963      	ldr	r3, [r4, #20]
 8006de4:	b2f6      	uxtb	r6, r6
 8006de6:	4283      	cmp	r3, r0
 8006de8:	4637      	mov	r7, r6
 8006dea:	dc04      	bgt.n	8006df6 <__swbuf_r+0x42>
 8006dec:	4621      	mov	r1, r4
 8006dee:	4628      	mov	r0, r5
 8006df0:	f000 f92e 	bl	8007050 <_fflush_r>
 8006df4:	bb30      	cbnz	r0, 8006e44 <__swbuf_r+0x90>
 8006df6:	68a3      	ldr	r3, [r4, #8]
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	60a3      	str	r3, [r4, #8]
 8006dfc:	6823      	ldr	r3, [r4, #0]
 8006dfe:	1c5a      	adds	r2, r3, #1
 8006e00:	6022      	str	r2, [r4, #0]
 8006e02:	701e      	strb	r6, [r3, #0]
 8006e04:	6963      	ldr	r3, [r4, #20]
 8006e06:	3001      	adds	r0, #1
 8006e08:	4283      	cmp	r3, r0
 8006e0a:	d004      	beq.n	8006e16 <__swbuf_r+0x62>
 8006e0c:	89a3      	ldrh	r3, [r4, #12]
 8006e0e:	07db      	lsls	r3, r3, #31
 8006e10:	d506      	bpl.n	8006e20 <__swbuf_r+0x6c>
 8006e12:	2e0a      	cmp	r6, #10
 8006e14:	d104      	bne.n	8006e20 <__swbuf_r+0x6c>
 8006e16:	4621      	mov	r1, r4
 8006e18:	4628      	mov	r0, r5
 8006e1a:	f000 f919 	bl	8007050 <_fflush_r>
 8006e1e:	b988      	cbnz	r0, 8006e44 <__swbuf_r+0x90>
 8006e20:	4638      	mov	r0, r7
 8006e22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e24:	4b0a      	ldr	r3, [pc, #40]	; (8006e50 <__swbuf_r+0x9c>)
 8006e26:	429c      	cmp	r4, r3
 8006e28:	d101      	bne.n	8006e2e <__swbuf_r+0x7a>
 8006e2a:	68ac      	ldr	r4, [r5, #8]
 8006e2c:	e7cf      	b.n	8006dce <__swbuf_r+0x1a>
 8006e2e:	4b09      	ldr	r3, [pc, #36]	; (8006e54 <__swbuf_r+0xa0>)
 8006e30:	429c      	cmp	r4, r3
 8006e32:	bf08      	it	eq
 8006e34:	68ec      	ldreq	r4, [r5, #12]
 8006e36:	e7ca      	b.n	8006dce <__swbuf_r+0x1a>
 8006e38:	4621      	mov	r1, r4
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	f000 f80c 	bl	8006e58 <__swsetup_r>
 8006e40:	2800      	cmp	r0, #0
 8006e42:	d0cb      	beq.n	8006ddc <__swbuf_r+0x28>
 8006e44:	f04f 37ff 	mov.w	r7, #4294967295
 8006e48:	e7ea      	b.n	8006e20 <__swbuf_r+0x6c>
 8006e4a:	bf00      	nop
 8006e4c:	08007760 	.word	0x08007760
 8006e50:	08007780 	.word	0x08007780
 8006e54:	08007740 	.word	0x08007740

08006e58 <__swsetup_r>:
 8006e58:	4b32      	ldr	r3, [pc, #200]	; (8006f24 <__swsetup_r+0xcc>)
 8006e5a:	b570      	push	{r4, r5, r6, lr}
 8006e5c:	681d      	ldr	r5, [r3, #0]
 8006e5e:	4606      	mov	r6, r0
 8006e60:	460c      	mov	r4, r1
 8006e62:	b125      	cbz	r5, 8006e6e <__swsetup_r+0x16>
 8006e64:	69ab      	ldr	r3, [r5, #24]
 8006e66:	b913      	cbnz	r3, 8006e6e <__swsetup_r+0x16>
 8006e68:	4628      	mov	r0, r5
 8006e6a:	f000 f985 	bl	8007178 <__sinit>
 8006e6e:	4b2e      	ldr	r3, [pc, #184]	; (8006f28 <__swsetup_r+0xd0>)
 8006e70:	429c      	cmp	r4, r3
 8006e72:	d10f      	bne.n	8006e94 <__swsetup_r+0x3c>
 8006e74:	686c      	ldr	r4, [r5, #4]
 8006e76:	89a3      	ldrh	r3, [r4, #12]
 8006e78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e7c:	0719      	lsls	r1, r3, #28
 8006e7e:	d42c      	bmi.n	8006eda <__swsetup_r+0x82>
 8006e80:	06dd      	lsls	r5, r3, #27
 8006e82:	d411      	bmi.n	8006ea8 <__swsetup_r+0x50>
 8006e84:	2309      	movs	r3, #9
 8006e86:	6033      	str	r3, [r6, #0]
 8006e88:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006e8c:	81a3      	strh	r3, [r4, #12]
 8006e8e:	f04f 30ff 	mov.w	r0, #4294967295
 8006e92:	e03e      	b.n	8006f12 <__swsetup_r+0xba>
 8006e94:	4b25      	ldr	r3, [pc, #148]	; (8006f2c <__swsetup_r+0xd4>)
 8006e96:	429c      	cmp	r4, r3
 8006e98:	d101      	bne.n	8006e9e <__swsetup_r+0x46>
 8006e9a:	68ac      	ldr	r4, [r5, #8]
 8006e9c:	e7eb      	b.n	8006e76 <__swsetup_r+0x1e>
 8006e9e:	4b24      	ldr	r3, [pc, #144]	; (8006f30 <__swsetup_r+0xd8>)
 8006ea0:	429c      	cmp	r4, r3
 8006ea2:	bf08      	it	eq
 8006ea4:	68ec      	ldreq	r4, [r5, #12]
 8006ea6:	e7e6      	b.n	8006e76 <__swsetup_r+0x1e>
 8006ea8:	0758      	lsls	r0, r3, #29
 8006eaa:	d512      	bpl.n	8006ed2 <__swsetup_r+0x7a>
 8006eac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006eae:	b141      	cbz	r1, 8006ec2 <__swsetup_r+0x6a>
 8006eb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006eb4:	4299      	cmp	r1, r3
 8006eb6:	d002      	beq.n	8006ebe <__swsetup_r+0x66>
 8006eb8:	4630      	mov	r0, r6
 8006eba:	f7ff fb9d 	bl	80065f8 <_free_r>
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	6363      	str	r3, [r4, #52]	; 0x34
 8006ec2:	89a3      	ldrh	r3, [r4, #12]
 8006ec4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006ec8:	81a3      	strh	r3, [r4, #12]
 8006eca:	2300      	movs	r3, #0
 8006ecc:	6063      	str	r3, [r4, #4]
 8006ece:	6923      	ldr	r3, [r4, #16]
 8006ed0:	6023      	str	r3, [r4, #0]
 8006ed2:	89a3      	ldrh	r3, [r4, #12]
 8006ed4:	f043 0308 	orr.w	r3, r3, #8
 8006ed8:	81a3      	strh	r3, [r4, #12]
 8006eda:	6923      	ldr	r3, [r4, #16]
 8006edc:	b94b      	cbnz	r3, 8006ef2 <__swsetup_r+0x9a>
 8006ede:	89a3      	ldrh	r3, [r4, #12]
 8006ee0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006ee4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ee8:	d003      	beq.n	8006ef2 <__swsetup_r+0x9a>
 8006eea:	4621      	mov	r1, r4
 8006eec:	4630      	mov	r0, r6
 8006eee:	f000 fa09 	bl	8007304 <__smakebuf_r>
 8006ef2:	89a0      	ldrh	r0, [r4, #12]
 8006ef4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006ef8:	f010 0301 	ands.w	r3, r0, #1
 8006efc:	d00a      	beq.n	8006f14 <__swsetup_r+0xbc>
 8006efe:	2300      	movs	r3, #0
 8006f00:	60a3      	str	r3, [r4, #8]
 8006f02:	6963      	ldr	r3, [r4, #20]
 8006f04:	425b      	negs	r3, r3
 8006f06:	61a3      	str	r3, [r4, #24]
 8006f08:	6923      	ldr	r3, [r4, #16]
 8006f0a:	b943      	cbnz	r3, 8006f1e <__swsetup_r+0xc6>
 8006f0c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006f10:	d1ba      	bne.n	8006e88 <__swsetup_r+0x30>
 8006f12:	bd70      	pop	{r4, r5, r6, pc}
 8006f14:	0781      	lsls	r1, r0, #30
 8006f16:	bf58      	it	pl
 8006f18:	6963      	ldrpl	r3, [r4, #20]
 8006f1a:	60a3      	str	r3, [r4, #8]
 8006f1c:	e7f4      	b.n	8006f08 <__swsetup_r+0xb0>
 8006f1e:	2000      	movs	r0, #0
 8006f20:	e7f7      	b.n	8006f12 <__swsetup_r+0xba>
 8006f22:	bf00      	nop
 8006f24:	20000010 	.word	0x20000010
 8006f28:	08007760 	.word	0x08007760
 8006f2c:	08007780 	.word	0x08007780
 8006f30:	08007740 	.word	0x08007740

08006f34 <abort>:
 8006f34:	b508      	push	{r3, lr}
 8006f36:	2006      	movs	r0, #6
 8006f38:	f000 fa58 	bl	80073ec <raise>
 8006f3c:	2001      	movs	r0, #1
 8006f3e:	f7fc f813 	bl	8002f68 <_exit>
	...

08006f44 <__sflush_r>:
 8006f44:	898a      	ldrh	r2, [r1, #12]
 8006f46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f4a:	4605      	mov	r5, r0
 8006f4c:	0710      	lsls	r0, r2, #28
 8006f4e:	460c      	mov	r4, r1
 8006f50:	d458      	bmi.n	8007004 <__sflush_r+0xc0>
 8006f52:	684b      	ldr	r3, [r1, #4]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	dc05      	bgt.n	8006f64 <__sflush_r+0x20>
 8006f58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	dc02      	bgt.n	8006f64 <__sflush_r+0x20>
 8006f5e:	2000      	movs	r0, #0
 8006f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f66:	2e00      	cmp	r6, #0
 8006f68:	d0f9      	beq.n	8006f5e <__sflush_r+0x1a>
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006f70:	682f      	ldr	r7, [r5, #0]
 8006f72:	602b      	str	r3, [r5, #0]
 8006f74:	d032      	beq.n	8006fdc <__sflush_r+0x98>
 8006f76:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006f78:	89a3      	ldrh	r3, [r4, #12]
 8006f7a:	075a      	lsls	r2, r3, #29
 8006f7c:	d505      	bpl.n	8006f8a <__sflush_r+0x46>
 8006f7e:	6863      	ldr	r3, [r4, #4]
 8006f80:	1ac0      	subs	r0, r0, r3
 8006f82:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006f84:	b10b      	cbz	r3, 8006f8a <__sflush_r+0x46>
 8006f86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006f88:	1ac0      	subs	r0, r0, r3
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f90:	6a21      	ldr	r1, [r4, #32]
 8006f92:	4628      	mov	r0, r5
 8006f94:	47b0      	blx	r6
 8006f96:	1c43      	adds	r3, r0, #1
 8006f98:	89a3      	ldrh	r3, [r4, #12]
 8006f9a:	d106      	bne.n	8006faa <__sflush_r+0x66>
 8006f9c:	6829      	ldr	r1, [r5, #0]
 8006f9e:	291d      	cmp	r1, #29
 8006fa0:	d82c      	bhi.n	8006ffc <__sflush_r+0xb8>
 8006fa2:	4a2a      	ldr	r2, [pc, #168]	; (800704c <__sflush_r+0x108>)
 8006fa4:	40ca      	lsrs	r2, r1
 8006fa6:	07d6      	lsls	r6, r2, #31
 8006fa8:	d528      	bpl.n	8006ffc <__sflush_r+0xb8>
 8006faa:	2200      	movs	r2, #0
 8006fac:	6062      	str	r2, [r4, #4]
 8006fae:	04d9      	lsls	r1, r3, #19
 8006fb0:	6922      	ldr	r2, [r4, #16]
 8006fb2:	6022      	str	r2, [r4, #0]
 8006fb4:	d504      	bpl.n	8006fc0 <__sflush_r+0x7c>
 8006fb6:	1c42      	adds	r2, r0, #1
 8006fb8:	d101      	bne.n	8006fbe <__sflush_r+0x7a>
 8006fba:	682b      	ldr	r3, [r5, #0]
 8006fbc:	b903      	cbnz	r3, 8006fc0 <__sflush_r+0x7c>
 8006fbe:	6560      	str	r0, [r4, #84]	; 0x54
 8006fc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006fc2:	602f      	str	r7, [r5, #0]
 8006fc4:	2900      	cmp	r1, #0
 8006fc6:	d0ca      	beq.n	8006f5e <__sflush_r+0x1a>
 8006fc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006fcc:	4299      	cmp	r1, r3
 8006fce:	d002      	beq.n	8006fd6 <__sflush_r+0x92>
 8006fd0:	4628      	mov	r0, r5
 8006fd2:	f7ff fb11 	bl	80065f8 <_free_r>
 8006fd6:	2000      	movs	r0, #0
 8006fd8:	6360      	str	r0, [r4, #52]	; 0x34
 8006fda:	e7c1      	b.n	8006f60 <__sflush_r+0x1c>
 8006fdc:	6a21      	ldr	r1, [r4, #32]
 8006fde:	2301      	movs	r3, #1
 8006fe0:	4628      	mov	r0, r5
 8006fe2:	47b0      	blx	r6
 8006fe4:	1c41      	adds	r1, r0, #1
 8006fe6:	d1c7      	bne.n	8006f78 <__sflush_r+0x34>
 8006fe8:	682b      	ldr	r3, [r5, #0]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d0c4      	beq.n	8006f78 <__sflush_r+0x34>
 8006fee:	2b1d      	cmp	r3, #29
 8006ff0:	d001      	beq.n	8006ff6 <__sflush_r+0xb2>
 8006ff2:	2b16      	cmp	r3, #22
 8006ff4:	d101      	bne.n	8006ffa <__sflush_r+0xb6>
 8006ff6:	602f      	str	r7, [r5, #0]
 8006ff8:	e7b1      	b.n	8006f5e <__sflush_r+0x1a>
 8006ffa:	89a3      	ldrh	r3, [r4, #12]
 8006ffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007000:	81a3      	strh	r3, [r4, #12]
 8007002:	e7ad      	b.n	8006f60 <__sflush_r+0x1c>
 8007004:	690f      	ldr	r7, [r1, #16]
 8007006:	2f00      	cmp	r7, #0
 8007008:	d0a9      	beq.n	8006f5e <__sflush_r+0x1a>
 800700a:	0793      	lsls	r3, r2, #30
 800700c:	680e      	ldr	r6, [r1, #0]
 800700e:	bf08      	it	eq
 8007010:	694b      	ldreq	r3, [r1, #20]
 8007012:	600f      	str	r7, [r1, #0]
 8007014:	bf18      	it	ne
 8007016:	2300      	movne	r3, #0
 8007018:	eba6 0807 	sub.w	r8, r6, r7
 800701c:	608b      	str	r3, [r1, #8]
 800701e:	f1b8 0f00 	cmp.w	r8, #0
 8007022:	dd9c      	ble.n	8006f5e <__sflush_r+0x1a>
 8007024:	6a21      	ldr	r1, [r4, #32]
 8007026:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007028:	4643      	mov	r3, r8
 800702a:	463a      	mov	r2, r7
 800702c:	4628      	mov	r0, r5
 800702e:	47b0      	blx	r6
 8007030:	2800      	cmp	r0, #0
 8007032:	dc06      	bgt.n	8007042 <__sflush_r+0xfe>
 8007034:	89a3      	ldrh	r3, [r4, #12]
 8007036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800703a:	81a3      	strh	r3, [r4, #12]
 800703c:	f04f 30ff 	mov.w	r0, #4294967295
 8007040:	e78e      	b.n	8006f60 <__sflush_r+0x1c>
 8007042:	4407      	add	r7, r0
 8007044:	eba8 0800 	sub.w	r8, r8, r0
 8007048:	e7e9      	b.n	800701e <__sflush_r+0xda>
 800704a:	bf00      	nop
 800704c:	20400001 	.word	0x20400001

08007050 <_fflush_r>:
 8007050:	b538      	push	{r3, r4, r5, lr}
 8007052:	690b      	ldr	r3, [r1, #16]
 8007054:	4605      	mov	r5, r0
 8007056:	460c      	mov	r4, r1
 8007058:	b913      	cbnz	r3, 8007060 <_fflush_r+0x10>
 800705a:	2500      	movs	r5, #0
 800705c:	4628      	mov	r0, r5
 800705e:	bd38      	pop	{r3, r4, r5, pc}
 8007060:	b118      	cbz	r0, 800706a <_fflush_r+0x1a>
 8007062:	6983      	ldr	r3, [r0, #24]
 8007064:	b90b      	cbnz	r3, 800706a <_fflush_r+0x1a>
 8007066:	f000 f887 	bl	8007178 <__sinit>
 800706a:	4b14      	ldr	r3, [pc, #80]	; (80070bc <_fflush_r+0x6c>)
 800706c:	429c      	cmp	r4, r3
 800706e:	d11b      	bne.n	80070a8 <_fflush_r+0x58>
 8007070:	686c      	ldr	r4, [r5, #4]
 8007072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d0ef      	beq.n	800705a <_fflush_r+0xa>
 800707a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800707c:	07d0      	lsls	r0, r2, #31
 800707e:	d404      	bmi.n	800708a <_fflush_r+0x3a>
 8007080:	0599      	lsls	r1, r3, #22
 8007082:	d402      	bmi.n	800708a <_fflush_r+0x3a>
 8007084:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007086:	f000 f915 	bl	80072b4 <__retarget_lock_acquire_recursive>
 800708a:	4628      	mov	r0, r5
 800708c:	4621      	mov	r1, r4
 800708e:	f7ff ff59 	bl	8006f44 <__sflush_r>
 8007092:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007094:	07da      	lsls	r2, r3, #31
 8007096:	4605      	mov	r5, r0
 8007098:	d4e0      	bmi.n	800705c <_fflush_r+0xc>
 800709a:	89a3      	ldrh	r3, [r4, #12]
 800709c:	059b      	lsls	r3, r3, #22
 800709e:	d4dd      	bmi.n	800705c <_fflush_r+0xc>
 80070a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070a2:	f000 f908 	bl	80072b6 <__retarget_lock_release_recursive>
 80070a6:	e7d9      	b.n	800705c <_fflush_r+0xc>
 80070a8:	4b05      	ldr	r3, [pc, #20]	; (80070c0 <_fflush_r+0x70>)
 80070aa:	429c      	cmp	r4, r3
 80070ac:	d101      	bne.n	80070b2 <_fflush_r+0x62>
 80070ae:	68ac      	ldr	r4, [r5, #8]
 80070b0:	e7df      	b.n	8007072 <_fflush_r+0x22>
 80070b2:	4b04      	ldr	r3, [pc, #16]	; (80070c4 <_fflush_r+0x74>)
 80070b4:	429c      	cmp	r4, r3
 80070b6:	bf08      	it	eq
 80070b8:	68ec      	ldreq	r4, [r5, #12]
 80070ba:	e7da      	b.n	8007072 <_fflush_r+0x22>
 80070bc:	08007760 	.word	0x08007760
 80070c0:	08007780 	.word	0x08007780
 80070c4:	08007740 	.word	0x08007740

080070c8 <std>:
 80070c8:	2300      	movs	r3, #0
 80070ca:	b510      	push	{r4, lr}
 80070cc:	4604      	mov	r4, r0
 80070ce:	e9c0 3300 	strd	r3, r3, [r0]
 80070d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070d6:	6083      	str	r3, [r0, #8]
 80070d8:	8181      	strh	r1, [r0, #12]
 80070da:	6643      	str	r3, [r0, #100]	; 0x64
 80070dc:	81c2      	strh	r2, [r0, #14]
 80070de:	6183      	str	r3, [r0, #24]
 80070e0:	4619      	mov	r1, r3
 80070e2:	2208      	movs	r2, #8
 80070e4:	305c      	adds	r0, #92	; 0x5c
 80070e6:	f7ff f9db 	bl	80064a0 <memset>
 80070ea:	4b05      	ldr	r3, [pc, #20]	; (8007100 <std+0x38>)
 80070ec:	6263      	str	r3, [r4, #36]	; 0x24
 80070ee:	4b05      	ldr	r3, [pc, #20]	; (8007104 <std+0x3c>)
 80070f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80070f2:	4b05      	ldr	r3, [pc, #20]	; (8007108 <std+0x40>)
 80070f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80070f6:	4b05      	ldr	r3, [pc, #20]	; (800710c <std+0x44>)
 80070f8:	6224      	str	r4, [r4, #32]
 80070fa:	6323      	str	r3, [r4, #48]	; 0x30
 80070fc:	bd10      	pop	{r4, pc}
 80070fe:	bf00      	nop
 8007100:	08007425 	.word	0x08007425
 8007104:	08007447 	.word	0x08007447
 8007108:	0800747f 	.word	0x0800747f
 800710c:	080074a3 	.word	0x080074a3

08007110 <_cleanup_r>:
 8007110:	4901      	ldr	r1, [pc, #4]	; (8007118 <_cleanup_r+0x8>)
 8007112:	f000 b8af 	b.w	8007274 <_fwalk_reent>
 8007116:	bf00      	nop
 8007118:	08007051 	.word	0x08007051

0800711c <__sfmoreglue>:
 800711c:	b570      	push	{r4, r5, r6, lr}
 800711e:	2268      	movs	r2, #104	; 0x68
 8007120:	1e4d      	subs	r5, r1, #1
 8007122:	4355      	muls	r5, r2
 8007124:	460e      	mov	r6, r1
 8007126:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800712a:	f7ff fad1 	bl	80066d0 <_malloc_r>
 800712e:	4604      	mov	r4, r0
 8007130:	b140      	cbz	r0, 8007144 <__sfmoreglue+0x28>
 8007132:	2100      	movs	r1, #0
 8007134:	e9c0 1600 	strd	r1, r6, [r0]
 8007138:	300c      	adds	r0, #12
 800713a:	60a0      	str	r0, [r4, #8]
 800713c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007140:	f7ff f9ae 	bl	80064a0 <memset>
 8007144:	4620      	mov	r0, r4
 8007146:	bd70      	pop	{r4, r5, r6, pc}

08007148 <__sfp_lock_acquire>:
 8007148:	4801      	ldr	r0, [pc, #4]	; (8007150 <__sfp_lock_acquire+0x8>)
 800714a:	f000 b8b3 	b.w	80072b4 <__retarget_lock_acquire_recursive>
 800714e:	bf00      	nop
 8007150:	2000023d 	.word	0x2000023d

08007154 <__sfp_lock_release>:
 8007154:	4801      	ldr	r0, [pc, #4]	; (800715c <__sfp_lock_release+0x8>)
 8007156:	f000 b8ae 	b.w	80072b6 <__retarget_lock_release_recursive>
 800715a:	bf00      	nop
 800715c:	2000023d 	.word	0x2000023d

08007160 <__sinit_lock_acquire>:
 8007160:	4801      	ldr	r0, [pc, #4]	; (8007168 <__sinit_lock_acquire+0x8>)
 8007162:	f000 b8a7 	b.w	80072b4 <__retarget_lock_acquire_recursive>
 8007166:	bf00      	nop
 8007168:	2000023e 	.word	0x2000023e

0800716c <__sinit_lock_release>:
 800716c:	4801      	ldr	r0, [pc, #4]	; (8007174 <__sinit_lock_release+0x8>)
 800716e:	f000 b8a2 	b.w	80072b6 <__retarget_lock_release_recursive>
 8007172:	bf00      	nop
 8007174:	2000023e 	.word	0x2000023e

08007178 <__sinit>:
 8007178:	b510      	push	{r4, lr}
 800717a:	4604      	mov	r4, r0
 800717c:	f7ff fff0 	bl	8007160 <__sinit_lock_acquire>
 8007180:	69a3      	ldr	r3, [r4, #24]
 8007182:	b11b      	cbz	r3, 800718c <__sinit+0x14>
 8007184:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007188:	f7ff bff0 	b.w	800716c <__sinit_lock_release>
 800718c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007190:	6523      	str	r3, [r4, #80]	; 0x50
 8007192:	4b13      	ldr	r3, [pc, #76]	; (80071e0 <__sinit+0x68>)
 8007194:	4a13      	ldr	r2, [pc, #76]	; (80071e4 <__sinit+0x6c>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	62a2      	str	r2, [r4, #40]	; 0x28
 800719a:	42a3      	cmp	r3, r4
 800719c:	bf04      	itt	eq
 800719e:	2301      	moveq	r3, #1
 80071a0:	61a3      	streq	r3, [r4, #24]
 80071a2:	4620      	mov	r0, r4
 80071a4:	f000 f820 	bl	80071e8 <__sfp>
 80071a8:	6060      	str	r0, [r4, #4]
 80071aa:	4620      	mov	r0, r4
 80071ac:	f000 f81c 	bl	80071e8 <__sfp>
 80071b0:	60a0      	str	r0, [r4, #8]
 80071b2:	4620      	mov	r0, r4
 80071b4:	f000 f818 	bl	80071e8 <__sfp>
 80071b8:	2200      	movs	r2, #0
 80071ba:	60e0      	str	r0, [r4, #12]
 80071bc:	2104      	movs	r1, #4
 80071be:	6860      	ldr	r0, [r4, #4]
 80071c0:	f7ff ff82 	bl	80070c8 <std>
 80071c4:	68a0      	ldr	r0, [r4, #8]
 80071c6:	2201      	movs	r2, #1
 80071c8:	2109      	movs	r1, #9
 80071ca:	f7ff ff7d 	bl	80070c8 <std>
 80071ce:	68e0      	ldr	r0, [r4, #12]
 80071d0:	2202      	movs	r2, #2
 80071d2:	2112      	movs	r1, #18
 80071d4:	f7ff ff78 	bl	80070c8 <std>
 80071d8:	2301      	movs	r3, #1
 80071da:	61a3      	str	r3, [r4, #24]
 80071dc:	e7d2      	b.n	8007184 <__sinit+0xc>
 80071de:	bf00      	nop
 80071e0:	08007658 	.word	0x08007658
 80071e4:	08007111 	.word	0x08007111

080071e8 <__sfp>:
 80071e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ea:	4607      	mov	r7, r0
 80071ec:	f7ff ffac 	bl	8007148 <__sfp_lock_acquire>
 80071f0:	4b1e      	ldr	r3, [pc, #120]	; (800726c <__sfp+0x84>)
 80071f2:	681e      	ldr	r6, [r3, #0]
 80071f4:	69b3      	ldr	r3, [r6, #24]
 80071f6:	b913      	cbnz	r3, 80071fe <__sfp+0x16>
 80071f8:	4630      	mov	r0, r6
 80071fa:	f7ff ffbd 	bl	8007178 <__sinit>
 80071fe:	3648      	adds	r6, #72	; 0x48
 8007200:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007204:	3b01      	subs	r3, #1
 8007206:	d503      	bpl.n	8007210 <__sfp+0x28>
 8007208:	6833      	ldr	r3, [r6, #0]
 800720a:	b30b      	cbz	r3, 8007250 <__sfp+0x68>
 800720c:	6836      	ldr	r6, [r6, #0]
 800720e:	e7f7      	b.n	8007200 <__sfp+0x18>
 8007210:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007214:	b9d5      	cbnz	r5, 800724c <__sfp+0x64>
 8007216:	4b16      	ldr	r3, [pc, #88]	; (8007270 <__sfp+0x88>)
 8007218:	60e3      	str	r3, [r4, #12]
 800721a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800721e:	6665      	str	r5, [r4, #100]	; 0x64
 8007220:	f000 f847 	bl	80072b2 <__retarget_lock_init_recursive>
 8007224:	f7ff ff96 	bl	8007154 <__sfp_lock_release>
 8007228:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800722c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007230:	6025      	str	r5, [r4, #0]
 8007232:	61a5      	str	r5, [r4, #24]
 8007234:	2208      	movs	r2, #8
 8007236:	4629      	mov	r1, r5
 8007238:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800723c:	f7ff f930 	bl	80064a0 <memset>
 8007240:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007244:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007248:	4620      	mov	r0, r4
 800724a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800724c:	3468      	adds	r4, #104	; 0x68
 800724e:	e7d9      	b.n	8007204 <__sfp+0x1c>
 8007250:	2104      	movs	r1, #4
 8007252:	4638      	mov	r0, r7
 8007254:	f7ff ff62 	bl	800711c <__sfmoreglue>
 8007258:	4604      	mov	r4, r0
 800725a:	6030      	str	r0, [r6, #0]
 800725c:	2800      	cmp	r0, #0
 800725e:	d1d5      	bne.n	800720c <__sfp+0x24>
 8007260:	f7ff ff78 	bl	8007154 <__sfp_lock_release>
 8007264:	230c      	movs	r3, #12
 8007266:	603b      	str	r3, [r7, #0]
 8007268:	e7ee      	b.n	8007248 <__sfp+0x60>
 800726a:	bf00      	nop
 800726c:	08007658 	.word	0x08007658
 8007270:	ffff0001 	.word	0xffff0001

08007274 <_fwalk_reent>:
 8007274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007278:	4606      	mov	r6, r0
 800727a:	4688      	mov	r8, r1
 800727c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007280:	2700      	movs	r7, #0
 8007282:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007286:	f1b9 0901 	subs.w	r9, r9, #1
 800728a:	d505      	bpl.n	8007298 <_fwalk_reent+0x24>
 800728c:	6824      	ldr	r4, [r4, #0]
 800728e:	2c00      	cmp	r4, #0
 8007290:	d1f7      	bne.n	8007282 <_fwalk_reent+0xe>
 8007292:	4638      	mov	r0, r7
 8007294:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007298:	89ab      	ldrh	r3, [r5, #12]
 800729a:	2b01      	cmp	r3, #1
 800729c:	d907      	bls.n	80072ae <_fwalk_reent+0x3a>
 800729e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80072a2:	3301      	adds	r3, #1
 80072a4:	d003      	beq.n	80072ae <_fwalk_reent+0x3a>
 80072a6:	4629      	mov	r1, r5
 80072a8:	4630      	mov	r0, r6
 80072aa:	47c0      	blx	r8
 80072ac:	4307      	orrs	r7, r0
 80072ae:	3568      	adds	r5, #104	; 0x68
 80072b0:	e7e9      	b.n	8007286 <_fwalk_reent+0x12>

080072b2 <__retarget_lock_init_recursive>:
 80072b2:	4770      	bx	lr

080072b4 <__retarget_lock_acquire_recursive>:
 80072b4:	4770      	bx	lr

080072b6 <__retarget_lock_release_recursive>:
 80072b6:	4770      	bx	lr

080072b8 <__swhatbuf_r>:
 80072b8:	b570      	push	{r4, r5, r6, lr}
 80072ba:	460e      	mov	r6, r1
 80072bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c0:	2900      	cmp	r1, #0
 80072c2:	b096      	sub	sp, #88	; 0x58
 80072c4:	4614      	mov	r4, r2
 80072c6:	461d      	mov	r5, r3
 80072c8:	da08      	bge.n	80072dc <__swhatbuf_r+0x24>
 80072ca:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80072ce:	2200      	movs	r2, #0
 80072d0:	602a      	str	r2, [r5, #0]
 80072d2:	061a      	lsls	r2, r3, #24
 80072d4:	d410      	bmi.n	80072f8 <__swhatbuf_r+0x40>
 80072d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072da:	e00e      	b.n	80072fa <__swhatbuf_r+0x42>
 80072dc:	466a      	mov	r2, sp
 80072de:	f000 f907 	bl	80074f0 <_fstat_r>
 80072e2:	2800      	cmp	r0, #0
 80072e4:	dbf1      	blt.n	80072ca <__swhatbuf_r+0x12>
 80072e6:	9a01      	ldr	r2, [sp, #4]
 80072e8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80072ec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80072f0:	425a      	negs	r2, r3
 80072f2:	415a      	adcs	r2, r3
 80072f4:	602a      	str	r2, [r5, #0]
 80072f6:	e7ee      	b.n	80072d6 <__swhatbuf_r+0x1e>
 80072f8:	2340      	movs	r3, #64	; 0x40
 80072fa:	2000      	movs	r0, #0
 80072fc:	6023      	str	r3, [r4, #0]
 80072fe:	b016      	add	sp, #88	; 0x58
 8007300:	bd70      	pop	{r4, r5, r6, pc}
	...

08007304 <__smakebuf_r>:
 8007304:	898b      	ldrh	r3, [r1, #12]
 8007306:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007308:	079d      	lsls	r5, r3, #30
 800730a:	4606      	mov	r6, r0
 800730c:	460c      	mov	r4, r1
 800730e:	d507      	bpl.n	8007320 <__smakebuf_r+0x1c>
 8007310:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007314:	6023      	str	r3, [r4, #0]
 8007316:	6123      	str	r3, [r4, #16]
 8007318:	2301      	movs	r3, #1
 800731a:	6163      	str	r3, [r4, #20]
 800731c:	b002      	add	sp, #8
 800731e:	bd70      	pop	{r4, r5, r6, pc}
 8007320:	ab01      	add	r3, sp, #4
 8007322:	466a      	mov	r2, sp
 8007324:	f7ff ffc8 	bl	80072b8 <__swhatbuf_r>
 8007328:	9900      	ldr	r1, [sp, #0]
 800732a:	4605      	mov	r5, r0
 800732c:	4630      	mov	r0, r6
 800732e:	f7ff f9cf 	bl	80066d0 <_malloc_r>
 8007332:	b948      	cbnz	r0, 8007348 <__smakebuf_r+0x44>
 8007334:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007338:	059a      	lsls	r2, r3, #22
 800733a:	d4ef      	bmi.n	800731c <__smakebuf_r+0x18>
 800733c:	f023 0303 	bic.w	r3, r3, #3
 8007340:	f043 0302 	orr.w	r3, r3, #2
 8007344:	81a3      	strh	r3, [r4, #12]
 8007346:	e7e3      	b.n	8007310 <__smakebuf_r+0xc>
 8007348:	4b0d      	ldr	r3, [pc, #52]	; (8007380 <__smakebuf_r+0x7c>)
 800734a:	62b3      	str	r3, [r6, #40]	; 0x28
 800734c:	89a3      	ldrh	r3, [r4, #12]
 800734e:	6020      	str	r0, [r4, #0]
 8007350:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007354:	81a3      	strh	r3, [r4, #12]
 8007356:	9b00      	ldr	r3, [sp, #0]
 8007358:	6163      	str	r3, [r4, #20]
 800735a:	9b01      	ldr	r3, [sp, #4]
 800735c:	6120      	str	r0, [r4, #16]
 800735e:	b15b      	cbz	r3, 8007378 <__smakebuf_r+0x74>
 8007360:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007364:	4630      	mov	r0, r6
 8007366:	f000 f8d5 	bl	8007514 <_isatty_r>
 800736a:	b128      	cbz	r0, 8007378 <__smakebuf_r+0x74>
 800736c:	89a3      	ldrh	r3, [r4, #12]
 800736e:	f023 0303 	bic.w	r3, r3, #3
 8007372:	f043 0301 	orr.w	r3, r3, #1
 8007376:	81a3      	strh	r3, [r4, #12]
 8007378:	89a0      	ldrh	r0, [r4, #12]
 800737a:	4305      	orrs	r5, r0
 800737c:	81a5      	strh	r5, [r4, #12]
 800737e:	e7cd      	b.n	800731c <__smakebuf_r+0x18>
 8007380:	08007111 	.word	0x08007111

08007384 <__malloc_lock>:
 8007384:	4801      	ldr	r0, [pc, #4]	; (800738c <__malloc_lock+0x8>)
 8007386:	f7ff bf95 	b.w	80072b4 <__retarget_lock_acquire_recursive>
 800738a:	bf00      	nop
 800738c:	2000023c 	.word	0x2000023c

08007390 <__malloc_unlock>:
 8007390:	4801      	ldr	r0, [pc, #4]	; (8007398 <__malloc_unlock+0x8>)
 8007392:	f7ff bf90 	b.w	80072b6 <__retarget_lock_release_recursive>
 8007396:	bf00      	nop
 8007398:	2000023c 	.word	0x2000023c

0800739c <_raise_r>:
 800739c:	291f      	cmp	r1, #31
 800739e:	b538      	push	{r3, r4, r5, lr}
 80073a0:	4604      	mov	r4, r0
 80073a2:	460d      	mov	r5, r1
 80073a4:	d904      	bls.n	80073b0 <_raise_r+0x14>
 80073a6:	2316      	movs	r3, #22
 80073a8:	6003      	str	r3, [r0, #0]
 80073aa:	f04f 30ff 	mov.w	r0, #4294967295
 80073ae:	bd38      	pop	{r3, r4, r5, pc}
 80073b0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80073b2:	b112      	cbz	r2, 80073ba <_raise_r+0x1e>
 80073b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80073b8:	b94b      	cbnz	r3, 80073ce <_raise_r+0x32>
 80073ba:	4620      	mov	r0, r4
 80073bc:	f000 f830 	bl	8007420 <_getpid_r>
 80073c0:	462a      	mov	r2, r5
 80073c2:	4601      	mov	r1, r0
 80073c4:	4620      	mov	r0, r4
 80073c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073ca:	f000 b817 	b.w	80073fc <_kill_r>
 80073ce:	2b01      	cmp	r3, #1
 80073d0:	d00a      	beq.n	80073e8 <_raise_r+0x4c>
 80073d2:	1c59      	adds	r1, r3, #1
 80073d4:	d103      	bne.n	80073de <_raise_r+0x42>
 80073d6:	2316      	movs	r3, #22
 80073d8:	6003      	str	r3, [r0, #0]
 80073da:	2001      	movs	r0, #1
 80073dc:	e7e7      	b.n	80073ae <_raise_r+0x12>
 80073de:	2400      	movs	r4, #0
 80073e0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80073e4:	4628      	mov	r0, r5
 80073e6:	4798      	blx	r3
 80073e8:	2000      	movs	r0, #0
 80073ea:	e7e0      	b.n	80073ae <_raise_r+0x12>

080073ec <raise>:
 80073ec:	4b02      	ldr	r3, [pc, #8]	; (80073f8 <raise+0xc>)
 80073ee:	4601      	mov	r1, r0
 80073f0:	6818      	ldr	r0, [r3, #0]
 80073f2:	f7ff bfd3 	b.w	800739c <_raise_r>
 80073f6:	bf00      	nop
 80073f8:	20000010 	.word	0x20000010

080073fc <_kill_r>:
 80073fc:	b538      	push	{r3, r4, r5, lr}
 80073fe:	4d07      	ldr	r5, [pc, #28]	; (800741c <_kill_r+0x20>)
 8007400:	2300      	movs	r3, #0
 8007402:	4604      	mov	r4, r0
 8007404:	4608      	mov	r0, r1
 8007406:	4611      	mov	r1, r2
 8007408:	602b      	str	r3, [r5, #0]
 800740a:	f7fb fd9d 	bl	8002f48 <_kill>
 800740e:	1c43      	adds	r3, r0, #1
 8007410:	d102      	bne.n	8007418 <_kill_r+0x1c>
 8007412:	682b      	ldr	r3, [r5, #0]
 8007414:	b103      	cbz	r3, 8007418 <_kill_r+0x1c>
 8007416:	6023      	str	r3, [r4, #0]
 8007418:	bd38      	pop	{r3, r4, r5, pc}
 800741a:	bf00      	nop
 800741c:	20000240 	.word	0x20000240

08007420 <_getpid_r>:
 8007420:	f7fb bd8a 	b.w	8002f38 <_getpid>

08007424 <__sread>:
 8007424:	b510      	push	{r4, lr}
 8007426:	460c      	mov	r4, r1
 8007428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800742c:	f000 f894 	bl	8007558 <_read_r>
 8007430:	2800      	cmp	r0, #0
 8007432:	bfab      	itete	ge
 8007434:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007436:	89a3      	ldrhlt	r3, [r4, #12]
 8007438:	181b      	addge	r3, r3, r0
 800743a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800743e:	bfac      	ite	ge
 8007440:	6563      	strge	r3, [r4, #84]	; 0x54
 8007442:	81a3      	strhlt	r3, [r4, #12]
 8007444:	bd10      	pop	{r4, pc}

08007446 <__swrite>:
 8007446:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800744a:	461f      	mov	r7, r3
 800744c:	898b      	ldrh	r3, [r1, #12]
 800744e:	05db      	lsls	r3, r3, #23
 8007450:	4605      	mov	r5, r0
 8007452:	460c      	mov	r4, r1
 8007454:	4616      	mov	r6, r2
 8007456:	d505      	bpl.n	8007464 <__swrite+0x1e>
 8007458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800745c:	2302      	movs	r3, #2
 800745e:	2200      	movs	r2, #0
 8007460:	f000 f868 	bl	8007534 <_lseek_r>
 8007464:	89a3      	ldrh	r3, [r4, #12]
 8007466:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800746a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800746e:	81a3      	strh	r3, [r4, #12]
 8007470:	4632      	mov	r2, r6
 8007472:	463b      	mov	r3, r7
 8007474:	4628      	mov	r0, r5
 8007476:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800747a:	f000 b817 	b.w	80074ac <_write_r>

0800747e <__sseek>:
 800747e:	b510      	push	{r4, lr}
 8007480:	460c      	mov	r4, r1
 8007482:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007486:	f000 f855 	bl	8007534 <_lseek_r>
 800748a:	1c43      	adds	r3, r0, #1
 800748c:	89a3      	ldrh	r3, [r4, #12]
 800748e:	bf15      	itete	ne
 8007490:	6560      	strne	r0, [r4, #84]	; 0x54
 8007492:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007496:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800749a:	81a3      	strheq	r3, [r4, #12]
 800749c:	bf18      	it	ne
 800749e:	81a3      	strhne	r3, [r4, #12]
 80074a0:	bd10      	pop	{r4, pc}

080074a2 <__sclose>:
 80074a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074a6:	f000 b813 	b.w	80074d0 <_close_r>
	...

080074ac <_write_r>:
 80074ac:	b538      	push	{r3, r4, r5, lr}
 80074ae:	4d07      	ldr	r5, [pc, #28]	; (80074cc <_write_r+0x20>)
 80074b0:	4604      	mov	r4, r0
 80074b2:	4608      	mov	r0, r1
 80074b4:	4611      	mov	r1, r2
 80074b6:	2200      	movs	r2, #0
 80074b8:	602a      	str	r2, [r5, #0]
 80074ba:	461a      	mov	r2, r3
 80074bc:	f7fb fd7b 	bl	8002fb6 <_write>
 80074c0:	1c43      	adds	r3, r0, #1
 80074c2:	d102      	bne.n	80074ca <_write_r+0x1e>
 80074c4:	682b      	ldr	r3, [r5, #0]
 80074c6:	b103      	cbz	r3, 80074ca <_write_r+0x1e>
 80074c8:	6023      	str	r3, [r4, #0]
 80074ca:	bd38      	pop	{r3, r4, r5, pc}
 80074cc:	20000240 	.word	0x20000240

080074d0 <_close_r>:
 80074d0:	b538      	push	{r3, r4, r5, lr}
 80074d2:	4d06      	ldr	r5, [pc, #24]	; (80074ec <_close_r+0x1c>)
 80074d4:	2300      	movs	r3, #0
 80074d6:	4604      	mov	r4, r0
 80074d8:	4608      	mov	r0, r1
 80074da:	602b      	str	r3, [r5, #0]
 80074dc:	f7fb fd87 	bl	8002fee <_close>
 80074e0:	1c43      	adds	r3, r0, #1
 80074e2:	d102      	bne.n	80074ea <_close_r+0x1a>
 80074e4:	682b      	ldr	r3, [r5, #0]
 80074e6:	b103      	cbz	r3, 80074ea <_close_r+0x1a>
 80074e8:	6023      	str	r3, [r4, #0]
 80074ea:	bd38      	pop	{r3, r4, r5, pc}
 80074ec:	20000240 	.word	0x20000240

080074f0 <_fstat_r>:
 80074f0:	b538      	push	{r3, r4, r5, lr}
 80074f2:	4d07      	ldr	r5, [pc, #28]	; (8007510 <_fstat_r+0x20>)
 80074f4:	2300      	movs	r3, #0
 80074f6:	4604      	mov	r4, r0
 80074f8:	4608      	mov	r0, r1
 80074fa:	4611      	mov	r1, r2
 80074fc:	602b      	str	r3, [r5, #0]
 80074fe:	f7fb fd82 	bl	8003006 <_fstat>
 8007502:	1c43      	adds	r3, r0, #1
 8007504:	d102      	bne.n	800750c <_fstat_r+0x1c>
 8007506:	682b      	ldr	r3, [r5, #0]
 8007508:	b103      	cbz	r3, 800750c <_fstat_r+0x1c>
 800750a:	6023      	str	r3, [r4, #0]
 800750c:	bd38      	pop	{r3, r4, r5, pc}
 800750e:	bf00      	nop
 8007510:	20000240 	.word	0x20000240

08007514 <_isatty_r>:
 8007514:	b538      	push	{r3, r4, r5, lr}
 8007516:	4d06      	ldr	r5, [pc, #24]	; (8007530 <_isatty_r+0x1c>)
 8007518:	2300      	movs	r3, #0
 800751a:	4604      	mov	r4, r0
 800751c:	4608      	mov	r0, r1
 800751e:	602b      	str	r3, [r5, #0]
 8007520:	f7fb fd81 	bl	8003026 <_isatty>
 8007524:	1c43      	adds	r3, r0, #1
 8007526:	d102      	bne.n	800752e <_isatty_r+0x1a>
 8007528:	682b      	ldr	r3, [r5, #0]
 800752a:	b103      	cbz	r3, 800752e <_isatty_r+0x1a>
 800752c:	6023      	str	r3, [r4, #0]
 800752e:	bd38      	pop	{r3, r4, r5, pc}
 8007530:	20000240 	.word	0x20000240

08007534 <_lseek_r>:
 8007534:	b538      	push	{r3, r4, r5, lr}
 8007536:	4d07      	ldr	r5, [pc, #28]	; (8007554 <_lseek_r+0x20>)
 8007538:	4604      	mov	r4, r0
 800753a:	4608      	mov	r0, r1
 800753c:	4611      	mov	r1, r2
 800753e:	2200      	movs	r2, #0
 8007540:	602a      	str	r2, [r5, #0]
 8007542:	461a      	mov	r2, r3
 8007544:	f7fb fd7a 	bl	800303c <_lseek>
 8007548:	1c43      	adds	r3, r0, #1
 800754a:	d102      	bne.n	8007552 <_lseek_r+0x1e>
 800754c:	682b      	ldr	r3, [r5, #0]
 800754e:	b103      	cbz	r3, 8007552 <_lseek_r+0x1e>
 8007550:	6023      	str	r3, [r4, #0]
 8007552:	bd38      	pop	{r3, r4, r5, pc}
 8007554:	20000240 	.word	0x20000240

08007558 <_read_r>:
 8007558:	b538      	push	{r3, r4, r5, lr}
 800755a:	4d07      	ldr	r5, [pc, #28]	; (8007578 <_read_r+0x20>)
 800755c:	4604      	mov	r4, r0
 800755e:	4608      	mov	r0, r1
 8007560:	4611      	mov	r1, r2
 8007562:	2200      	movs	r2, #0
 8007564:	602a      	str	r2, [r5, #0]
 8007566:	461a      	mov	r2, r3
 8007568:	f7fb fd08 	bl	8002f7c <_read>
 800756c:	1c43      	adds	r3, r0, #1
 800756e:	d102      	bne.n	8007576 <_read_r+0x1e>
 8007570:	682b      	ldr	r3, [r5, #0]
 8007572:	b103      	cbz	r3, 8007576 <_read_r+0x1e>
 8007574:	6023      	str	r3, [r4, #0]
 8007576:	bd38      	pop	{r3, r4, r5, pc}
 8007578:	20000240 	.word	0x20000240

0800757c <_init>:
 800757c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800757e:	bf00      	nop
 8007580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007582:	bc08      	pop	{r3}
 8007584:	469e      	mov	lr, r3
 8007586:	4770      	bx	lr

08007588 <_fini>:
 8007588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800758a:	bf00      	nop
 800758c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800758e:	bc08      	pop	{r3}
 8007590:	469e      	mov	lr, r3
 8007592:	4770      	bx	lr
