Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 12:04:52 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 107 register/latch pins with no clock driven by root clock pin: clk_30/clk_new_reg/Q (HIGH)

 There are 14881 register/latch pins with no clock driven by root clock pin: my_clk/clk_new_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33374 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.507    -2608.885                    696                 1821        0.031        0.000                      0                 1821        3.000        0.000                       0                   755  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                -7.361      -80.111                     12                  834        0.054        0.000                      0                  834        3.000        0.000                       0                   551  
  clk_out1_clk_wiz_0      -12.507     -225.615                    103                  406        0.218        0.000                      0                  406        4.130        0.000                       0                   201  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin              -6.061    -2303.159                    581                  581        0.031        0.000                      0                  581  
sys_clk_pin         clk_out1_clk_wiz_0      -10.332     -115.678                     12                   12        0.671        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -7.361ns,  Total Violation      -80.111ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.361ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.378ns  (logic 8.919ns (51.323%)  route 8.459ns (48.677%))
  Logic Levels:           24  (CARRY4=17 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.668     6.203    sound_converter/Q[1]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.859    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.172 f  sound_converter/maxLedNum_reg[3]_i_20/O[3]
                         net (fo=70, routed)          1.545     8.716    sound_converter/maxLedNum_reg[3]_1[7]
    SLICE_X64Y18         LUT3 (Prop_lut3_I2_O)        0.306     9.022 r  sound_converter/percentage[7]_i_189/O
                         net (fo=2, routed)           0.476     9.498    sound_converter/percentage[7]_i_189_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.005 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.005    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.119 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    10.119    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.276 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.930    11.206    sound_converter/CO[0]
    SLICE_X64Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    12.006 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.668    12.674    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    13.266 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.624    13.890    sound_converter/percentage_reg[7]_1[0]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.306    14.196 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.365    14.561    sound_converter/percentage[7]_i_75_n_0
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.348    14.909 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.909    sound_converter/percentage[7]_i_79_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.289 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.289    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    15.406    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    15.523    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.846 r  sound_converter/percentage_reg[7]_i_150/O[1]
                         net (fo=5, routed)           0.462    16.308    sound_converter_n_112
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.306    16.614 r  percentage[7]_i_212/O
                         net (fo=1, routed)           0.687    17.301    sound_converter/maxVol_reg[11]_69
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.425 r  sound_converter/percentage[7]_i_146/O
                         net (fo=1, routed)           0.000    17.425    sound_converter/percentage[7]_i_146_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.826 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.826    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.160 r  sound_converter/percentage_reg[7]_i_36/O[1]
                         net (fo=3, routed)           0.887    19.047    sound_converter/percentage_reg[7]_i_36_n_6
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    19.752 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.752    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.974 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.623    20.597    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X58Y22         LUT3 (Prop_lut3_I2_O)        0.299    20.896 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    20.896    sound_converter/percentage[7]_i_51_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.446 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.446    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.603 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.525    22.127    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y25         LUT5 (Prop_lut5_I3_O)        0.329    22.456 r  sound_converter/percentage[4]_i_1/O
                         net (fo=1, routed)           0.000    22.456    sound_converter/percentage[4]_i_1_n_0
    SLICE_X58Y25         FDRE                                         r  sound_converter/percentage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sound_converter/percentage_reg[4]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)        0.029    15.096    sound_converter/percentage_reg[4]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -22.456    
  -------------------------------------------------------------------
                         slack                                 -7.361    

Slack (VIOLATED) :        -7.358ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.378ns  (logic 8.919ns (51.323%)  route 8.459ns (48.677%))
  Logic Levels:           24  (CARRY4=17 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.668     6.203    sound_converter/Q[1]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.859    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.172 f  sound_converter/maxLedNum_reg[3]_i_20/O[3]
                         net (fo=70, routed)          1.545     8.716    sound_converter/maxLedNum_reg[3]_1[7]
    SLICE_X64Y18         LUT3 (Prop_lut3_I2_O)        0.306     9.022 r  sound_converter/percentage[7]_i_189/O
                         net (fo=2, routed)           0.476     9.498    sound_converter/percentage[7]_i_189_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.005 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.005    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.119 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    10.119    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.276 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.930    11.206    sound_converter/CO[0]
    SLICE_X64Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    12.006 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.668    12.674    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    13.266 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.624    13.890    sound_converter/percentage_reg[7]_1[0]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.306    14.196 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.365    14.561    sound_converter/percentage[7]_i_75_n_0
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.348    14.909 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.909    sound_converter/percentage[7]_i_79_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.289 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.289    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    15.406    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    15.523    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.846 r  sound_converter/percentage_reg[7]_i_150/O[1]
                         net (fo=5, routed)           0.462    16.308    sound_converter_n_112
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.306    16.614 r  percentage[7]_i_212/O
                         net (fo=1, routed)           0.687    17.301    sound_converter/maxVol_reg[11]_69
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.425 r  sound_converter/percentage[7]_i_146/O
                         net (fo=1, routed)           0.000    17.425    sound_converter/percentage[7]_i_146_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.826 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.826    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.160 r  sound_converter/percentage_reg[7]_i_36/O[1]
                         net (fo=3, routed)           0.887    19.047    sound_converter/percentage_reg[7]_i_36_n_6
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    19.752 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.752    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.974 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.623    20.597    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X58Y22         LUT3 (Prop_lut3_I2_O)        0.299    20.896 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    20.896    sound_converter/percentage[7]_i_51_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.446 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.446    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.603 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.525    22.127    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y25         LUT5 (Prop_lut5_I3_O)        0.329    22.456 r  sound_converter/percentage[7]_i_1/O
                         net (fo=1, routed)           0.000    22.456    sound_converter/percentage[7]_i_1_n_0
    SLICE_X58Y25         FDRE                                         r  sound_converter/percentage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sound_converter/percentage_reg[7]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)        0.032    15.099    sound_converter/percentage_reg[7]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -22.456    
  -------------------------------------------------------------------
                         slack                                 -7.358    

Slack (VIOLATED) :        -7.356ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.375ns  (logic 8.919ns (51.332%)  route 8.456ns (48.668%))
  Logic Levels:           24  (CARRY4=17 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.668     6.203    sound_converter/Q[1]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.859    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.172 f  sound_converter/maxLedNum_reg[3]_i_20/O[3]
                         net (fo=70, routed)          1.545     8.716    sound_converter/maxLedNum_reg[3]_1[7]
    SLICE_X64Y18         LUT3 (Prop_lut3_I2_O)        0.306     9.022 r  sound_converter/percentage[7]_i_189/O
                         net (fo=2, routed)           0.476     9.498    sound_converter/percentage[7]_i_189_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.005 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.005    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.119 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    10.119    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.276 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.930    11.206    sound_converter/CO[0]
    SLICE_X64Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    12.006 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.668    12.674    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    13.266 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.624    13.890    sound_converter/percentage_reg[7]_1[0]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.306    14.196 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.365    14.561    sound_converter/percentage[7]_i_75_n_0
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.348    14.909 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.909    sound_converter/percentage[7]_i_79_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.289 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.289    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    15.406    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    15.523    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.846 r  sound_converter/percentage_reg[7]_i_150/O[1]
                         net (fo=5, routed)           0.462    16.308    sound_converter_n_112
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.306    16.614 r  percentage[7]_i_212/O
                         net (fo=1, routed)           0.687    17.301    sound_converter/maxVol_reg[11]_69
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.425 r  sound_converter/percentage[7]_i_146/O
                         net (fo=1, routed)           0.000    17.425    sound_converter/percentage[7]_i_146_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.826 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.826    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.160 r  sound_converter/percentage_reg[7]_i_36/O[1]
                         net (fo=3, routed)           0.887    19.047    sound_converter/percentage_reg[7]_i_36_n_6
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    19.752 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.752    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.974 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.623    20.597    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X58Y22         LUT3 (Prop_lut3_I2_O)        0.299    20.896 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    20.896    sound_converter/percentage[7]_i_51_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.446 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.446    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.603 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.522    22.124    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y25         LUT5 (Prop_lut5_I3_O)        0.329    22.453 r  sound_converter/percentage[5]_i_1/O
                         net (fo=1, routed)           0.000    22.453    sound_converter/percentage[5]_i_1_n_0
    SLICE_X58Y25         FDRE                                         r  sound_converter/percentage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sound_converter/percentage_reg[5]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)        0.031    15.098    sound_converter/percentage_reg[5]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -22.453    
  -------------------------------------------------------------------
                         slack                                 -7.356    

Slack (VIOLATED) :        -7.355ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.375ns  (logic 8.919ns (51.332%)  route 8.456ns (48.668%))
  Logic Levels:           24  (CARRY4=17 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.668     6.203    sound_converter/Q[1]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.859    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.172 f  sound_converter/maxLedNum_reg[3]_i_20/O[3]
                         net (fo=70, routed)          1.545     8.716    sound_converter/maxLedNum_reg[3]_1[7]
    SLICE_X64Y18         LUT3 (Prop_lut3_I2_O)        0.306     9.022 r  sound_converter/percentage[7]_i_189/O
                         net (fo=2, routed)           0.476     9.498    sound_converter/percentage[7]_i_189_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.005 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.005    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.119 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    10.119    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.276 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.930    11.206    sound_converter/CO[0]
    SLICE_X64Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    12.006 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.668    12.674    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    13.266 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.624    13.890    sound_converter/percentage_reg[7]_1[0]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.306    14.196 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.365    14.561    sound_converter/percentage[7]_i_75_n_0
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.348    14.909 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.909    sound_converter/percentage[7]_i_79_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.289 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.289    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    15.406    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    15.523    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.846 r  sound_converter/percentage_reg[7]_i_150/O[1]
                         net (fo=5, routed)           0.462    16.308    sound_converter_n_112
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.306    16.614 r  percentage[7]_i_212/O
                         net (fo=1, routed)           0.687    17.301    sound_converter/maxVol_reg[11]_69
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.425 r  sound_converter/percentage[7]_i_146/O
                         net (fo=1, routed)           0.000    17.425    sound_converter/percentage[7]_i_146_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.826 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.826    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.160 r  sound_converter/percentage_reg[7]_i_36/O[1]
                         net (fo=3, routed)           0.887    19.047    sound_converter/percentage_reg[7]_i_36_n_6
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    19.752 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.752    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.974 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.623    20.597    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X58Y22         LUT3 (Prop_lut3_I2_O)        0.299    20.896 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    20.896    sound_converter/percentage[7]_i_51_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.446 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.446    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.603 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.521    22.124    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y25         LUT5 (Prop_lut5_I3_O)        0.329    22.453 r  sound_converter/percentage[6]_i_1/O
                         net (fo=1, routed)           0.000    22.453    sound_converter/percentage[6]_i_1_n_0
    SLICE_X58Y25         FDRE                                         r  sound_converter/percentage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sound_converter/percentage_reg[6]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)        0.031    15.098    sound_converter/percentage_reg[6]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -22.453    
  -------------------------------------------------------------------
                         slack                                 -7.355    

Slack (VIOLATED) :        -7.190ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.207ns  (logic 8.919ns (51.832%)  route 8.288ns (48.168%))
  Logic Levels:           24  (CARRY4=17 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.668     6.203    sound_converter/Q[1]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.859    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.172 f  sound_converter/maxLedNum_reg[3]_i_20/O[3]
                         net (fo=70, routed)          1.545     8.716    sound_converter/maxLedNum_reg[3]_1[7]
    SLICE_X64Y18         LUT3 (Prop_lut3_I2_O)        0.306     9.022 r  sound_converter/percentage[7]_i_189/O
                         net (fo=2, routed)           0.476     9.498    sound_converter/percentage[7]_i_189_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.005 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.005    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.119 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    10.119    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.276 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.930    11.206    sound_converter/CO[0]
    SLICE_X64Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    12.006 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.668    12.674    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    13.266 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.624    13.890    sound_converter/percentage_reg[7]_1[0]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.306    14.196 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.365    14.561    sound_converter/percentage[7]_i_75_n_0
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.348    14.909 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.909    sound_converter/percentage[7]_i_79_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.289 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.289    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    15.406    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    15.523    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.846 r  sound_converter/percentage_reg[7]_i_150/O[1]
                         net (fo=5, routed)           0.462    16.308    sound_converter_n_112
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.306    16.614 r  percentage[7]_i_212/O
                         net (fo=1, routed)           0.687    17.301    sound_converter/maxVol_reg[11]_69
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.425 r  sound_converter/percentage[7]_i_146/O
                         net (fo=1, routed)           0.000    17.425    sound_converter/percentage[7]_i_146_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.826 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.826    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.160 r  sound_converter/percentage_reg[7]_i_36/O[1]
                         net (fo=3, routed)           0.887    19.047    sound_converter/percentage_reg[7]_i_36_n_6
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    19.752 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.752    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.974 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.623    20.597    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X58Y22         LUT3 (Prop_lut3_I2_O)        0.299    20.896 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    20.896    sound_converter/percentage[7]_i_51_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.446 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.446    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.603 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.354    21.957    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y24         LUT5 (Prop_lut5_I3_O)        0.329    22.286 r  sound_converter/percentage[0]_i_1/O
                         net (fo=1, routed)           0.000    22.286    sound_converter/percentage[0]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  sound_converter/percentage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  sound_converter/percentage_reg[0]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)        0.029    15.096    sound_converter/percentage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -22.286    
  -------------------------------------------------------------------
                         slack                                 -7.190    

Slack (VIOLATED) :        -7.187ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.207ns  (logic 8.919ns (51.832%)  route 8.288ns (48.168%))
  Logic Levels:           24  (CARRY4=17 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.668     6.203    sound_converter/Q[1]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.859    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.172 f  sound_converter/maxLedNum_reg[3]_i_20/O[3]
                         net (fo=70, routed)          1.545     8.716    sound_converter/maxLedNum_reg[3]_1[7]
    SLICE_X64Y18         LUT3 (Prop_lut3_I2_O)        0.306     9.022 r  sound_converter/percentage[7]_i_189/O
                         net (fo=2, routed)           0.476     9.498    sound_converter/percentage[7]_i_189_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.005 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.005    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.119 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    10.119    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.276 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.930    11.206    sound_converter/CO[0]
    SLICE_X64Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    12.006 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.668    12.674    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    13.266 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.624    13.890    sound_converter/percentage_reg[7]_1[0]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.306    14.196 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.365    14.561    sound_converter/percentage[7]_i_75_n_0
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.348    14.909 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.909    sound_converter/percentage[7]_i_79_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.289 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.289    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    15.406    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    15.523    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.846 r  sound_converter/percentage_reg[7]_i_150/O[1]
                         net (fo=5, routed)           0.462    16.308    sound_converter_n_112
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.306    16.614 r  percentage[7]_i_212/O
                         net (fo=1, routed)           0.687    17.301    sound_converter/maxVol_reg[11]_69
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.425 r  sound_converter/percentage[7]_i_146/O
                         net (fo=1, routed)           0.000    17.425    sound_converter/percentage[7]_i_146_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.826 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.826    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.160 r  sound_converter/percentage_reg[7]_i_36/O[1]
                         net (fo=3, routed)           0.887    19.047    sound_converter/percentage_reg[7]_i_36_n_6
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    19.752 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.752    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.974 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.623    20.597    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X58Y22         LUT3 (Prop_lut3_I2_O)        0.299    20.896 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    20.896    sound_converter/percentage[7]_i_51_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.446 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.446    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.603 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.354    21.957    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y24         LUT5 (Prop_lut5_I3_O)        0.329    22.286 r  sound_converter/percentage[3]_i_1/O
                         net (fo=1, routed)           0.000    22.286    sound_converter/percentage[3]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  sound_converter/percentage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  sound_converter/percentage_reg[3]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)        0.032    15.099    sound_converter/percentage_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -22.286    
  -------------------------------------------------------------------
                         slack                                 -7.187    

Slack (VIOLATED) :        -7.185ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.204ns  (logic 8.919ns (51.841%)  route 8.285ns (48.159%))
  Logic Levels:           24  (CARRY4=17 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.668     6.203    sound_converter/Q[1]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.859    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.172 f  sound_converter/maxLedNum_reg[3]_i_20/O[3]
                         net (fo=70, routed)          1.545     8.716    sound_converter/maxLedNum_reg[3]_1[7]
    SLICE_X64Y18         LUT3 (Prop_lut3_I2_O)        0.306     9.022 r  sound_converter/percentage[7]_i_189/O
                         net (fo=2, routed)           0.476     9.498    sound_converter/percentage[7]_i_189_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.005 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.005    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.119 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    10.119    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.276 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.930    11.206    sound_converter/CO[0]
    SLICE_X64Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    12.006 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.668    12.674    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    13.266 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.624    13.890    sound_converter/percentage_reg[7]_1[0]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.306    14.196 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.365    14.561    sound_converter/percentage[7]_i_75_n_0
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.348    14.909 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.909    sound_converter/percentage[7]_i_79_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.289 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.289    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    15.406    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    15.523    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.846 r  sound_converter/percentage_reg[7]_i_150/O[1]
                         net (fo=5, routed)           0.462    16.308    sound_converter_n_112
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.306    16.614 r  percentage[7]_i_212/O
                         net (fo=1, routed)           0.687    17.301    sound_converter/maxVol_reg[11]_69
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.425 r  sound_converter/percentage[7]_i_146/O
                         net (fo=1, routed)           0.000    17.425    sound_converter/percentage[7]_i_146_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.826 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.826    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.160 r  sound_converter/percentage_reg[7]_i_36/O[1]
                         net (fo=3, routed)           0.887    19.047    sound_converter/percentage_reg[7]_i_36_n_6
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    19.752 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.752    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.974 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.623    20.597    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X58Y22         LUT3 (Prop_lut3_I2_O)        0.299    20.896 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    20.896    sound_converter/percentage[7]_i_51_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.446 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.446    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.603 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.351    21.954    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y24         LUT5 (Prop_lut5_I3_O)        0.329    22.283 r  sound_converter/percentage[1]_i_1/O
                         net (fo=1, routed)           0.000    22.283    sound_converter/percentage[1]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  sound_converter/percentage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  sound_converter/percentage_reg[1]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)        0.031    15.098    sound_converter/percentage_reg[1]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -22.283    
  -------------------------------------------------------------------
                         slack                                 -7.185    

Slack (VIOLATED) :        -7.185ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.204ns  (logic 8.919ns (51.842%)  route 8.285ns (48.158%))
  Logic Levels:           24  (CARRY4=17 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.668     6.203    sound_converter/Q[1]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.859    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.172 f  sound_converter/maxLedNum_reg[3]_i_20/O[3]
                         net (fo=70, routed)          1.545     8.716    sound_converter/maxLedNum_reg[3]_1[7]
    SLICE_X64Y18         LUT3 (Prop_lut3_I2_O)        0.306     9.022 r  sound_converter/percentage[7]_i_189/O
                         net (fo=2, routed)           0.476     9.498    sound_converter/percentage[7]_i_189_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.005 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.005    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.119 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    10.119    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.276 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.930    11.206    sound_converter/CO[0]
    SLICE_X64Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    12.006 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.668    12.674    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    13.266 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.624    13.890    sound_converter/percentage_reg[7]_1[0]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.306    14.196 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.365    14.561    sound_converter/percentage[7]_i_75_n_0
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.348    14.909 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.909    sound_converter/percentage[7]_i_79_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.289 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.289    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    15.406    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    15.523    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.846 r  sound_converter/percentage_reg[7]_i_150/O[1]
                         net (fo=5, routed)           0.462    16.308    sound_converter_n_112
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.306    16.614 r  percentage[7]_i_212/O
                         net (fo=1, routed)           0.687    17.301    sound_converter/maxVol_reg[11]_69
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.425 r  sound_converter/percentage[7]_i_146/O
                         net (fo=1, routed)           0.000    17.425    sound_converter/percentage[7]_i_146_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.826 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.826    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.160 r  sound_converter/percentage_reg[7]_i_36/O[1]
                         net (fo=3, routed)           0.887    19.047    sound_converter/percentage_reg[7]_i_36_n_6
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    19.752 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.752    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.974 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.623    20.597    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X58Y22         LUT3 (Prop_lut3_I2_O)        0.299    20.896 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    20.896    sound_converter/percentage[7]_i_51_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.446 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.446    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.603 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.351    21.954    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y24         LUT5 (Prop_lut5_I3_O)        0.329    22.283 r  sound_converter/percentage[2]_i_1/O
                         net (fo=1, routed)           0.000    22.283    sound_converter/percentage[2]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  sound_converter/percentage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  sound_converter/percentage_reg[2]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)        0.031    15.098    sound_converter/percentage_reg[2]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -22.283    
  -------------------------------------------------------------------
                         slack                                 -7.185    

Slack (VIOLATED) :        -5.642ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 7.769ns (49.808%)  route 7.829ns (50.192%))
  Logic Levels:           21  (CARRY4=14 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.668     6.203    sound_converter/Q[1]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.859    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.973    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.307 r  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          1.018     8.325    sound_converter/maxLedNum_reg[3]_1[9]
    SLICE_X47Y19         LUT5 (Prop_lut5_I0_O)        0.303     8.628 r  sound_converter/maxLedNum[3]_i_160/O
                         net (fo=1, routed)           0.000     8.628    sound_converter/maxLedNum[3]_i_160_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.178 r  sound_converter/maxLedNum_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.178    sound_converter/maxLedNum_reg[3]_i_113_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.292    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.520 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=22, routed)          0.742    10.262    sound_converter/maxLedNum_reg[3]_i_35_n_1
    SLICE_X51Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    11.031 r  sound_converter/maxLedNum_reg[3]_i_32/CO[3]
                         net (fo=10, routed)          0.971    12.002    sound_converter/maxLedNum_reg[3]_i_32_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.594 r  sound_converter/maxLedNum_reg[3]_i_101/CO[2]
                         net (fo=22, routed)          0.653    13.248    sound_converter/maxLedNum_reg[3]_2[0]
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.313    13.561 r  sound_converter/maxLedNum[3]_i_178/O
                         net (fo=1, routed)           0.000    13.561    sound_converter/maxLedNum[3]_i_178_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.962 r  sound_converter/maxLedNum_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.962    sound_converter/maxLedNum_reg[3]_i_132_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.296 r  sound_converter/maxLedNum_reg[3]_i_89/O[1]
                         net (fo=11, routed)          1.074    15.370    sound_converter_n_127
    SLICE_X52Y31         LUT3 (Prop_lut3_I2_O)        0.329    15.699 r  maxLedNum[3]_i_134/O
                         net (fo=2, routed)           0.485    16.183    maxLedNum[3]_i_134_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.328    16.511 r  maxLedNum[3]_i_84/O
                         net (fo=2, routed)           0.404    16.915    maxLedNum[3]_i_84_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.039 r  maxLedNum[3]_i_88/O
                         net (fo=1, routed)           0.000    17.039    sound_converter/maxVol_reg[11]_24[0]
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.571 r  sound_converter/maxLedNum_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.571    sound_converter/maxLedNum_reg[3]_i_36_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.685 r  sound_converter/maxLedNum_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.685    sound_converter/maxLedNum_reg[3]_i_15_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.907 r  sound_converter/maxLedNum_reg[3]_i_3/O[0]
                         net (fo=3, routed)           0.792    18.700    sound_converter/maxLedNum_reg[3]_i_3_n_7
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.299    18.999 r  sound_converter/maxLedNum[3]_i_29/O
                         net (fo=1, routed)           0.000    18.999    sound_converter/maxLedNum[3]_i_29_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.532 r  sound_converter/maxLedNum_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           1.021    20.552    sound_converter/maxLedNum_reg[3]_i_5_n_0
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.124    20.676 r  sound_converter/maxLedNum[3]_i_1/O
                         net (fo=1, routed)           0.000    20.676    sound_converter/maxLedNum[3]_i_1_n_0
    SLICE_X47Y29         FDRE                                         r  sound_converter/maxLedNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.437    14.778    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X47Y29         FDRE                                         r  sound_converter/maxLedNum_reg[3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X47Y29         FDRE (Setup_fdre_C_D)        0.031    15.034    sound_converter/maxLedNum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -20.676    
  -------------------------------------------------------------------
                         slack                                 -5.642    

Slack (VIOLATED) :        -5.445ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.402ns  (logic 7.769ns (50.443%)  route 7.633ns (49.557%))
  Logic Levels:           21  (CARRY4=14 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.668     6.203    sound_converter/Q[1]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.859    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.973    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.307 r  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          1.018     8.325    sound_converter/maxLedNum_reg[3]_1[9]
    SLICE_X47Y19         LUT5 (Prop_lut5_I0_O)        0.303     8.628 r  sound_converter/maxLedNum[3]_i_160/O
                         net (fo=1, routed)           0.000     8.628    sound_converter/maxLedNum[3]_i_160_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.178 r  sound_converter/maxLedNum_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.178    sound_converter/maxLedNum_reg[3]_i_113_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.292    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.520 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=22, routed)          0.742    10.262    sound_converter/maxLedNum_reg[3]_i_35_n_1
    SLICE_X51Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    11.031 r  sound_converter/maxLedNum_reg[3]_i_32/CO[3]
                         net (fo=10, routed)          0.971    12.002    sound_converter/maxLedNum_reg[3]_i_32_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.594 r  sound_converter/maxLedNum_reg[3]_i_101/CO[2]
                         net (fo=22, routed)          0.653    13.248    sound_converter/maxLedNum_reg[3]_2[0]
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.313    13.561 r  sound_converter/maxLedNum[3]_i_178/O
                         net (fo=1, routed)           0.000    13.561    sound_converter/maxLedNum[3]_i_178_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.962 r  sound_converter/maxLedNum_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.962    sound_converter/maxLedNum_reg[3]_i_132_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.296 r  sound_converter/maxLedNum_reg[3]_i_89/O[1]
                         net (fo=11, routed)          1.074    15.370    sound_converter_n_127
    SLICE_X52Y31         LUT3 (Prop_lut3_I2_O)        0.329    15.699 r  maxLedNum[3]_i_134/O
                         net (fo=2, routed)           0.485    16.183    maxLedNum[3]_i_134_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.328    16.511 r  maxLedNum[3]_i_84/O
                         net (fo=2, routed)           0.404    16.915    maxLedNum[3]_i_84_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.039 r  maxLedNum[3]_i_88/O
                         net (fo=1, routed)           0.000    17.039    sound_converter/maxVol_reg[11]_24[0]
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.571 r  sound_converter/maxLedNum_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.571    sound_converter/maxLedNum_reg[3]_i_36_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.685 r  sound_converter/maxLedNum_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.685    sound_converter/maxLedNum_reg[3]_i_15_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.907 r  sound_converter/maxLedNum_reg[3]_i_3/O[0]
                         net (fo=3, routed)           0.792    18.700    sound_converter/maxLedNum_reg[3]_i_3_n_7
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.299    18.999 r  sound_converter/maxLedNum[3]_i_29/O
                         net (fo=1, routed)           0.000    18.999    sound_converter/maxLedNum[3]_i_29_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.532 r  sound_converter/maxLedNum_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           0.824    20.356    sound_converter/maxLedNum_reg[3]_i_5_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I3_O)        0.124    20.480 r  sound_converter/maxLedNum[0]_i_1/O
                         net (fo=1, routed)           0.000    20.480    sound_converter/maxLedNum[0]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  sound_converter/maxLedNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.440    14.781    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  sound_converter/maxLedNum_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X49Y29         FDRE (Setup_fdre_C_D)        0.029    15.035    sound_converter/maxLedNum_reg[0]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -20.480    
  -------------------------------------------------------------------
                         slack                                 -5.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/y_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.213ns (49.234%)  route 0.220ns (50.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  mc/mc/FSM_onehot_state_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  mc/mc/FSM_onehot_state_reg[29]/Q
                         net (fo=10, routed)          0.220     1.832    mc/mc/Inst_Ps2Interface/out[29]
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.049     1.881 r  mc/mc/Inst_Ps2Interface/y_sign_i_1/O
                         net (fo=1, routed)           0.000     1.881    mc/mc/y_sign_4
    SLICE_X13Y49         FDRE                                         r  mc/mc/y_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.837     1.964    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  mc/mc/y_sign_reg/C
                         clock pessimism             -0.244     1.720    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.107     1.827    mc/mc/y_sign_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.950%)  route 0.236ns (53.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.567     1.450    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  mc/mc/FSM_onehot_state_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  mc/mc/FSM_onehot_state_reg[32]/Q
                         net (fo=4, routed)           0.236     1.850    mc/mc/Inst_Ps2Interface/out[32]
    SLICE_X10Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.895 r  mc/mc/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000     1.895    mc/mc/Inst_Ps2Interface_n_27
    SLICE_X10Y50         FDRE                                         r  mc/mc/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.834     1.962    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  mc/mc/FSM_onehot_state_reg[34]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.120     1.838    mc/mc/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/x_overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.760%)  route 0.220ns (51.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  mc/mc/FSM_onehot_state_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  mc/mc/FSM_onehot_state_reg[29]/Q
                         net (fo=10, routed)          0.220     1.832    mc/mc/Inst_Ps2Interface/out[29]
    SLICE_X13Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.877 r  mc/mc/Inst_Ps2Interface/x_overflow_i_2/O
                         net (fo=1, routed)           0.000     1.877    mc/mc/x_overflow_1
    SLICE_X13Y49         FDRE                                         r  mc/mc/x_overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.837     1.964    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  mc/mc/x_overflow_reg/C
                         clock pessimism             -0.244     1.720    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.092     1.812    mc/mc/x_overflow_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.684%)  route 0.249ns (60.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.448    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  mc/mc/Inst_Ps2Interface/frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  mc/mc/Inst_Ps2Interface/frame_reg[3]/Q
                         net (fo=3, routed)           0.249     1.861    mc/mc/Inst_Ps2Interface/CONV_INTEGER[2]
    SLICE_X11Y49         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.837     1.964    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[2]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.070     1.790    mc/mc/Inst_Ps2Interface/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.302%)  route 0.238ns (61.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.448    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  mc/mc/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.148     1.596 r  mc/mc/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.238     1.835    mc/mc/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X11Y49         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.837     1.964    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.019     1.739    mc/mc/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/frame_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.547%)  route 0.236ns (61.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.448    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  mc/mc/Inst_Ps2Interface/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.148     1.596 r  mc/mc/Inst_Ps2Interface/frame_reg[8]/Q
                         net (fo=3, routed)           0.236     1.832    mc/mc/Inst_Ps2Interface/CONV_INTEGER[7]
    SLICE_X10Y49         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.837     1.964    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[7]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.010     1.730    mc/mc/Inst_Ps2Interface/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/frame_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (36.980%)  route 0.279ns (63.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.448    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  mc/mc/Inst_Ps2Interface/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  mc/mc/Inst_Ps2Interface/frame_reg[5]/Q
                         net (fo=3, routed)           0.279     1.892    mc/mc/Inst_Ps2Interface/CONV_INTEGER[4]
    SLICE_X10Y49         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.837     1.964    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[4]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.059     1.779    mc/mc/Inst_Ps2Interface/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/left_down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.091%)  route 0.300ns (58.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  mc/mc/FSM_onehot_state_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  mc/mc/FSM_onehot_state_reg[29]/Q
                         net (fo=10, routed)          0.300     1.912    mc/mc/Inst_Ps2Interface/out[29]
    SLICE_X12Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.957 r  mc/mc/Inst_Ps2Interface/left_down_i_1/O
                         net (fo=1, routed)           0.000     1.957    mc/mc/left_down_5
    SLICE_X12Y49         FDRE                                         r  mc/mc/left_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.837     1.964    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  mc/mc/left_down_reg/C
                         clock pessimism             -0.244     1.720    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.121     1.841    mc/mc/left_down_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.796%)  route 0.254ns (63.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.564     1.447    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  mc/mc/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.148     1.595 r  mc/mc/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.254     1.849    mc/mc/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X11Y49         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.837     1.964    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[1]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.013     1.733    mc/mc/Inst_Ps2Interface/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.555%)  route 0.311ns (65.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.564     1.447    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  mc/mc/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  mc/mc/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.311     1.922    mc/mc/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X11Y49         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.837     1.964    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[0]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.070     1.790    mc/mc/Inst_Ps2Interface/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16     dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10     dbg/ahar10/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      dbg/ahar11/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10     dbg/ahar13/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     dbg/ahar14/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y20     dbg/ahar15/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8      dbg/ahar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12     dbg/ahar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      dbg/ahar4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y45     clk_30/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y45     clk_30/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y45     clk_30/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y45     clk_30/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clk_30/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clk_30/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clk_30/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clk_30/count_reg[7]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y48     clk_30/clk_new_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y47     clk_30/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y47     clk_30/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y48     clk_30/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y48     clk_30/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y48     clk_30/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y48     clk_30/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y49     clk_30/count_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          103  Failing Endpoints,  Worst Slack      -12.507ns,  Total Violation     -225.615ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.507ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.685ns  (logic 9.166ns (42.269%)  route 12.519ns (57.731%))
  Logic Levels:           32  (CARRY4=13 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=8 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1177, routed)        0.894     6.426    vga/VGA_CONTROL/out[3]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.550 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=6, routed)           0.354     6.904    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.028 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.643     7.671    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.795 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.795    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.345    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.732     9.411    vga_n_790
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     9.714 r  memory_reg_r2_0_63_0_2_i_56/O
                         net (fo=1, routed)           0.000     9.714    memory_reg_r2_0_63_0_2_i_56_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.354 r  memory_reg_r2_0_63_0_2_i_26/O[3]
                         net (fo=3, routed)           0.730    11.084    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_1[3]
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.306    11.390 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    11.390    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.940 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.949    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.220 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=6, routed)           0.511    12.731    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.373    13.104 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15/O
                         net (fo=3, routed)           0.603    13.707    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I1_O)        0.124    13.831 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000    13.831    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.058 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.269    15.327    wave/memory_reg_r2_576_639_0_2/ADDRA5
    SLICE_X42Y11         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.630 r  wave/memory_reg_r2_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.111    16.740    wave/memory_reg_r2_576_639_0_2_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.864 r  wave/VGA_RED[3]_i_6716/O
                         net (fo=1, routed)           0.000    16.864    wave/VGA_RED[3]_i_6716_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    17.076 r  wave/VGA_RED_reg[3]_i_4936/O
                         net (fo=1, routed)           0.811    17.887    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_46
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.299    18.186 r  vga/VGA_CONTROL/VGA_RED[3]_i_2806/O
                         net (fo=13, routed)          1.016    19.202    vga/VGA_CONTROL/VGA_RED[3]_i_2806_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.326 r  vga/VGA_CONTROL/VGA_RED[3]_i_1700/O
                         net (fo=24, routed)          0.461    19.787    vga/VGA_CONTROL/VGA_RED[3]_i_1700_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124    19.911 r  vga/VGA_CONTROL/VGA_RED[3]_i_4914/O
                         net (fo=1, routed)           0.000    19.911    vga/VGA_CONTROL/VGA_RED[3]_i_4914_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.312 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790/CO[3]
                         net (fo=1, routed)           0.000    20.312    vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.646 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1697/O[1]
                         net (fo=1, routed)           0.470    21.116    vga/VGA_CONTROL/wave/VGA_Red_waveform7[13]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    21.820 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    21.820    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.934    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.268 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1165/O[1]
                         net (fo=1, routed)           0.566    22.834    vga/VGA_CONTROL_n_814
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.303    23.137 r  vga/VGA_RED[3]_i_892/O
                         net (fo=1, routed)           0.000    23.137    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_72[1]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.687 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    23.687    vga/VGA_CONTROL/VGA_RED_reg[3]_i_663_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.801 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_449/CO[3]
                         net (fo=1, routed)           0.737    24.537    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.661 f  vga/VGA_CONTROL/VGA_RED[3]_i_215/O
                         net (fo=1, routed)           0.154    24.815    vga/VGA_CONTROL/VGA_RED[3]_i_215_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.124    24.939 f  vga/VGA_CONTROL/VGA_RED[3]_i_82/O
                         net (fo=1, routed)           0.302    25.242    vga/VGA_CONTROL/VGA_RED[3]_i_82_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124    25.366 r  vga/VGA_CONTROL/VGA_RED[3]_i_30/O
                         net (fo=6, routed)           0.448    25.814    mode_s/v_cntr_reg_reg[11]_1
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.124    25.938 r  mode_s/VGA_BLUE[2]_i_4/O
                         net (fo=4, routed)           0.698    26.636    mode_s/VGA_GREEN_reg[2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.124    26.760 r  mode_s/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    26.760    vga/waveform_reg[6]_2
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.434    14.035    vga/CLK_VGA
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.295    
                         clock uncertainty           -0.072    14.222    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.031    14.253    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                         -26.760    
  -------------------------------------------------------------------
                         slack                                -12.507    

Slack (VIOLATED) :        -12.472ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.651ns  (logic 9.166ns (42.335%)  route 12.485ns (57.665%))
  Logic Levels:           32  (CARRY4=13 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=8 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1177, routed)        0.894     6.426    vga/VGA_CONTROL/out[3]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.550 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=6, routed)           0.354     6.904    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.028 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.643     7.671    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.795 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.795    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.345    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.732     9.411    vga_n_790
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     9.714 r  memory_reg_r2_0_63_0_2_i_56/O
                         net (fo=1, routed)           0.000     9.714    memory_reg_r2_0_63_0_2_i_56_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.354 r  memory_reg_r2_0_63_0_2_i_26/O[3]
                         net (fo=3, routed)           0.730    11.084    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_1[3]
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.306    11.390 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    11.390    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.940 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.949    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.220 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=6, routed)           0.511    12.731    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.373    13.104 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15/O
                         net (fo=3, routed)           0.603    13.707    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I1_O)        0.124    13.831 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000    13.831    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.058 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.269    15.327    wave/memory_reg_r2_576_639_0_2/ADDRA5
    SLICE_X42Y11         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.630 r  wave/memory_reg_r2_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.111    16.740    wave/memory_reg_r2_576_639_0_2_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.864 r  wave/VGA_RED[3]_i_6716/O
                         net (fo=1, routed)           0.000    16.864    wave/VGA_RED[3]_i_6716_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    17.076 r  wave/VGA_RED_reg[3]_i_4936/O
                         net (fo=1, routed)           0.811    17.887    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_46
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.299    18.186 r  vga/VGA_CONTROL/VGA_RED[3]_i_2806/O
                         net (fo=13, routed)          1.016    19.202    vga/VGA_CONTROL/VGA_RED[3]_i_2806_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.326 r  vga/VGA_CONTROL/VGA_RED[3]_i_1700/O
                         net (fo=24, routed)          0.461    19.787    vga/VGA_CONTROL/VGA_RED[3]_i_1700_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124    19.911 r  vga/VGA_CONTROL/VGA_RED[3]_i_4914/O
                         net (fo=1, routed)           0.000    19.911    vga/VGA_CONTROL/VGA_RED[3]_i_4914_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.312 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790/CO[3]
                         net (fo=1, routed)           0.000    20.312    vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.646 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1697/O[1]
                         net (fo=1, routed)           0.470    21.116    vga/VGA_CONTROL/wave/VGA_Red_waveform7[13]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    21.820 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    21.820    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.934    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.268 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1165/O[1]
                         net (fo=1, routed)           0.566    22.834    vga/VGA_CONTROL_n_814
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.303    23.137 r  vga/VGA_RED[3]_i_892/O
                         net (fo=1, routed)           0.000    23.137    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_72[1]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.687 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    23.687    vga/VGA_CONTROL/VGA_RED_reg[3]_i_663_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.801 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_449/CO[3]
                         net (fo=1, routed)           0.737    24.537    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.661 f  vga/VGA_CONTROL/VGA_RED[3]_i_215/O
                         net (fo=1, routed)           0.154    24.815    vga/VGA_CONTROL/VGA_RED[3]_i_215_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.124    24.939 f  vga/VGA_CONTROL/VGA_RED[3]_i_82/O
                         net (fo=1, routed)           0.302    25.242    vga/VGA_CONTROL/VGA_RED[3]_i_82_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124    25.366 r  vga/VGA_CONTROL/VGA_RED[3]_i_30/O
                         net (fo=6, routed)           0.684    26.050    mode_s/v_cntr_reg_reg[11]_1
    SLICE_X36Y31         LUT6 (Prop_lut6_I3_O)        0.124    26.174 r  mode_s/VGA_BLUE[3]_i_5/O
                         net (fo=2, routed)           0.429    26.603    dbg/nyan/waveform_reg[7]_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.124    26.727 r  dbg/nyan/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    26.727    vga/waveform_reg[7]_0
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.434    14.035    vga/CLK_VGA
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.295    
                         clock uncertainty           -0.072    14.222    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.032    14.254    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -26.727    
  -------------------------------------------------------------------
                         slack                                -12.472    

Slack (VIOLATED) :        -12.425ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.532ns  (logic 9.166ns (42.569%)  route 12.366ns (57.431%))
  Logic Levels:           32  (CARRY4=13 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=8 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1177, routed)        0.894     6.426    vga/VGA_CONTROL/out[3]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.550 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=6, routed)           0.354     6.904    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.028 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.643     7.671    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.795 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.795    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.345    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.732     9.411    vga_n_790
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     9.714 r  memory_reg_r2_0_63_0_2_i_56/O
                         net (fo=1, routed)           0.000     9.714    memory_reg_r2_0_63_0_2_i_56_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.354 r  memory_reg_r2_0_63_0_2_i_26/O[3]
                         net (fo=3, routed)           0.730    11.084    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_1[3]
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.306    11.390 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    11.390    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.940 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.949    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.220 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=6, routed)           0.511    12.731    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.373    13.104 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15/O
                         net (fo=3, routed)           0.603    13.707    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I1_O)        0.124    13.831 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000    13.831    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.058 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.269    15.327    wave/memory_reg_r2_576_639_0_2/ADDRA5
    SLICE_X42Y11         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.630 r  wave/memory_reg_r2_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.111    16.740    wave/memory_reg_r2_576_639_0_2_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.864 r  wave/VGA_RED[3]_i_6716/O
                         net (fo=1, routed)           0.000    16.864    wave/VGA_RED[3]_i_6716_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    17.076 r  wave/VGA_RED_reg[3]_i_4936/O
                         net (fo=1, routed)           0.811    17.887    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_46
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.299    18.186 r  vga/VGA_CONTROL/VGA_RED[3]_i_2806/O
                         net (fo=13, routed)          1.016    19.202    vga/VGA_CONTROL/VGA_RED[3]_i_2806_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.326 r  vga/VGA_CONTROL/VGA_RED[3]_i_1700/O
                         net (fo=24, routed)          0.461    19.787    vga/VGA_CONTROL/VGA_RED[3]_i_1700_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124    19.911 r  vga/VGA_CONTROL/VGA_RED[3]_i_4914/O
                         net (fo=1, routed)           0.000    19.911    vga/VGA_CONTROL/VGA_RED[3]_i_4914_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.312 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790/CO[3]
                         net (fo=1, routed)           0.000    20.312    vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.646 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1697/O[1]
                         net (fo=1, routed)           0.470    21.116    vga/VGA_CONTROL/wave/VGA_Red_waveform7[13]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    21.820 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    21.820    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.934    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.268 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1165/O[1]
                         net (fo=1, routed)           0.566    22.834    vga/VGA_CONTROL_n_814
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.303    23.137 r  vga/VGA_RED[3]_i_892/O
                         net (fo=1, routed)           0.000    23.137    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_72[1]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.687 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    23.687    vga/VGA_CONTROL/VGA_RED_reg[3]_i_663_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.801 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_449/CO[3]
                         net (fo=1, routed)           0.737    24.537    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.661 f  vga/VGA_CONTROL/VGA_RED[3]_i_215/O
                         net (fo=1, routed)           0.154    24.815    vga/VGA_CONTROL/VGA_RED[3]_i_215_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.124    24.939 f  vga/VGA_CONTROL/VGA_RED[3]_i_82/O
                         net (fo=1, routed)           0.302    25.242    vga/VGA_CONTROL/VGA_RED[3]_i_82_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124    25.366 r  vga/VGA_CONTROL/VGA_RED[3]_i_30/O
                         net (fo=6, routed)           0.323    25.689    mode_s/v_cntr_reg_reg[11]_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124    25.813 r  mode_s/VGA_RED[2]_i_4/O
                         net (fo=2, routed)           0.671    26.483    dbg/nyan/waveform_reg[10]_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124    26.607 r  dbg/nyan/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    26.607    vga/waveform_reg[10]_0
    SLICE_X36Y31         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.435    14.036    vga/CLK_VGA
    SLICE_X36Y31         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.188    14.224    
                         clock uncertainty           -0.072    14.151    
    SLICE_X36Y31         FDRE (Setup_fdre_C_D)        0.031    14.182    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -26.607    
  -------------------------------------------------------------------
                         slack                                -12.425    

Slack (VIOLATED) :        -12.419ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.529ns  (logic 9.166ns (42.575%)  route 12.363ns (57.425%))
  Logic Levels:           32  (CARRY4=13 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=8 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1177, routed)        0.894     6.426    vga/VGA_CONTROL/out[3]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.550 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=6, routed)           0.354     6.904    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.028 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.643     7.671    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.795 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.795    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.345    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.732     9.411    vga_n_790
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     9.714 r  memory_reg_r2_0_63_0_2_i_56/O
                         net (fo=1, routed)           0.000     9.714    memory_reg_r2_0_63_0_2_i_56_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.354 r  memory_reg_r2_0_63_0_2_i_26/O[3]
                         net (fo=3, routed)           0.730    11.084    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_1[3]
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.306    11.390 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    11.390    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.940 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.949    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.220 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=6, routed)           0.511    12.731    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.373    13.104 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15/O
                         net (fo=3, routed)           0.603    13.707    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I1_O)        0.124    13.831 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000    13.831    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.058 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.269    15.327    wave/memory_reg_r2_576_639_0_2/ADDRA5
    SLICE_X42Y11         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.630 r  wave/memory_reg_r2_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.111    16.740    wave/memory_reg_r2_576_639_0_2_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.864 r  wave/VGA_RED[3]_i_6716/O
                         net (fo=1, routed)           0.000    16.864    wave/VGA_RED[3]_i_6716_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    17.076 r  wave/VGA_RED_reg[3]_i_4936/O
                         net (fo=1, routed)           0.811    17.887    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_46
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.299    18.186 r  vga/VGA_CONTROL/VGA_RED[3]_i_2806/O
                         net (fo=13, routed)          1.016    19.202    vga/VGA_CONTROL/VGA_RED[3]_i_2806_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.326 r  vga/VGA_CONTROL/VGA_RED[3]_i_1700/O
                         net (fo=24, routed)          0.461    19.787    vga/VGA_CONTROL/VGA_RED[3]_i_1700_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124    19.911 r  vga/VGA_CONTROL/VGA_RED[3]_i_4914/O
                         net (fo=1, routed)           0.000    19.911    vga/VGA_CONTROL/VGA_RED[3]_i_4914_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.312 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790/CO[3]
                         net (fo=1, routed)           0.000    20.312    vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.646 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1697/O[1]
                         net (fo=1, routed)           0.470    21.116    vga/VGA_CONTROL/wave/VGA_Red_waveform7[13]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    21.820 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    21.820    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.934    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.268 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1165/O[1]
                         net (fo=1, routed)           0.566    22.834    vga/VGA_CONTROL_n_814
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.303    23.137 r  vga/VGA_RED[3]_i_892/O
                         net (fo=1, routed)           0.000    23.137    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_72[1]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.687 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    23.687    vga/VGA_CONTROL/VGA_RED_reg[3]_i_663_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.801 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_449/CO[3]
                         net (fo=1, routed)           0.737    24.537    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.661 f  vga/VGA_CONTROL/VGA_RED[3]_i_215/O
                         net (fo=1, routed)           0.154    24.815    vga/VGA_CONTROL/VGA_RED[3]_i_215_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.124    24.939 f  vga/VGA_CONTROL/VGA_RED[3]_i_82/O
                         net (fo=1, routed)           0.302    25.242    vga/VGA_CONTROL/VGA_RED[3]_i_82_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124    25.366 r  vga/VGA_CONTROL/VGA_RED[3]_i_30/O
                         net (fo=6, routed)           0.684    26.050    mode_s/v_cntr_reg_reg[11]_1
    SLICE_X36Y31         LUT6 (Prop_lut6_I3_O)        0.124    26.174 r  mode_s/VGA_BLUE[3]_i_5/O
                         net (fo=2, routed)           0.307    26.480    dbg/nyan/waveform_reg[7]_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.124    26.604 r  dbg/nyan/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    26.604    vga/waveform_reg[7]
    SLICE_X37Y32         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.437    14.038    vga/CLK_VGA
    SLICE_X37Y32         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.188    14.226    
                         clock uncertainty           -0.072    14.153    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.032    14.185    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                         -26.604    
  -------------------------------------------------------------------
                         slack                                -12.419    

Slack (VIOLATED) :        -12.381ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.562ns  (logic 9.166ns (42.510%)  route 12.396ns (57.490%))
  Logic Levels:           32  (CARRY4=13 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=8 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1177, routed)        0.894     6.426    vga/VGA_CONTROL/out[3]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.550 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=6, routed)           0.354     6.904    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.028 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.643     7.671    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.795 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.795    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.345    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.732     9.411    vga_n_790
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     9.714 r  memory_reg_r2_0_63_0_2_i_56/O
                         net (fo=1, routed)           0.000     9.714    memory_reg_r2_0_63_0_2_i_56_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.354 r  memory_reg_r2_0_63_0_2_i_26/O[3]
                         net (fo=3, routed)           0.730    11.084    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_1[3]
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.306    11.390 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    11.390    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.940 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.949    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.220 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=6, routed)           0.511    12.731    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.373    13.104 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15/O
                         net (fo=3, routed)           0.603    13.707    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I1_O)        0.124    13.831 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000    13.831    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.058 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.269    15.327    wave/memory_reg_r2_576_639_0_2/ADDRA5
    SLICE_X42Y11         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.630 r  wave/memory_reg_r2_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.111    16.740    wave/memory_reg_r2_576_639_0_2_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.864 r  wave/VGA_RED[3]_i_6716/O
                         net (fo=1, routed)           0.000    16.864    wave/VGA_RED[3]_i_6716_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    17.076 r  wave/VGA_RED_reg[3]_i_4936/O
                         net (fo=1, routed)           0.811    17.887    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_46
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.299    18.186 r  vga/VGA_CONTROL/VGA_RED[3]_i_2806/O
                         net (fo=13, routed)          1.016    19.202    vga/VGA_CONTROL/VGA_RED[3]_i_2806_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.326 r  vga/VGA_CONTROL/VGA_RED[3]_i_1700/O
                         net (fo=24, routed)          0.461    19.787    vga/VGA_CONTROL/VGA_RED[3]_i_1700_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124    19.911 r  vga/VGA_CONTROL/VGA_RED[3]_i_4914/O
                         net (fo=1, routed)           0.000    19.911    vga/VGA_CONTROL/VGA_RED[3]_i_4914_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.312 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790/CO[3]
                         net (fo=1, routed)           0.000    20.312    vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.646 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1697/O[1]
                         net (fo=1, routed)           0.470    21.116    vga/VGA_CONTROL/wave/VGA_Red_waveform7[13]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    21.820 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    21.820    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.934    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.268 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1165/O[1]
                         net (fo=1, routed)           0.566    22.834    vga/VGA_CONTROL_n_814
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.303    23.137 r  vga/VGA_RED[3]_i_892/O
                         net (fo=1, routed)           0.000    23.137    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_72[1]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.687 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    23.687    vga/VGA_CONTROL/VGA_RED_reg[3]_i_663_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.801 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_449/CO[3]
                         net (fo=1, routed)           0.737    24.537    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.661 f  vga/VGA_CONTROL/VGA_RED[3]_i_215/O
                         net (fo=1, routed)           0.154    24.815    vga/VGA_CONTROL/VGA_RED[3]_i_215_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.124    24.939 f  vga/VGA_CONTROL/VGA_RED[3]_i_82/O
                         net (fo=1, routed)           0.302    25.242    vga/VGA_CONTROL/VGA_RED[3]_i_82_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124    25.366 r  vga/VGA_CONTROL/VGA_RED[3]_i_30/O
                         net (fo=6, routed)           0.448    25.814    mode_s/v_cntr_reg_reg[11]_1
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.124    25.938 r  mode_s/VGA_BLUE[2]_i_4/O
                         net (fo=4, routed)           0.575    26.513    dbg/nyan/waveform_reg[6]_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.124    26.637 r  dbg/nyan/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    26.637    vga/waveform_reg[6]
    SLICE_X35Y32         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.436    14.037    vga/CLK_VGA
    SLICE_X35Y32         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.260    14.297    
                         clock uncertainty           -0.072    14.224    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.032    14.256    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -26.637    
  -------------------------------------------------------------------
                         slack                                -12.381    

Slack (VIOLATED) :        -12.278ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.389ns  (logic 9.166ns (42.854%)  route 12.223ns (57.146%))
  Logic Levels:           32  (CARRY4=13 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=8 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.039 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1177, routed)        0.894     6.426    vga/VGA_CONTROL/out[3]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.550 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=6, routed)           0.354     6.904    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.028 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.643     7.671    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.795 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.795    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.345    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.732     9.411    vga_n_790
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     9.714 r  memory_reg_r2_0_63_0_2_i_56/O
                         net (fo=1, routed)           0.000     9.714    memory_reg_r2_0_63_0_2_i_56_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.354 r  memory_reg_r2_0_63_0_2_i_26/O[3]
                         net (fo=3, routed)           0.730    11.084    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_1[3]
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.306    11.390 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    11.390    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.940 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.949    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.220 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=6, routed)           0.511    12.731    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.373    13.104 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15/O
                         net (fo=3, routed)           0.603    13.707    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I1_O)        0.124    13.831 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000    13.831    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.058 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.269    15.327    wave/memory_reg_r2_576_639_0_2/ADDRA5
    SLICE_X42Y11         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.630 r  wave/memory_reg_r2_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.111    16.740    wave/memory_reg_r2_576_639_0_2_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.864 r  wave/VGA_RED[3]_i_6716/O
                         net (fo=1, routed)           0.000    16.864    wave/VGA_RED[3]_i_6716_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    17.076 r  wave/VGA_RED_reg[3]_i_4936/O
                         net (fo=1, routed)           0.811    17.887    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_46
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.299    18.186 r  vga/VGA_CONTROL/VGA_RED[3]_i_2806/O
                         net (fo=13, routed)          1.016    19.202    vga/VGA_CONTROL/VGA_RED[3]_i_2806_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.326 r  vga/VGA_CONTROL/VGA_RED[3]_i_1700/O
                         net (fo=24, routed)          0.461    19.787    vga/VGA_CONTROL/VGA_RED[3]_i_1700_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124    19.911 r  vga/VGA_CONTROL/VGA_RED[3]_i_4914/O
                         net (fo=1, routed)           0.000    19.911    vga/VGA_CONTROL/VGA_RED[3]_i_4914_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.312 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790/CO[3]
                         net (fo=1, routed)           0.000    20.312    vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.646 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1697/O[1]
                         net (fo=1, routed)           0.470    21.116    vga/VGA_CONTROL/wave/VGA_Red_waveform7[13]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    21.820 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    21.820    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.934    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.268 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1165/O[1]
                         net (fo=1, routed)           0.566    22.834    vga/VGA_CONTROL_n_814
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.303    23.137 r  vga/VGA_RED[3]_i_892/O
                         net (fo=1, routed)           0.000    23.137    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_72[1]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.687 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    23.687    vga/VGA_CONTROL/VGA_RED_reg[3]_i_663_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.801 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_449/CO[3]
                         net (fo=1, routed)           0.737    24.537    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.661 f  vga/VGA_CONTROL/VGA_RED[3]_i_215/O
                         net (fo=1, routed)           0.154    24.815    vga/VGA_CONTROL/VGA_RED[3]_i_215_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.124    24.939 f  vga/VGA_CONTROL/VGA_RED[3]_i_82/O
                         net (fo=1, routed)           0.302    25.242    vga/VGA_CONTROL/VGA_RED[3]_i_82_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124    25.366 r  vga/VGA_CONTROL/VGA_RED[3]_i_30/O
                         net (fo=6, routed)           0.434    25.800    mode_s/v_cntr_reg_reg[11]_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124    25.924 r  mode_s/VGA_BLUE[1]_i_4/O
                         net (fo=2, routed)           0.416    26.340    mode_s/VGA_GREEN_reg[1]
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.124    26.464 r  mode_s/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    26.464    vga/waveform_reg[5]_0
    SLICE_X37Y33         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.438    14.039    vga/CLK_VGA
    SLICE_X37Y33         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.188    14.227    
                         clock uncertainty           -0.072    14.154    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)        0.032    14.186    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                         -26.464    
  -------------------------------------------------------------------
                         slack                                -12.278    

Slack (VIOLATED) :        -12.271ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.453ns  (logic 9.166ns (42.727%)  route 12.287ns (57.273%))
  Logic Levels:           32  (CARRY4=13 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=8 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1177, routed)        0.894     6.426    vga/VGA_CONTROL/out[3]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.550 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=6, routed)           0.354     6.904    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.028 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.643     7.671    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.795 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.795    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.345    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.732     9.411    vga_n_790
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     9.714 r  memory_reg_r2_0_63_0_2_i_56/O
                         net (fo=1, routed)           0.000     9.714    memory_reg_r2_0_63_0_2_i_56_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.354 r  memory_reg_r2_0_63_0_2_i_26/O[3]
                         net (fo=3, routed)           0.730    11.084    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_1[3]
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.306    11.390 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    11.390    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.940 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.949    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.220 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=6, routed)           0.511    12.731    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.373    13.104 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15/O
                         net (fo=3, routed)           0.603    13.707    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I1_O)        0.124    13.831 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000    13.831    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.058 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.269    15.327    wave/memory_reg_r2_576_639_0_2/ADDRA5
    SLICE_X42Y11         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.630 r  wave/memory_reg_r2_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.111    16.740    wave/memory_reg_r2_576_639_0_2_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.864 r  wave/VGA_RED[3]_i_6716/O
                         net (fo=1, routed)           0.000    16.864    wave/VGA_RED[3]_i_6716_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    17.076 r  wave/VGA_RED_reg[3]_i_4936/O
                         net (fo=1, routed)           0.811    17.887    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_46
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.299    18.186 r  vga/VGA_CONTROL/VGA_RED[3]_i_2806/O
                         net (fo=13, routed)          1.016    19.202    vga/VGA_CONTROL/VGA_RED[3]_i_2806_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.326 r  vga/VGA_CONTROL/VGA_RED[3]_i_1700/O
                         net (fo=24, routed)          0.461    19.787    vga/VGA_CONTROL/VGA_RED[3]_i_1700_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124    19.911 r  vga/VGA_CONTROL/VGA_RED[3]_i_4914/O
                         net (fo=1, routed)           0.000    19.911    vga/VGA_CONTROL/VGA_RED[3]_i_4914_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.312 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790/CO[3]
                         net (fo=1, routed)           0.000    20.312    vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.646 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1697/O[1]
                         net (fo=1, routed)           0.470    21.116    vga/VGA_CONTROL/wave/VGA_Red_waveform7[13]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    21.820 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    21.820    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.934    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.268 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1165/O[1]
                         net (fo=1, routed)           0.566    22.834    vga/VGA_CONTROL_n_814
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.303    23.137 r  vga/VGA_RED[3]_i_892/O
                         net (fo=1, routed)           0.000    23.137    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_72[1]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.687 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    23.687    vga/VGA_CONTROL/VGA_RED_reg[3]_i_663_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.801 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_449/CO[3]
                         net (fo=1, routed)           0.737    24.537    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.661 f  vga/VGA_CONTROL/VGA_RED[3]_i_215/O
                         net (fo=1, routed)           0.154    24.815    vga/VGA_CONTROL/VGA_RED[3]_i_215_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.124    24.939 f  vga/VGA_CONTROL/VGA_RED[3]_i_82/O
                         net (fo=1, routed)           0.302    25.242    vga/VGA_CONTROL/VGA_RED[3]_i_82_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124    25.366 r  vga/VGA_CONTROL/VGA_RED[3]_i_30/O
                         net (fo=6, routed)           0.618    25.984    mode_s/v_cntr_reg_reg[11]_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124    26.108 r  mode_s/VGA_RED[1]_i_3/O
                         net (fo=1, routed)           0.296    26.404    mode_s/VGA_RED[1]_i_3_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.124    26.528 r  mode_s/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    26.528    vga/waveform_reg[9]
    SLICE_X35Y33         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.437    14.038    vga/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.260    14.298    
                         clock uncertainty           -0.072    14.225    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)        0.032    14.257    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -26.528    
  -------------------------------------------------------------------
                         slack                                -12.271    

Slack (VIOLATED) :        -12.243ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.421ns  (logic 9.166ns (42.790%)  route 12.255ns (57.210%))
  Logic Levels:           32  (CARRY4=13 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=8 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1177, routed)        0.894     6.426    vga/VGA_CONTROL/out[3]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.550 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=6, routed)           0.354     6.904    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.028 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.643     7.671    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.795 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.795    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.345    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.732     9.411    vga_n_790
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     9.714 r  memory_reg_r2_0_63_0_2_i_56/O
                         net (fo=1, routed)           0.000     9.714    memory_reg_r2_0_63_0_2_i_56_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.354 r  memory_reg_r2_0_63_0_2_i_26/O[3]
                         net (fo=3, routed)           0.730    11.084    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_1[3]
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.306    11.390 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    11.390    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.940 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.949    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.220 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=6, routed)           0.511    12.731    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.373    13.104 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15/O
                         net (fo=3, routed)           0.603    13.707    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I1_O)        0.124    13.831 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000    13.831    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.058 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.269    15.327    wave/memory_reg_r2_576_639_0_2/ADDRA5
    SLICE_X42Y11         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.630 r  wave/memory_reg_r2_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.111    16.740    wave/memory_reg_r2_576_639_0_2_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.864 r  wave/VGA_RED[3]_i_6716/O
                         net (fo=1, routed)           0.000    16.864    wave/VGA_RED[3]_i_6716_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    17.076 r  wave/VGA_RED_reg[3]_i_4936/O
                         net (fo=1, routed)           0.811    17.887    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_46
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.299    18.186 r  vga/VGA_CONTROL/VGA_RED[3]_i_2806/O
                         net (fo=13, routed)          1.016    19.202    vga/VGA_CONTROL/VGA_RED[3]_i_2806_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.326 r  vga/VGA_CONTROL/VGA_RED[3]_i_1700/O
                         net (fo=24, routed)          0.461    19.787    vga/VGA_CONTROL/VGA_RED[3]_i_1700_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124    19.911 r  vga/VGA_CONTROL/VGA_RED[3]_i_4914/O
                         net (fo=1, routed)           0.000    19.911    vga/VGA_CONTROL/VGA_RED[3]_i_4914_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.312 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790/CO[3]
                         net (fo=1, routed)           0.000    20.312    vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.646 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1697/O[1]
                         net (fo=1, routed)           0.470    21.116    vga/VGA_CONTROL/wave/VGA_Red_waveform7[13]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    21.820 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    21.820    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.934    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.268 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1165/O[1]
                         net (fo=1, routed)           0.566    22.834    vga/VGA_CONTROL_n_814
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.303    23.137 r  vga/VGA_RED[3]_i_892/O
                         net (fo=1, routed)           0.000    23.137    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_72[1]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.687 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    23.687    vga/VGA_CONTROL/VGA_RED_reg[3]_i_663_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.801 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_449/CO[3]
                         net (fo=1, routed)           0.737    24.537    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.661 f  vga/VGA_CONTROL/VGA_RED[3]_i_215/O
                         net (fo=1, routed)           0.154    24.815    vga/VGA_CONTROL/VGA_RED[3]_i_215_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.124    24.939 f  vga/VGA_CONTROL/VGA_RED[3]_i_82/O
                         net (fo=1, routed)           0.302    25.242    vga/VGA_CONTROL/VGA_RED[3]_i_82_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124    25.366 r  vga/VGA_CONTROL/VGA_RED[3]_i_30/O
                         net (fo=6, routed)           0.448    25.814    mode_s/v_cntr_reg_reg[11]_1
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.124    25.938 r  mode_s/VGA_BLUE[2]_i_4/O
                         net (fo=4, routed)           0.434    26.372    dbg/nyan/waveform_reg[6]_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.124    26.496 r  dbg/nyan/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    26.496    vga/waveform_reg[6]_0
    SLICE_X35Y32         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.436    14.037    vga/CLK_VGA
    SLICE_X35Y32         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.260    14.297    
                         clock uncertainty           -0.072    14.224    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.029    14.253    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                         -26.496    
  -------------------------------------------------------------------
                         slack                                -12.243    

Slack (VIOLATED) :        -12.173ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.282ns  (logic 9.166ns (43.070%)  route 12.116ns (56.930%))
  Logic Levels:           32  (CARRY4=13 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=8 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1177, routed)        0.894     6.426    vga/VGA_CONTROL/out[3]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.550 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=6, routed)           0.354     6.904    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.028 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.643     7.671    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.795 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.795    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.345    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.732     9.411    vga_n_790
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     9.714 r  memory_reg_r2_0_63_0_2_i_56/O
                         net (fo=1, routed)           0.000     9.714    memory_reg_r2_0_63_0_2_i_56_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.354 r  memory_reg_r2_0_63_0_2_i_26/O[3]
                         net (fo=3, routed)           0.730    11.084    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_1[3]
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.306    11.390 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    11.390    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.940 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.949    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.220 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=6, routed)           0.511    12.731    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.373    13.104 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15/O
                         net (fo=3, routed)           0.603    13.707    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I1_O)        0.124    13.831 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000    13.831    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.058 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.269    15.327    wave/memory_reg_r2_576_639_0_2/ADDRA5
    SLICE_X42Y11         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.630 r  wave/memory_reg_r2_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.111    16.740    wave/memory_reg_r2_576_639_0_2_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.864 r  wave/VGA_RED[3]_i_6716/O
                         net (fo=1, routed)           0.000    16.864    wave/VGA_RED[3]_i_6716_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    17.076 r  wave/VGA_RED_reg[3]_i_4936/O
                         net (fo=1, routed)           0.811    17.887    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_46
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.299    18.186 r  vga/VGA_CONTROL/VGA_RED[3]_i_2806/O
                         net (fo=13, routed)          1.016    19.202    vga/VGA_CONTROL/VGA_RED[3]_i_2806_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.326 r  vga/VGA_CONTROL/VGA_RED[3]_i_1700/O
                         net (fo=24, routed)          0.461    19.787    vga/VGA_CONTROL/VGA_RED[3]_i_1700_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124    19.911 r  vga/VGA_CONTROL/VGA_RED[3]_i_4914/O
                         net (fo=1, routed)           0.000    19.911    vga/VGA_CONTROL/VGA_RED[3]_i_4914_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.312 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790/CO[3]
                         net (fo=1, routed)           0.000    20.312    vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.646 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1697/O[1]
                         net (fo=1, routed)           0.470    21.116    vga/VGA_CONTROL/wave/VGA_Red_waveform7[13]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    21.820 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    21.820    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.934    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.268 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1165/O[1]
                         net (fo=1, routed)           0.566    22.834    vga/VGA_CONTROL_n_814
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.303    23.137 r  vga/VGA_RED[3]_i_892/O
                         net (fo=1, routed)           0.000    23.137    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_72[1]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.687 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    23.687    vga/VGA_CONTROL/VGA_RED_reg[3]_i_663_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.801 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_449/CO[3]
                         net (fo=1, routed)           0.737    24.537    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.661 f  vga/VGA_CONTROL/VGA_RED[3]_i_215/O
                         net (fo=1, routed)           0.154    24.815    vga/VGA_CONTROL/VGA_RED[3]_i_215_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.124    24.939 f  vga/VGA_CONTROL/VGA_RED[3]_i_82/O
                         net (fo=1, routed)           0.302    25.242    vga/VGA_CONTROL/VGA_RED[3]_i_82_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124    25.366 r  vga/VGA_CONTROL/VGA_RED[3]_i_30/O
                         net (fo=6, routed)           0.323    25.689    mode_s/v_cntr_reg_reg[11]_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124    25.813 r  mode_s/VGA_RED[2]_i_4/O
                         net (fo=2, routed)           0.420    26.233    mode_s/VGA_RED_reg[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124    26.357 r  mode_s/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    26.357    vga/waveform_reg[10]_1
    SLICE_X39Y32         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.437    14.038    vga/CLK_VGA
    SLICE_X39Y32         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.188    14.226    
                         clock uncertainty           -0.072    14.153    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)        0.031    14.184    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -26.357    
  -------------------------------------------------------------------
                         slack                                -12.173    

Slack (VIOLATED) :        -12.140ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.248ns  (logic 9.166ns (43.139%)  route 12.082ns (56.861%))
  Logic Levels:           32  (CARRY4=13 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=8 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1177, routed)        0.894     6.426    vga/VGA_CONTROL/out[3]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.550 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=6, routed)           0.354     6.904    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.028 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.643     7.671    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.795 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.795    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.345    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.732     9.411    vga_n_790
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     9.714 r  memory_reg_r2_0_63_0_2_i_56/O
                         net (fo=1, routed)           0.000     9.714    memory_reg_r2_0_63_0_2_i_56_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.354 r  memory_reg_r2_0_63_0_2_i_26/O[3]
                         net (fo=3, routed)           0.730    11.084    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_1[3]
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.306    11.390 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    11.390    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_67_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.940 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.949    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.220 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=6, routed)           0.511    12.731    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.373    13.104 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15/O
                         net (fo=3, routed)           0.603    13.707    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_15_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I1_O)        0.124    13.831 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000    13.831    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_8_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.058 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.269    15.327    wave/memory_reg_r2_576_639_0_2/ADDRA5
    SLICE_X42Y11         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.630 r  wave/memory_reg_r2_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.111    16.740    wave/memory_reg_r2_576_639_0_2_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.864 r  wave/VGA_RED[3]_i_6716/O
                         net (fo=1, routed)           0.000    16.864    wave/VGA_RED[3]_i_6716_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    17.076 r  wave/VGA_RED_reg[3]_i_4936/O
                         net (fo=1, routed)           0.811    17.887    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_46
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.299    18.186 r  vga/VGA_CONTROL/VGA_RED[3]_i_2806/O
                         net (fo=13, routed)          1.016    19.202    vga/VGA_CONTROL/VGA_RED[3]_i_2806_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.326 r  vga/VGA_CONTROL/VGA_RED[3]_i_1700/O
                         net (fo=24, routed)          0.461    19.787    vga/VGA_CONTROL/VGA_RED[3]_i_1700_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124    19.911 r  vga/VGA_CONTROL/VGA_RED[3]_i_4914/O
                         net (fo=1, routed)           0.000    19.911    vga/VGA_CONTROL/VGA_RED[3]_i_4914_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.312 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790/CO[3]
                         net (fo=1, routed)           0.000    20.312    vga/VGA_CONTROL/VGA_RED_reg[3]_i_2790_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.646 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1697/O[1]
                         net (fo=1, routed)           0.470    21.116    vga/VGA_CONTROL/wave/VGA_Red_waveform7[13]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    21.820 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    21.820    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1689_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.934    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1166_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.268 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1165/O[1]
                         net (fo=1, routed)           0.566    22.834    vga/VGA_CONTROL_n_814
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.303    23.137 r  vga/VGA_RED[3]_i_892/O
                         net (fo=1, routed)           0.000    23.137    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_72[1]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.687 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    23.687    vga/VGA_CONTROL/VGA_RED_reg[3]_i_663_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.801 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_449/CO[3]
                         net (fo=1, routed)           0.737    24.537    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.661 f  vga/VGA_CONTROL/VGA_RED[3]_i_215/O
                         net (fo=1, routed)           0.154    24.815    vga/VGA_CONTROL/VGA_RED[3]_i_215_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.124    24.939 f  vga/VGA_CONTROL/VGA_RED[3]_i_82/O
                         net (fo=1, routed)           0.302    25.242    vga/VGA_CONTROL/VGA_RED[3]_i_82_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124    25.366 r  vga/VGA_CONTROL/VGA_RED[3]_i_30/O
                         net (fo=6, routed)           0.434    25.800    mode_s/v_cntr_reg_reg[11]_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124    25.924 r  mode_s/VGA_BLUE[1]_i_4/O
                         net (fo=2, routed)           0.275    26.199    dbg/nyan/waveform_reg[5]_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.323 r  dbg/nyan/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    26.323    vga/waveform_reg[5]
    SLICE_X37Y31         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.435    14.036    vga/CLK_VGA
    SLICE_X37Y31         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.188    14.224    
                         clock uncertainty           -0.072    14.151    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.031    14.182    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -26.323    
  -------------------------------------------------------------------
                         slack                                -12.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.884%)  route 0.160ns (53.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.586     1.469    vga/VGA_CONTROL/CLK_VGA
    SLICE_X7Y31          FDRE                                         r  vga/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  vga/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.160     1.770    vga/v_sync_reg
    SLICE_X4Y30          FDRE                                         r  vga/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.854     1.981    vga/CLK_VGA
    SLICE_X4Y30          FDRE                                         r  vga/VGA_VS_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.070     1.552    vga/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.249ns (63.045%)  route 0.146ns (36.955%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.554     1.437    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y28         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=155, routed)         0.146     1.724    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[11]
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X45Y28         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.822     1.949    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y28         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.105     1.542    vga/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.249ns (62.808%)  route 0.147ns (37.192%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.554     1.437    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=136, routed)         0.147     1.726    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[7]
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X45Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.821     1.948    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X45Y27         FDRE (Hold_fdre_C_D)         0.105     1.542    vga/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.252ns (62.907%)  route 0.149ns (37.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.554     1.437    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y28         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=152, routed)         0.149     1.727    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[10]
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X45Y28         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.822     1.949    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y28         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.105     1.542    vga/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.252ns (62.559%)  route 0.151ns (37.441%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.554     1.437    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=130, routed)         0.151     1.729    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[6]
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X45Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.821     1.948    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X45Y27         FDRE (Hold_fdre_C_D)         0.105     1.542    vga/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.810%)  route 0.160ns (39.190%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.552     1.435    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=138, routed)         0.160     1.737    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[3]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.845    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.819     1.946    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.105     1.540    vga/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (62.054%)  route 0.157ns (37.946%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.554     1.437    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y28         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=137, routed)         0.157     1.735    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[8]
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X45Y28         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.822     1.949    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y28         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.105     1.542    vga/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.252ns (60.608%)  route 0.164ns (39.392%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.552     1.435    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=139, routed)         0.164     1.740    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[2]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.851    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.819     1.946    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.105     1.540    vga/VGA_CONTROL/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.252ns (57.431%)  route 0.187ns (42.569%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.558     1.441    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y33         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  vga/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=103, routed)         0.187     1.769    vga/VGA_CONTROL/out[10]
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.880    vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X32Y33         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.825     1.952    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y33         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.102     1.543    vga/VGA_CONTROL/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.715%)  route 0.192ns (43.285%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.554     1.437    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=136, routed)         0.192     1.770    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[5]
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.880 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.880    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_6
    SLICE_X45Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.821     1.948    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X45Y27         FDRE (Hold_fdre_C_D)         0.105     1.542    vga/VGA_CONTROL/v_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    vga/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X12Y28     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X57Y60     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_5/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X55Y50     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_6/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y59      vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_7/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X47Y15     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_8/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y16     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__11/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X33Y25     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__11_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X49Y31     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__11_replica_1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y25     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__11_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y70     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__13/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y70     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__14/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y70     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__31/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y70     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y39     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__18_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y40      vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__21_replica_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y70     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y24     vga/VGA_CONTROL/h_cntr_reg_reg[5]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y24     vga/VGA_CONTROL/h_cntr_reg_reg[6]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y60     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y60     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y59      vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y15     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_8/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y15     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_8/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y16     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y31     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__11_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y36     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__11_replica_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y33     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__12/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y77     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__15/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    vga/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :          581  Failing Endpoints,  Worst Slack       -6.061ns,  Total Violation    -2303.159ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.061ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.641ns  (logic 0.580ns (10.282%)  route 5.061ns (89.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 134.836 - 130.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 134.700 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.549   134.700    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   135.156 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=149, routed)         2.556   137.712    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X11Y45         LUT3 (Prop_lut3_I1_O)        0.124   137.836 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__2/O
                         net (fo=14, routed)          2.504   140.341    dbg/fill2/c/U1/ADDR[5]
    RAMB18_X2Y3          RAMB18E1                                     r  dbg/fill2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.495   134.836    dbg/fill2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y3          RAMB18E1                                     r  dbg/fill2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.016    
                         clock uncertainty           -0.170   134.846    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   134.280    dbg/fill2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.280    
                         arrival time                        -140.341    
  -------------------------------------------------------------------
                         slack                                 -6.061    

Slack (VIOLATED) :        -6.007ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/char2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.371ns  (logic 0.608ns (11.321%)  route 4.763ns (88.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 134.822 - 130.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 134.700 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.549   134.700    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   135.156 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=139, routed)         3.256   138.412    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[2]
    SLICE_X31Y50         LUT4 (Prop_lut4_I1_O)        0.152   138.564 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__14/O
                         net (fo=2, routed)           1.506   140.071    dbg/char2/c/U1/ADDR[6]
    RAMB18_X0Y11         RAMB18E1                                     r  dbg/char2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.481   134.822    dbg/char2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  dbg/char2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.002    
                         clock uncertainty           -0.170   134.832    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   134.064    dbg/char2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.064    
                         arrival time                        -140.071    
  -------------------------------------------------------------------
                         slack                                 -6.007    

Slack (VIOLATED) :        -6.004ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freqcs3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.570ns  (logic 0.580ns (10.413%)  route 4.990ns (89.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 134.822 - 130.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 134.700 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.549   134.700    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   135.156 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=149, routed)         2.583   137.739    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X10Y51         LUT4 (Prop_lut4_I3_O)        0.124   137.863 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1/O
                         net (fo=8, routed)           2.407   140.270    dbg/freqcs3/c/U1/ADDR[6]
    RAMB18_X2Y8          RAMB18E1                                     r  dbg/freqcs3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.481   134.822    dbg/freqcs3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  dbg/freqcs3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.002    
                         clock uncertainty           -0.170   134.832    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   134.266    dbg/freqcs3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.266    
                         arrival time                        -140.270    
  -------------------------------------------------------------------
                         slack                                 -6.004    

Slack (VIOLATED) :        -5.974ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.551ns  (logic 0.580ns (10.450%)  route 4.971ns (89.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 134.833 - 130.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 134.700 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.549   134.700    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   135.156 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=138, routed)         2.555   137.711    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[3]
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.124   137.835 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__2/O
                         net (fo=14, routed)          2.415   140.250    dbg/ehar2/c/U1/ADDR[6]
    RAMB18_X0Y2          RAMB18E1                                     r  dbg/ehar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.492   134.833    dbg/ehar2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dbg/ehar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.013    
                         clock uncertainty           -0.170   134.843    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   134.277    dbg/ehar2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.277    
                         arrival time                        -140.250    
  -------------------------------------------------------------------
                         slack                                 -5.974    

Slack (VIOLATED) :        -5.805ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freqc2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.159ns  (logic 0.606ns (11.746%)  route 4.553ns (88.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 134.812 - 130.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 134.700 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.549   134.700    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   135.156 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=138, routed)         2.230   137.386    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[3]
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.150   137.536 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__18/O
                         net (fo=13, routed)          2.323   139.859    dbg/freqc2/c/U1/ADDR[6]
    RAMB18_X1Y30         RAMB18E1                                     r  dbg/freqc2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.471   134.812    dbg/freqc2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  dbg/freqc2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   134.992    
                         clock uncertainty           -0.170   134.822    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   134.054    dbg/freqc2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.054    
                         arrival time                        -139.859    
  -------------------------------------------------------------------
                         slack                                 -5.805    

Slack (VIOLATED) :        -5.795ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.366ns  (logic 0.580ns (10.808%)  route 4.786ns (89.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 134.827 - 130.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 134.700 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.549   134.700    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   135.156 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=149, routed)         2.556   137.712    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X11Y45         LUT3 (Prop_lut3_I1_O)        0.124   137.836 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__2/O
                         net (fo=14, routed)          2.230   140.066    dbg/fill4/c/U1/ADDR[5]
    RAMB18_X2Y6          RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.486   134.827    dbg/fill4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.007    
                         clock uncertainty           -0.170   134.837    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   134.271    dbg/fill4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.271    
                         arrival time                        -140.066    
  -------------------------------------------------------------------
                         slack                                 -5.795    

Slack (VIOLATED) :        -5.795ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freq4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.366ns  (logic 0.580ns (10.808%)  route 4.786ns (89.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 134.827 - 130.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 134.700 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.549   134.700    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   135.156 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=149, routed)         2.556   137.712    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X11Y45         LUT3 (Prop_lut3_I1_O)        0.124   137.836 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__2/O
                         net (fo=14, routed)          2.230   140.066    dbg/freq4/c/U1/ADDR[5]
    RAMB18_X2Y7          RAMB18E1                                     r  dbg/freq4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.486   134.827    dbg/freq4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y7          RAMB18E1                                     r  dbg/freq4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.007    
                         clock uncertainty           -0.170   134.837    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   134.271    dbg/freq4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.271    
                         arrival time                        -140.066    
  -------------------------------------------------------------------
                         slack                                 -5.795    

Slack (VIOLATED) :        -5.780ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.354ns  (logic 0.580ns (10.833%)  route 4.774ns (89.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 134.830 - 130.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 134.700 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.549   134.700    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   135.156 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=138, routed)         2.555   137.711    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[3]
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.124   137.835 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__2/O
                         net (fo=14, routed)          2.219   140.054    dbg/fill3/c/U1/ADDR[6]
    RAMB18_X1Y5          RAMB18E1                                     r  dbg/fill3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.489   134.830    dbg/fill3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y5          RAMB18E1                                     r  dbg/fill3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.010    
                         clock uncertainty           -0.170   134.840    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   134.274    dbg/fill3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.274    
                         arrival time                        -140.054    
  -------------------------------------------------------------------
                         slack                                 -5.780    

Slack (VIOLATED) :        -5.766ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar10/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.133ns  (logic 0.606ns (11.806%)  route 4.527ns (88.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 134.825 - 130.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 134.700 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.549   134.700    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   135.156 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=138, routed)         2.435   137.591    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[3]
    SLICE_X7Y43          LUT2 (Prop_lut2_I0_O)        0.150   137.741 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__17/O
                         net (fo=15, routed)          2.092   139.833    dbg/ahar10/c/U1/ADDR[6]
    RAMB18_X2Y10         RAMB18E1                                     r  dbg/ahar10/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.484   134.825    dbg/ahar10/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y10         RAMB18E1                                     r  dbg/ahar10/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.005    
                         clock uncertainty           -0.170   134.835    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   134.067    dbg/ahar10/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.067    
                         arrival time                        -139.833    
  -------------------------------------------------------------------
                         slack                                 -5.766    

Slack (VIOLATED) :        -5.750ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/char1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.115ns  (logic 0.608ns (11.887%)  route 4.507ns (88.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 134.823 - 130.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 134.700 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.549   134.700    vga/VGA_CONTROL/CLK_VGA
    SLICE_X45Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   135.156 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=139, routed)         3.256   138.412    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[2]
    SLICE_X31Y50         LUT4 (Prop_lut4_I1_O)        0.152   138.564 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__14/O
                         net (fo=2, routed)           1.251   139.815    dbg/char1/c/U1/ADDR[6]
    RAMB18_X1Y22         RAMB18E1                                     r  dbg/char1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.482   134.823    dbg/char1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  dbg/char1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.003    
                         clock uncertainty           -0.170   134.833    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   134.065    dbg/char1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.065    
                         arrival time                        -139.815    
  -------------------------------------------------------------------
                         slack                                 -5.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/meow3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.164ns (23.607%)  route 0.531ns (76.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.562     1.445    vga/VGA_CONTROL/CLK_VGA
    SLICE_X54Y34         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_6/Q
                         net (fo=3, routed)           0.531     2.140    dbg/meow3/c/U1/ADDR[0]_repN_6_alias
    RAMB18_X2Y25         RAMB18E1                                     r  dbg/meow3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.872     2.000    dbg/meow3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y25         RAMB18E1                                     r  dbg/meow3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.756    
                         clock uncertainty            0.170     1.925    
    RAMB18_X2Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.108    dbg/meow3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.102%)  route 0.546ns (76.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.556     1.439    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y28          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_4/Q
                         net (fo=4, routed)           0.546     2.149    dbg/ehar2/c/U1/ADDR[0]_repN_4_alias
    RAMB18_X0Y2          RAMB18E1                                     r  dbg/ehar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.877     2.005    dbg/ehar2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dbg/ehar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.761    
                         clock uncertainty            0.170     1.930    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.113    dbg/ehar2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freqc1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.543%)  route 0.580ns (80.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X57Y60         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_5/Q
                         net (fo=1, routed)           0.580     2.169    dbg/freqc1/c/U1/VGA_RED_reg[0]_2_repN_5_alias
    RAMB18_X2Y24         RAMB18E1                                     r  dbg/freqc1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.872     2.000    dbg/freqc1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y24         RAMB18E1                                     r  dbg/freqc1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.756    
                         clock uncertainty            0.170     1.925    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.108    dbg/freqc1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/vol2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.141ns (19.431%)  route 0.585ns (80.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.563     1.446    vga/VGA_CONTROL/CLK_VGA
    SLICE_X9Y59          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_7/Q
                         net (fo=1, routed)           0.585     2.172    dbg/vol2/c/U1/VGA_RED_reg[0]_2_repN_7_alias
    RAMB18_X0Y25         RAMB18E1                                     r  dbg/vol2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.871     1.999    dbg/vol2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  dbg/vol2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.755    
                         clock uncertainty            0.170     1.924    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.107    dbg/vol2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__20_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normal3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.164ns (22.291%)  route 0.572ns (77.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X12Y55         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__20_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__20_replica_3/Q
                         net (fo=2, routed)           0.572     2.183    dbg/normal3/c/U1/DI[2]_repN_3_alias
    RAMB18_X0Y22         RAMB18E1                                     r  dbg/normal3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.875     2.003    dbg/normal3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  dbg/normal3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.759    
                         clock uncertainty            0.170     1.928    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.111    dbg/normal3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__20_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normal4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.164ns (22.291%)  route 0.572ns (77.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X12Y55         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__20_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__20_replica_3/Q
                         net (fo=2, routed)           0.572     2.183    dbg/normal4/c/U1/DI[2]_repN_3_alias
    RAMB18_X0Y23         RAMB18E1                                     r  dbg/normal4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.875     2.003    dbg/normal4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y23         RAMB18E1                                     r  dbg/normal4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.759    
                         clock uncertainty            0.170     1.928    
    RAMB18_X0Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.111    dbg/normal4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar12/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.164ns (22.276%)  route 0.572ns (77.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.562     1.445    vga/VGA_CONTROL/CLK_VGA
    SLICE_X12Y13         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica/Q
                         net (fo=3, routed)           0.572     2.181    dbg/ahar12/c/U1/VGA_RED_reg[1]_122_repN_alias
    RAMB18_X0Y4          RAMB18E1                                     r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.873     2.001    dbg/ahar12/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.757    
                         clock uncertainty            0.170     1.926    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.109    dbg/ahar12/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__20_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.247%)  route 0.592ns (80.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X57Y15         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__20_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__20_replica_6/Q
                         net (fo=1, routed)           0.592     2.180    dbg/fill4/c/U1/DI[2]_repN_6_alias
    RAMB18_X2Y6          RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.870     1.998    dbg/fill4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.754    
                         clock uncertainty            0.170     1.923    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.106    dbg/fill4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normalc4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.164ns (21.877%)  route 0.586ns (78.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.556     1.439    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y28          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_4/Q
                         net (fo=4, routed)           0.586     2.189    dbg/normalc4/c/U1/ADDR[0]_repN_4_alias
    RAMB18_X0Y24         RAMB18E1                                     r  dbg/normalc4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.871     1.999    dbg/normalc4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  dbg/normalc4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.755    
                         clock uncertainty            0.170     1.924    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.107    dbg/normalc4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freqcs1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.141ns (18.862%)  route 0.607ns (81.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X55Y50         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__10_replica_6/Q
                         net (fo=1, routed)           0.607     2.196    dbg/freqcs1/c/U1/VGA_RED_reg[0]_2_repN_6_alias
    RAMB18_X2Y20         RAMB18E1                                     r  dbg/freqcs1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.877     2.005    dbg/freqcs1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  dbg/freqcs1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.761    
                         clock uncertainty            0.170     1.930    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.113    dbg/freqcs1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack      -10.332ns,  Total Violation     -115.678ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.332ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        10.441ns  (logic 3.537ns (33.875%)  route 6.904ns (66.125%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 125.147 - 120.370 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 125.078 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557   125.078    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  mc/mc/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518   125.596 r  mc/mc/xpos_reg[3]/Q
                         net (fo=16, routed)          0.570   126.166    mc/mc/waveformPrev_reg[2][3]
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525   126.691 r  mc/mc/VGA_RED_reg[3]_i_1229/CO[3]
                         net (fo=1, routed)           0.000   126.691    mc/mc/VGA_RED_reg[3]_i_1229_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.805 r  mc/mc/VGA_RED_reg[3]_i_952/CO[3]
                         net (fo=1, routed)           0.000   126.805    mc/mc/VGA_RED_reg[3]_i_952_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.919 r  mc/mc/VGA_RED_reg[3]_i_710/CO[3]
                         net (fo=1, routed)           0.000   126.919    mc/mc/VGA_RED_reg[3]_i_710_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.190 r  mc/mc/VGA_RED_reg[3]_i_496/CO[0]
                         net (fo=10, routed)          0.671   127.861    mc/mc/VGA_RED_reg[3]_i_496_n_3
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.886   128.747 r  mc/mc/VGA_RED_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000   128.747    mc/mc/VGA_RED_reg[3]_i_495_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.864 f  mc/mc/VGA_RED_reg[3]_i_293/CO[3]
                         net (fo=2, routed)           1.098   129.962    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X15Y38         LUT6 (Prop_lut6_I2_O)        0.124   130.086 r  mc/mc/VGA_RED[3]_i_290/O
                         net (fo=1, routed)           0.403   130.489    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y38         LUT6 (Prop_lut6_I3_O)        0.124   130.613 f  vga/VGA_CONTROL/VGA_RED[3]_i_129/O
                         net (fo=1, routed)           0.902   131.515    vga/VGA_CONTROL/VGA_RED[3]_i_129_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124   131.639 f  vga/VGA_CONTROL/VGA_RED[3]_i_49/O
                         net (fo=5, routed)           0.749   132.388    vga/VGA_CONTROL/VGA_RED[3]_i_49_n_0
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124   132.512 f  vga/VGA_CONTROL/VGA_RED[3]_i_18/O
                         net (fo=3, routed)           0.367   132.879    dbg/nyan/v_cntr_reg_reg[7]_4
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124   133.003 f  dbg/nyan/VGA_RED[2]_i_8/O
                         net (fo=5, routed)           0.604   133.608    dbg/nyan/VGA_RED[2]_i_8_n_0
    SLICE_X33Y33         LUT3 (Prop_lut3_I1_O)        0.124   133.732 r  dbg/nyan/VGA_RED[2]_i_7/O
                         net (fo=3, routed)           0.677   134.408    dbg/nyan/VGA_RED[2]_i_7_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124   134.532 r  dbg/nyan/VGA_BLUE[1]_i_2/O
                         net (fo=1, routed)           0.863   135.396    dbg/nyan/VGA_Blue_grid[1]
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.124   135.520 r  dbg/nyan/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000   135.520    vga/waveform_reg[5]
    SLICE_X37Y31         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.435   125.147    vga/CLK_VGA
    SLICE_X37Y31         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180   125.327    
                         clock uncertainty           -0.170   125.157    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.031   125.188    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                        125.188    
                         arrival time                        -135.520    
  -------------------------------------------------------------------
                         slack                                -10.332    

Slack (VIOLATED) :        -10.157ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        10.266ns  (logic 3.647ns (35.524%)  route 6.619ns (64.476%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 125.146 - 120.370 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 125.078 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557   125.078    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  mc/mc/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518   125.596 r  mc/mc/xpos_reg[3]/Q
                         net (fo=16, routed)          0.570   126.166    mc/mc/waveformPrev_reg[2][3]
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525   126.691 r  mc/mc/VGA_RED_reg[3]_i_1229/CO[3]
                         net (fo=1, routed)           0.000   126.691    mc/mc/VGA_RED_reg[3]_i_1229_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.805 r  mc/mc/VGA_RED_reg[3]_i_952/CO[3]
                         net (fo=1, routed)           0.000   126.805    mc/mc/VGA_RED_reg[3]_i_952_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.919 r  mc/mc/VGA_RED_reg[3]_i_710/CO[3]
                         net (fo=1, routed)           0.000   126.919    mc/mc/VGA_RED_reg[3]_i_710_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.190 r  mc/mc/VGA_RED_reg[3]_i_496/CO[0]
                         net (fo=10, routed)          0.671   127.861    mc/mc/VGA_RED_reg[3]_i_496_n_3
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.886   128.747 r  mc/mc/VGA_RED_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000   128.747    mc/mc/VGA_RED_reg[3]_i_495_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.864 f  mc/mc/VGA_RED_reg[3]_i_293/CO[3]
                         net (fo=2, routed)           1.098   129.962    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X15Y38         LUT6 (Prop_lut6_I2_O)        0.124   130.086 r  mc/mc/VGA_RED[3]_i_290/O
                         net (fo=1, routed)           0.403   130.489    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y38         LUT6 (Prop_lut6_I3_O)        0.124   130.613 f  vga/VGA_CONTROL/VGA_RED[3]_i_129/O
                         net (fo=1, routed)           0.902   131.515    vga/VGA_CONTROL/VGA_RED[3]_i_129_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124   131.639 f  vga/VGA_CONTROL/VGA_RED[3]_i_49/O
                         net (fo=5, routed)           0.602   132.241    vga/VGA_CONTROL/VGA_RED[3]_i_49_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124   132.365 f  vga/VGA_CONTROL/VGA_RED[3]_i_31/O
                         net (fo=8, routed)           0.977   133.342    vga/VGA_CONTROL/VGA_GREEN_reg[2]_0
    SLICE_X33Y34         LUT2 (Prop_lut2_I0_O)        0.150   133.492 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_7/O
                         net (fo=2, routed)           0.819   134.311    dbg/nyan/v_cntr_reg_reg[7]_1
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.332   134.643 r  dbg/nyan/VGA_GREEN[3]_i_2/O
                         net (fo=1, routed)           0.577   135.220    dbg/nyan/VGA_Green_grid[3]
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.124   135.344 r  dbg/nyan/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000   135.344    vga/waveform_reg[7]_0
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.434   125.146    vga/CLK_VGA
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180   125.326    
                         clock uncertainty           -0.170   125.156    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.032   125.188    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                        125.188    
                         arrival time                        -135.344    
  -------------------------------------------------------------------
                         slack                                -10.157    

Slack (VIOLATED) :        -10.070ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        10.183ns  (logic 3.647ns (35.814%)  route 6.536ns (64.186%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 125.150 - 120.370 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 125.078 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557   125.078    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  mc/mc/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518   125.596 r  mc/mc/xpos_reg[3]/Q
                         net (fo=16, routed)          0.570   126.166    mc/mc/waveformPrev_reg[2][3]
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525   126.691 r  mc/mc/VGA_RED_reg[3]_i_1229/CO[3]
                         net (fo=1, routed)           0.000   126.691    mc/mc/VGA_RED_reg[3]_i_1229_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.805 r  mc/mc/VGA_RED_reg[3]_i_952/CO[3]
                         net (fo=1, routed)           0.000   126.805    mc/mc/VGA_RED_reg[3]_i_952_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.919 r  mc/mc/VGA_RED_reg[3]_i_710/CO[3]
                         net (fo=1, routed)           0.000   126.919    mc/mc/VGA_RED_reg[3]_i_710_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.190 r  mc/mc/VGA_RED_reg[3]_i_496/CO[0]
                         net (fo=10, routed)          0.671   127.861    mc/mc/VGA_RED_reg[3]_i_496_n_3
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.886   128.747 r  mc/mc/VGA_RED_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000   128.747    mc/mc/VGA_RED_reg[3]_i_495_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.864 f  mc/mc/VGA_RED_reg[3]_i_293/CO[3]
                         net (fo=2, routed)           1.098   129.962    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X15Y38         LUT6 (Prop_lut6_I2_O)        0.124   130.086 r  mc/mc/VGA_RED[3]_i_290/O
                         net (fo=1, routed)           0.403   130.489    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y38         LUT6 (Prop_lut6_I3_O)        0.124   130.613 f  vga/VGA_CONTROL/VGA_RED[3]_i_129/O
                         net (fo=1, routed)           0.902   131.515    vga/VGA_CONTROL/VGA_RED[3]_i_129_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124   131.639 f  vga/VGA_CONTROL/VGA_RED[3]_i_49/O
                         net (fo=5, routed)           0.602   132.241    vga/VGA_CONTROL/VGA_RED[3]_i_49_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124   132.365 f  vga/VGA_CONTROL/VGA_RED[3]_i_31/O
                         net (fo=8, routed)           0.977   133.342    vga/VGA_CONTROL/VGA_GREEN_reg[2]_0
    SLICE_X33Y34         LUT2 (Prop_lut2_I0_O)        0.150   133.492 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_7/O
                         net (fo=2, routed)           0.880   134.372    vga/VGA_CONTROL/VGA_GREEN_reg[1]
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.332   134.704 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_2/O
                         net (fo=1, routed)           0.433   135.137    mode_s/VGA_Green_grid[1]
    SLICE_X37Y33         LUT6 (Prop_lut6_I2_O)        0.124   135.261 r  mode_s/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000   135.261    vga/waveform_reg[5]_0
    SLICE_X37Y33         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.438   125.150    vga/CLK_VGA
    SLICE_X37Y33         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180   125.330    
                         clock uncertainty           -0.170   125.160    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)        0.032   125.192    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                        125.192    
                         arrival time                        -135.262    
  -------------------------------------------------------------------
                         slack                                -10.070    

Slack (VIOLATED) :        -9.841ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.953ns  (logic 3.537ns (35.537%)  route 6.416ns (64.463%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 125.149 - 120.370 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 125.078 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557   125.078    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  mc/mc/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518   125.596 r  mc/mc/xpos_reg[3]/Q
                         net (fo=16, routed)          0.570   126.166    mc/mc/waveformPrev_reg[2][3]
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525   126.691 r  mc/mc/VGA_RED_reg[3]_i_1229/CO[3]
                         net (fo=1, routed)           0.000   126.691    mc/mc/VGA_RED_reg[3]_i_1229_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.805 r  mc/mc/VGA_RED_reg[3]_i_952/CO[3]
                         net (fo=1, routed)           0.000   126.805    mc/mc/VGA_RED_reg[3]_i_952_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.919 r  mc/mc/VGA_RED_reg[3]_i_710/CO[3]
                         net (fo=1, routed)           0.000   126.919    mc/mc/VGA_RED_reg[3]_i_710_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.190 r  mc/mc/VGA_RED_reg[3]_i_496/CO[0]
                         net (fo=10, routed)          0.671   127.861    mc/mc/VGA_RED_reg[3]_i_496_n_3
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.886   128.747 r  mc/mc/VGA_RED_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000   128.747    mc/mc/VGA_RED_reg[3]_i_495_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.864 f  mc/mc/VGA_RED_reg[3]_i_293/CO[3]
                         net (fo=2, routed)           1.098   129.962    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X15Y38         LUT6 (Prop_lut6_I2_O)        0.124   130.086 r  mc/mc/VGA_RED[3]_i_290/O
                         net (fo=1, routed)           0.403   130.489    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y38         LUT6 (Prop_lut6_I3_O)        0.124   130.613 f  vga/VGA_CONTROL/VGA_RED[3]_i_129/O
                         net (fo=1, routed)           0.902   131.515    vga/VGA_CONTROL/VGA_RED[3]_i_129_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124   131.639 f  vga/VGA_CONTROL/VGA_RED[3]_i_49/O
                         net (fo=5, routed)           0.749   132.388    vga/VGA_CONTROL/VGA_RED[3]_i_49_n_0
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124   132.512 f  vga/VGA_CONTROL/VGA_RED[3]_i_18/O
                         net (fo=3, routed)           0.367   132.879    dbg/nyan/v_cntr_reg_reg[7]_4
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124   133.003 f  dbg/nyan/VGA_RED[2]_i_8/O
                         net (fo=5, routed)           0.666   133.669    dbg/nyan/VGA_RED[2]_i_8_n_0
    SLICE_X33Y34         LUT2 (Prop_lut2_I1_O)        0.124   133.793 f  dbg/nyan/VGA_RED[1]_i_9/O
                         net (fo=2, routed)           0.584   134.377    vga/VGA_CONTROL/histState_reg[2]
    SLICE_X33Y34         LUT6 (Prop_lut6_I5_O)        0.124   134.501 r  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.406   134.907    mode_s/VGA_Red_grid[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124   135.031 r  mode_s/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000   135.031    vga/waveform_reg[9]
    SLICE_X35Y33         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.437   125.149    vga/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.180   125.329    
                         clock uncertainty           -0.170   125.159    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)        0.032   125.191    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                        125.191    
                         arrival time                        -135.031    
  -------------------------------------------------------------------
                         slack                                 -9.841    

Slack (VIOLATED) :        -9.684ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.794ns  (logic 3.537ns (36.114%)  route 6.257ns (63.886%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 125.147 - 120.370 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 125.078 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557   125.078    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  mc/mc/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518   125.596 r  mc/mc/xpos_reg[3]/Q
                         net (fo=16, routed)          0.570   126.166    mc/mc/waveformPrev_reg[2][3]
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525   126.691 r  mc/mc/VGA_RED_reg[3]_i_1229/CO[3]
                         net (fo=1, routed)           0.000   126.691    mc/mc/VGA_RED_reg[3]_i_1229_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.805 r  mc/mc/VGA_RED_reg[3]_i_952/CO[3]
                         net (fo=1, routed)           0.000   126.805    mc/mc/VGA_RED_reg[3]_i_952_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.919 r  mc/mc/VGA_RED_reg[3]_i_710/CO[3]
                         net (fo=1, routed)           0.000   126.919    mc/mc/VGA_RED_reg[3]_i_710_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.190 r  mc/mc/VGA_RED_reg[3]_i_496/CO[0]
                         net (fo=10, routed)          0.671   127.861    mc/mc/VGA_RED_reg[3]_i_496_n_3
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.886   128.747 r  mc/mc/VGA_RED_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000   128.747    mc/mc/VGA_RED_reg[3]_i_495_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.864 f  mc/mc/VGA_RED_reg[3]_i_293/CO[3]
                         net (fo=2, routed)           1.098   129.962    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X15Y38         LUT6 (Prop_lut6_I2_O)        0.124   130.086 r  mc/mc/VGA_RED[3]_i_290/O
                         net (fo=1, routed)           0.403   130.489    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y38         LUT6 (Prop_lut6_I3_O)        0.124   130.613 f  vga/VGA_CONTROL/VGA_RED[3]_i_129/O
                         net (fo=1, routed)           0.902   131.515    vga/VGA_CONTROL/VGA_RED[3]_i_129_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124   131.639 f  vga/VGA_CONTROL/VGA_RED[3]_i_49/O
                         net (fo=5, routed)           0.749   132.388    vga/VGA_CONTROL/VGA_RED[3]_i_49_n_0
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124   132.512 f  vga/VGA_CONTROL/VGA_RED[3]_i_18/O
                         net (fo=3, routed)           0.367   132.879    dbg/nyan/v_cntr_reg_reg[7]_4
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124   133.003 f  dbg/nyan/VGA_RED[2]_i_8/O
                         net (fo=5, routed)           0.604   133.608    dbg/nyan/VGA_RED[2]_i_8_n_0
    SLICE_X33Y33         LUT3 (Prop_lut3_I1_O)        0.124   133.732 r  dbg/nyan/VGA_RED[2]_i_7/O
                         net (fo=3, routed)           0.316   134.048    dbg/nyan/VGA_RED[2]_i_7_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124   134.172 r  dbg/nyan/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.576   134.748    dbg/nyan/VGA_Red_grid[2]
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.124   134.872 r  dbg/nyan/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000   134.872    vga/waveform_reg[10]_0
    SLICE_X36Y31         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.435   125.147    vga/CLK_VGA
    SLICE_X36Y31         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.180   125.327    
                         clock uncertainty           -0.170   125.157    
    SLICE_X36Y31         FDRE (Setup_fdre_C_D)        0.031   125.188    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                        125.188    
                         arrival time                        -134.872    
  -------------------------------------------------------------------
                         slack                                 -9.684    

Slack (VIOLATED) :        -9.659ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.770ns  (logic 3.537ns (36.202%)  route 6.233ns (63.798%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 125.148 - 120.370 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 125.078 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557   125.078    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  mc/mc/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518   125.596 r  mc/mc/xpos_reg[3]/Q
                         net (fo=16, routed)          0.570   126.166    mc/mc/waveformPrev_reg[2][3]
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525   126.691 r  mc/mc/VGA_RED_reg[3]_i_1229/CO[3]
                         net (fo=1, routed)           0.000   126.691    mc/mc/VGA_RED_reg[3]_i_1229_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.805 r  mc/mc/VGA_RED_reg[3]_i_952/CO[3]
                         net (fo=1, routed)           0.000   126.805    mc/mc/VGA_RED_reg[3]_i_952_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.919 r  mc/mc/VGA_RED_reg[3]_i_710/CO[3]
                         net (fo=1, routed)           0.000   126.919    mc/mc/VGA_RED_reg[3]_i_710_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.190 r  mc/mc/VGA_RED_reg[3]_i_496/CO[0]
                         net (fo=10, routed)          0.671   127.861    mc/mc/VGA_RED_reg[3]_i_496_n_3
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.886   128.747 r  mc/mc/VGA_RED_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000   128.747    mc/mc/VGA_RED_reg[3]_i_495_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.864 r  mc/mc/VGA_RED_reg[3]_i_293/CO[3]
                         net (fo=2, routed)           1.098   129.962    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X15Y38         LUT6 (Prop_lut6_I2_O)        0.124   130.086 f  mc/mc/VGA_RED[3]_i_290/O
                         net (fo=1, routed)           0.403   130.489    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y38         LUT6 (Prop_lut6_I3_O)        0.124   130.613 r  vga/VGA_CONTROL/VGA_RED[3]_i_129/O
                         net (fo=1, routed)           0.902   131.515    vga/VGA_CONTROL/VGA_RED[3]_i_129_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124   131.639 r  vga/VGA_CONTROL/VGA_RED[3]_i_49/O
                         net (fo=5, routed)           0.749   132.388    vga/VGA_CONTROL/VGA_RED[3]_i_49_n_0
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124   132.512 r  vga/VGA_CONTROL/VGA_RED[3]_i_18/O
                         net (fo=3, routed)           0.367   132.879    dbg/nyan/v_cntr_reg_reg[7]_4
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124   133.003 r  dbg/nyan/VGA_RED[2]_i_8/O
                         net (fo=5, routed)           0.666   133.669    dbg/nyan/VGA_RED[2]_i_8_n_0
    SLICE_X33Y34         LUT2 (Prop_lut2_I1_O)        0.124   133.793 r  dbg/nyan/VGA_RED[1]_i_9/O
                         net (fo=2, routed)           0.491   134.285    dbg/nyan/VGA_BLUE_reg[2]_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124   134.409 r  dbg/nyan/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.316   134.724    dbg/nyan/VGA_Blue_grid[2]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124   134.848 r  dbg/nyan/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000   134.848    vga/waveform_reg[6]
    SLICE_X35Y32         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.436   125.148    vga/CLK_VGA
    SLICE_X35Y32         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180   125.328    
                         clock uncertainty           -0.170   125.158    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.032   125.190    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                        125.190    
                         arrival time                        -134.849    
  -------------------------------------------------------------------
                         slack                                 -9.659    

Slack (VIOLATED) :        -9.474ns  (required time - arrival time)
  Source:                 dbg/ghar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.541ns  (logic 3.645ns (38.204%)  route 5.896ns (61.796%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 125.146 - 120.370 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 125.120 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.599   125.120    dbg/ghar1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  dbg/ghar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.574 r  dbg/ghar1/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           0.966   128.540    vga/VGA_CONTROL/v_cntr_reg_reg[0]_8[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I4_O)        0.124   128.664 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_126/O
                         net (fo=1, routed)           0.802   129.466    vga/VGA_CONTROL/VGA_GREEN[3]_i_126_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124   129.590 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_99/O
                         net (fo=1, routed)           0.822   130.412    dbg/ghar1/g1
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124   130.536 r  dbg/ghar1/VGA_GREEN[3]_i_45/O
                         net (fo=1, routed)           0.485   131.021    dbg/ghar1/VGA_GREEN[3]_i_45_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I2_O)        0.124   131.145 r  dbg/ghar1/VGA_GREEN[3]_i_22/O
                         net (fo=2, routed)           0.632   131.777    vga/VGA_CONTROL/v_cntr_reg_reg[11]_1
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.124   131.901 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_13/O
                         net (fo=3, routed)           0.445   132.345    vga/VGA_CONTROL/VGA_GREEN_reg[0]
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.120   132.465 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_5/O
                         net (fo=1, routed)           1.173   133.638    vga/VGA_CONTROL/VGA_GREEN[0]_i_5_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.327   133.965 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.572   134.537    mode_s/VGA_Green_grid[0]
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.124   134.661 r  mode_s/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000   134.661    vga/waveform_reg[6]_2
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.434   125.146    vga/CLK_VGA
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180   125.326    
                         clock uncertainty           -0.170   125.156    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.031   125.187    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                        125.187    
                         arrival time                        -134.661    
  -------------------------------------------------------------------
                         slack                                 -9.474    

Slack (VIOLATED) :        -9.455ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.563ns  (logic 3.537ns (36.985%)  route 6.026ns (63.015%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 125.148 - 120.370 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 125.078 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557   125.078    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  mc/mc/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518   125.596 r  mc/mc/xpos_reg[3]/Q
                         net (fo=16, routed)          0.570   126.166    mc/mc/waveformPrev_reg[2][3]
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525   126.691 r  mc/mc/VGA_RED_reg[3]_i_1229/CO[3]
                         net (fo=1, routed)           0.000   126.691    mc/mc/VGA_RED_reg[3]_i_1229_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.805 r  mc/mc/VGA_RED_reg[3]_i_952/CO[3]
                         net (fo=1, routed)           0.000   126.805    mc/mc/VGA_RED_reg[3]_i_952_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.919 r  mc/mc/VGA_RED_reg[3]_i_710/CO[3]
                         net (fo=1, routed)           0.000   126.919    mc/mc/VGA_RED_reg[3]_i_710_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.190 r  mc/mc/VGA_RED_reg[3]_i_496/CO[0]
                         net (fo=10, routed)          0.671   127.861    mc/mc/VGA_RED_reg[3]_i_496_n_3
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.886   128.747 r  mc/mc/VGA_RED_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000   128.747    mc/mc/VGA_RED_reg[3]_i_495_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.864 f  mc/mc/VGA_RED_reg[3]_i_293/CO[3]
                         net (fo=2, routed)           1.098   129.962    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X15Y38         LUT6 (Prop_lut6_I2_O)        0.124   130.086 r  mc/mc/VGA_RED[3]_i_290/O
                         net (fo=1, routed)           0.403   130.489    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y38         LUT6 (Prop_lut6_I3_O)        0.124   130.613 f  vga/VGA_CONTROL/VGA_RED[3]_i_129/O
                         net (fo=1, routed)           0.902   131.515    vga/VGA_CONTROL/VGA_RED[3]_i_129_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124   131.639 f  vga/VGA_CONTROL/VGA_RED[3]_i_49/O
                         net (fo=5, routed)           0.749   132.388    vga/VGA_CONTROL/VGA_RED[3]_i_49_n_0
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124   132.512 f  vga/VGA_CONTROL/VGA_RED[3]_i_18/O
                         net (fo=3, routed)           0.367   132.879    dbg/nyan/v_cntr_reg_reg[7]_4
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124   133.003 f  dbg/nyan/VGA_RED[2]_i_8/O
                         net (fo=5, routed)           0.604   133.608    dbg/nyan/VGA_RED[2]_i_8_n_0
    SLICE_X33Y33         LUT3 (Prop_lut3_I1_O)        0.124   133.732 r  dbg/nyan/VGA_RED[2]_i_7/O
                         net (fo=3, routed)           0.319   134.051    dbg/nyan/VGA_RED[2]_i_7_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.124   134.175 r  dbg/nyan/VGA_BLUE[0]_i_2/O
                         net (fo=1, routed)           0.343   134.518    dbg/nyan/VGA_Blue_grid[0]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124   134.642 r  dbg/nyan/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000   134.642    vga/waveform_reg[6]_0
    SLICE_X35Y32         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.436   125.148    vga/CLK_VGA
    SLICE_X35Y32         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180   125.328    
                         clock uncertainty           -0.170   125.158    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.029   125.187    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                        125.187    
                         arrival time                        -134.642    
  -------------------------------------------------------------------
                         slack                                 -9.455    

Slack (VIOLATED) :        -9.359ns  (required time - arrival time)
  Source:                 dbg/ghar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.425ns  (logic 3.446ns (36.561%)  route 5.979ns (63.439%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 125.146 - 120.370 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 125.120 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.599   125.120    dbg/ghar1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  dbg/ghar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.574 r  dbg/ghar1/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           0.966   128.540    vga/VGA_CONTROL/v_cntr_reg_reg[0]_8[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I4_O)        0.124   128.664 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_126/O
                         net (fo=1, routed)           0.802   129.466    vga/VGA_CONTROL/VGA_GREEN[3]_i_126_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124   129.590 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_99/O
                         net (fo=1, routed)           0.822   130.412    dbg/ghar1/g1
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124   130.536 r  dbg/ghar1/VGA_GREEN[3]_i_45/O
                         net (fo=1, routed)           0.485   131.021    dbg/ghar1/VGA_GREEN[3]_i_45_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I2_O)        0.124   131.145 r  dbg/ghar1/VGA_GREEN[3]_i_22/O
                         net (fo=2, routed)           0.632   131.777    vga/VGA_CONTROL/v_cntr_reg_reg[11]_1
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.124   131.901 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_13/O
                         net (fo=3, routed)           1.174   133.075    dbg/nyan/h_cntr_reg_reg[4]_rep__3
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.124   133.199 f  dbg/nyan/VGA_GREEN[2]_i_6/O
                         net (fo=1, routed)           0.665   133.864    vga/VGA_CONTROL/h_cntr_reg_reg[4]_rep__3_1
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.124   133.988 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.434   134.422    mode_s/VGA_Green_grid[2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.124   134.546 r  mode_s/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000   134.546    vga/waveform_reg[6]_1
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.434   125.146    vga/CLK_VGA
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180   125.326    
                         clock uncertainty           -0.170   125.156    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.031   125.187    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                        125.187    
                         arrival time                        -134.546    
  -------------------------------------------------------------------
                         slack                                 -9.359    

Slack (VIOLATED) :        -9.342ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.453ns  (logic 3.537ns (37.415%)  route 5.916ns (62.585%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 125.149 - 120.370 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 125.078 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.557   125.078    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  mc/mc/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518   125.596 r  mc/mc/xpos_reg[3]/Q
                         net (fo=16, routed)          0.570   126.166    mc/mc/waveformPrev_reg[2][3]
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525   126.691 r  mc/mc/VGA_RED_reg[3]_i_1229/CO[3]
                         net (fo=1, routed)           0.000   126.691    mc/mc/VGA_RED_reg[3]_i_1229_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.805 r  mc/mc/VGA_RED_reg[3]_i_952/CO[3]
                         net (fo=1, routed)           0.000   126.805    mc/mc/VGA_RED_reg[3]_i_952_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.919 r  mc/mc/VGA_RED_reg[3]_i_710/CO[3]
                         net (fo=1, routed)           0.000   126.919    mc/mc/VGA_RED_reg[3]_i_710_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.190 r  mc/mc/VGA_RED_reg[3]_i_496/CO[0]
                         net (fo=10, routed)          0.671   127.861    mc/mc/VGA_RED_reg[3]_i_496_n_3
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.886   128.747 r  mc/mc/VGA_RED_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000   128.747    mc/mc/VGA_RED_reg[3]_i_495_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.864 f  mc/mc/VGA_RED_reg[3]_i_293/CO[3]
                         net (fo=2, routed)           1.098   129.962    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X15Y38         LUT6 (Prop_lut6_I2_O)        0.124   130.086 r  mc/mc/VGA_RED[3]_i_290/O
                         net (fo=1, routed)           0.403   130.489    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y38         LUT6 (Prop_lut6_I3_O)        0.124   130.613 f  vga/VGA_CONTROL/VGA_RED[3]_i_129/O
                         net (fo=1, routed)           0.902   131.515    vga/VGA_CONTROL/VGA_RED[3]_i_129_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124   131.639 f  vga/VGA_CONTROL/VGA_RED[3]_i_49/O
                         net (fo=5, routed)           0.749   132.388    vga/VGA_CONTROL/VGA_RED[3]_i_49_n_0
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124   132.512 f  vga/VGA_CONTROL/VGA_RED[3]_i_18/O
                         net (fo=3, routed)           0.367   132.879    dbg/nyan/v_cntr_reg_reg[7]_4
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124   133.003 f  dbg/nyan/VGA_RED[2]_i_8/O
                         net (fo=5, routed)           0.384   133.387    dbg/nyan/VGA_RED[2]_i_8_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I3_O)        0.124   133.511 f  dbg/nyan/VGA_RED[0]_i_6/O
                         net (fo=2, routed)           0.299   133.810    vga/VGA_CONTROL/clrState_reg[0]_1
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124   133.934 r  vga/VGA_CONTROL/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.473   134.408    mode_s/VGA_Red_grid[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.124   134.532 r  mode_s/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000   134.532    vga/waveform_reg[10]_1
    SLICE_X39Y32         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         1.437   125.149    vga/CLK_VGA
    SLICE_X39Y32         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.180   125.329    
                         clock uncertainty           -0.170   125.159    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)        0.031   125.190    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                        125.190    
                         arrival time                        -134.532    
  -------------------------------------------------------------------
                         slack                                 -9.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.299ns (25.136%)  route 0.891ns (74.864%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  mc/mc/left_reg/Q
                         net (fo=11, routed)          0.536     2.148    vga/VGA_CONTROL/left
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.193 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_5/O
                         net (fo=6, routed)           0.244     2.437    dbg/nyan/left_reg
    SLICE_X35Y33         LUT5 (Prop_lut5_I0_O)        0.045     2.482 r  dbg/nyan/VGA_BLUE[0]_i_2/O
                         net (fo=1, routed)           0.111     2.593    dbg/nyan/VGA_Blue_grid[0]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.045     2.638 r  dbg/nyan/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.638    vga/waveform_reg[6]_0
    SLICE_X35Y32         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.823     1.950    vga/CLK_VGA
    SLICE_X35Y32         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.091     1.967    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.299ns (24.832%)  route 0.905ns (75.168%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  mc/mc/left_reg/Q
                         net (fo=11, routed)          0.536     2.148    vga/VGA_CONTROL/left
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.193 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_5/O
                         net (fo=6, routed)           0.261     2.453    dbg/nyan/left_reg
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.498 r  dbg/nyan/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.109     2.607    dbg/nyan/VGA_Blue_grid[2]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.045     2.652 r  dbg/nyan/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.652    vga/waveform_reg[6]
    SLICE_X35Y32         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.823     1.950    vga/CLK_VGA
    SLICE_X35Y32         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.092     1.968    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.299ns (24.397%)  route 0.927ns (75.603%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  mc/mc/left_reg/Q
                         net (fo=11, routed)          0.536     2.148    vga/VGA_CONTROL/left
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.193 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_5/O
                         net (fo=6, routed)           0.227     2.420    vga/VGA_CONTROL/VGA_GREEN_reg[2]
    SLICE_X35Y34         LUT5 (Prop_lut5_I0_O)        0.045     2.465 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.164     2.629    mode_s/VGA_Green_grid[2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.045     2.674 r  mode_s/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.674    vga/waveform_reg[6]_1
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.822     1.949    vga/CLK_VGA
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.705    
                         clock uncertainty            0.170     1.875    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.092     1.967    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.299ns (23.580%)  route 0.969ns (76.420%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  mc/mc/left_reg/Q
                         net (fo=11, routed)          0.536     2.148    vga/VGA_CONTROL/left
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.193 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_5/O
                         net (fo=6, routed)           0.296     2.489    vga/VGA_CONTROL/VGA_GREEN_reg[2]
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.534 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_2/O
                         net (fo=1, routed)           0.137     2.671    mode_s/VGA_Green_grid[1]
    SLICE_X37Y33         LUT6 (Prop_lut6_I2_O)        0.045     2.716 r  mode_s/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     2.716    vga/waveform_reg[5]_0
    SLICE_X37Y33         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.825     1.952    vga/CLK_VGA
    SLICE_X37Y33         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.170     1.878    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.092     1.970    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.299ns (22.812%)  route 1.012ns (77.188%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  mc/mc/left_reg/Q
                         net (fo=11, routed)          0.536     2.148    vga/VGA_CONTROL/left
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.193 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_5/O
                         net (fo=6, routed)           0.280     2.473    vga/VGA_CONTROL/VGA_GREEN_reg[2]
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.045     2.518 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.196     2.714    mode_s/VGA_Green_grid[0]
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.045     2.759 r  mode_s/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.759    vga/waveform_reg[6]_2
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.822     1.949    vga/CLK_VGA
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.705    
                         clock uncertainty            0.170     1.875    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.092     1.967    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.299ns (21.631%)  route 1.083ns (78.369%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  mc/mc/left_reg/Q
                         net (fo=11, routed)          0.536     2.148    vga/VGA_CONTROL/left
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.193 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_5/O
                         net (fo=6, routed)           0.259     2.451    dbg/nyan/left_reg
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.045     2.496 r  dbg/nyan/VGA_BLUE[1]_i_2/O
                         net (fo=1, routed)           0.289     2.785    dbg/nyan/VGA_Blue_grid[1]
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.045     2.830 r  dbg/nyan/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.830    vga/waveform_reg[5]
    SLICE_X37Y31         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.823     1.950    vga/CLK_VGA
    SLICE_X37Y31         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.092     1.968    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 mc/mc/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.366ns (21.597%)  route 1.329ns (78.403%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.559     1.442    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  mc/mc/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  mc/mc/xpos_reg[2]/Q
                         net (fo=18, routed)          0.527     2.110    mc/mc/waveformPrev_reg[2][2]
    SLICE_X28Y35         LUT5 (Prop_lut5_I3_O)        0.045     2.155 r  mc/mc/VGA_RED[3]_i_130/O
                         net (fo=1, routed)           0.277     2.432    vga/VGA_CONTROL/xpos_reg[3]
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.477 r  vga/VGA_CONTROL/VGA_RED[3]_i_49/O
                         net (fo=5, routed)           0.232     2.709    vga/VGA_CONTROL/VGA_RED[3]_i_49_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.045     2.754 r  vga/VGA_CONTROL/VGA_RED[1]_i_5/O
                         net (fo=1, routed)           0.154     2.909    vga/VGA_CONTROL/VGA_RED[1]_i_5_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.954 r  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.138     3.092    mode_s/VGA_Red_grid[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.045     3.137 r  mode_s/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     3.137    vga/waveform_reg[9]
    SLICE_X35Y33         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.824     1.951    vga/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism             -0.244     1.707    
                         clock uncertainty            0.170     1.877    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.092     1.969    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 dbg/nc/nyan_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.558ns (32.014%)  route 1.185ns (67.986%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.446    dbg/nc/CLOCK_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  dbg/nc/nyan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  dbg/nc/nyan_reg/Q
                         net (fo=23, routed)          0.219     1.806    vga/VGA_CONTROL/nyan_reg_3[0]
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.935 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_88/O[1]
                         net (fo=31, routed)          0.348     2.283    vga/dbg/nyan/thisY1_out[1]
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.108     2.391 f  vga/VGA_RED[3]_i_142/O
                         net (fo=1, routed)           0.082     2.473    vga/VGA_RED[3]_i_142_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.518 f  vga/VGA_RED[3]_i_52/O
                         net (fo=2, routed)           0.124     2.642    dbg/nyan/nyan_reg_7
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.045     2.687 f  dbg/nyan/VGA_RED[3]_i_19/O
                         net (fo=5, routed)           0.198     2.884    dbg/nyan/VGA_RED[3]_i_19_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.045     2.929 r  dbg/nyan/VGA_RED[3]_i_4/O
                         net (fo=1, routed)           0.215     3.144    dbg/nyan/VGA_Red_grid[3]
    SLICE_X31Y32         LUT6 (Prop_lut6_I0_O)        0.045     3.189 r  dbg/nyan/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     3.189    vga/waveMode_reg[0]_1
    SLICE_X31Y32         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.824     1.951    vga/CLK_VGA
    SLICE_X31Y32         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.707    
                         clock uncertainty            0.170     1.877    
    SLICE_X31Y32         FDRE (Hold_fdre_C_D)         0.091     1.968    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 mc/mc/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.366ns (20.443%)  route 1.424ns (79.557%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.559     1.442    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  mc/mc/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  mc/mc/xpos_reg[2]/Q
                         net (fo=18, routed)          0.527     2.110    mc/mc/waveformPrev_reg[2][2]
    SLICE_X28Y35         LUT5 (Prop_lut5_I3_O)        0.045     2.155 r  mc/mc/VGA_RED[3]_i_130/O
                         net (fo=1, routed)           0.277     2.432    vga/VGA_CONTROL/xpos_reg[3]
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.477 r  vga/VGA_CONTROL/VGA_RED[3]_i_49/O
                         net (fo=5, routed)           0.279     2.756    vga/VGA_CONTROL/VGA_RED[3]_i_49_n_0
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.801 r  vga/VGA_CONTROL/VGA_RED[3]_i_18/O
                         net (fo=3, routed)           0.164     2.965    vga/VGA_CONTROL/VGA_RED_reg[0]_3
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.045     3.010 r  vga/VGA_CONTROL/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.177     3.187    mode_s/VGA_Red_grid[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.045     3.232 r  mode_s/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     3.232    vga/waveform_reg[10]_1
    SLICE_X39Y32         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.824     1.951    vga/CLK_VGA
    SLICE_X39Y32         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism             -0.244     1.707    
                         clock uncertainty            0.170     1.877    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.092     1.969    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 dbg/nc/nyan_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.558ns (30.878%)  route 1.249ns (69.122%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.446    dbg/nc/CLOCK_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  dbg/nc/nyan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  dbg/nc/nyan_reg/Q
                         net (fo=23, routed)          0.219     1.806    vga/VGA_CONTROL/nyan_reg_3[0]
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.935 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_88/O[1]
                         net (fo=31, routed)          0.348     2.283    vga/dbg/nyan/thisY1_out[1]
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.108     2.391 f  vga/VGA_RED[3]_i_142/O
                         net (fo=1, routed)           0.082     2.473    vga/VGA_RED[3]_i_142_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.518 f  vga/VGA_RED[3]_i_52/O
                         net (fo=2, routed)           0.124     2.642    dbg/nyan/nyan_reg_7
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.045     2.687 f  dbg/nyan/VGA_RED[3]_i_19/O
                         net (fo=5, routed)           0.223     2.910    dbg/nyan/VGA_RED[3]_i_19_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.955 r  dbg/nyan/VGA_BLUE[3]_i_2/O
                         net (fo=1, routed)           0.253     3.208    dbg/nyan/VGA_Blue_grid[3]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.045     3.253 r  dbg/nyan/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     3.253    vga/waveform_reg[7]
    SLICE_X37Y32         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=199, routed)         0.824     1.951    vga/CLK_VGA
    SLICE_X37Y32         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.707    
                         clock uncertainty            0.170     1.877    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.092     1.969    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  1.284    





