// Seed: 2813538805
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    output tri id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    output wire id_10,
    input supply1 id_11
);
  wire id_13, id_14, id_15, id_16, id_17;
  assign id_2 = id_11;
  id_18(
      !id_7, 1
  );
  supply1 id_19 = 1'b0;
  module_0(
      id_19, id_19, id_13, id_17
  ); id_20(
      .id_0(1), .id_1(1)
  );
endmodule
