# Compile of FSM.sv was successful.
# Compile of FSM_tb.sv was successful.
# Compile of StopWatch.sv was successful.
# Compile of Display_Seven_tb.sv was successful.
# Compile of StopWatch_tb.sv was successful.
# Compile of Display_Seven.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim work.StopWatch_tb
# vsim work.StopWatch_tb 
# Start time: 23:36:01 on May 23,2022
# Loading sv_std.std
# Loading work.StopWatch_tb
# Loading work.Clock_divider1
# Loading work.StopWatch
# Loading work.FSM
# Loading work.Clock_divider
# Loading work.Display_Four
# Loading work.Display_Two
# Loading work.Display_Seven
# Loading work.Convert
add wave -position insertpoint  \
sim:/StopWatch_tb/clk \
sim:/StopWatch_tb/clk_1 \
sim:/StopWatch_tb/EHEX0 \
sim:/StopWatch_tb/EHEX0_Decimal \
sim:/StopWatch_tb/EHEX1 \
sim:/StopWatch_tb/EHEX1_Decimal \
sim:/StopWatch_tb/EHEX2 \
sim:/StopWatch_tb/EHEX2_Decimal \
sim:/StopWatch_tb/EHEX3 \
sim:/StopWatch_tb/EHEX3_Decimal \
sim:/StopWatch_tb/EHEX4 \
sim:/StopWatch_tb/EHEX4_Decimal \
sim:/StopWatch_tb/EHEX5 \
sim:/StopWatch_tb/EHEX5_Decimal \
sim:/StopWatch_tb/EHEX6 \
sim:/StopWatch_tb/EHEX6_Decimal \
sim:/StopWatch_tb/EHEX7 \
sim:/StopWatch_tb/EHEX7_Decimal \
sim:/StopWatch_tb/HEX0 \
sim:/StopWatch_tb/HEX1 \
sim:/StopWatch_tb/HEX2 \
sim:/StopWatch_tb/HEX3 \
sim:/StopWatch_tb/HEX4 \
sim:/StopWatch_tb/HEX5 \
sim:/StopWatch_tb/HEX6 \
sim:/StopWatch_tb/HEX7 \
sim:/StopWatch_tb/i \
sim:/StopWatch_tb/lap_reset \
sim:/StopWatch_tb/rstn \
sim:/StopWatch_tb/start_stop \
sim:/StopWatch_tb/testVector
run
# Stop!!!r
# Total Time=7210
# ** Note: $stop    : C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/modelSim_testBench/StopWatch_tb.sv(94)
#    Time: 7310 ps  Iteration: 0  Instance: /StopWatch_tb
# Break in Module StopWatch_tb at C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/modelSim_testBench/StopWatch_tb.sv line 94
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# Stop!!!r
# Total Time=7210
# ** Note: $stop    : C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/modelSim_testBench/StopWatch_tb.sv(94)
#    Time: 7310 ps  Iteration: 0  Instance: /StopWatch_tb
# Break in Module StopWatch_tb at C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/modelSim_testBench/StopWatch_tb.sv line 94
# Compile of StopWatch_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.StopWatch_tb
# Loading work.Clock_divider1
# Loading work.Convert
run
# Stop!!! Total Time=7210
# ** Note: $stop    : C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/modelSim_testBench/StopWatch_tb.sv(94)
#    Time: 7310 ps  Iteration: 0  Instance: /StopWatch_tb
# Break in Module StopWatch_tb at C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/modelSim_testBench/StopWatch_tb.sv line 94
add wave -position insertpoint  \
sim:/StopWatch_tb/clk
# End time: 00:15:46 on May 24,2022, Elapsed time: 0:39:45
# Errors: 0, Warnings: 1
