<profile>

<section name = "Vivado HLS Report for 'fire2_expand1x1'" level="0">
<item name = "Date">Mon May 01 22:01:22 2017
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">fire_module</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 1.94, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">54561, 54561, 54561, 54561, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row">54560, 54560, 992, -, -, 55, no</column>
<column name=" + Col">990, 990, 18, -, -, 55, no</column>
<column name="  ++ Buffer">16, 16, 1, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 28</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 18</column>
<column name="Register">-, -, 34, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c_1_fu_249_p2">+, 0, 0, 6, 6, 1</column>
<column name="d_4_fu_261_p2">+, 0, 0, 5, 5, 1</column>
<column name="r_1_fu_237_p2">+, 0, 0, 6, 6, 1</column>
<column name="exitcond2_fu_255_p2">icmp, 0, 0, 3, 5, 6</column>
<column name="exitcond3_fu_243_p2">icmp, 0, 0, 3, 6, 5</column>
<column name="exitcond4_fu_231_p2">icmp, 0, 0, 3, 6, 5</column>
<column name="ap_sig_bdd_247">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_260">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 5, 1, 5</column>
<column name="c_reg_209">6, 2, 6, 12</column>
<column name="d_reg_220">5, 2, 5, 10</column>
<column name="r_reg_198">6, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="c_1_reg_282">6, 0, 6, 0</column>
<column name="c_reg_209">6, 0, 6, 0</column>
<column name="d_reg_220">5, 0, 5, 0</column>
<column name="r_1_reg_274">6, 0, 6, 0</column>
<column name="r_reg_198">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fire2_expand1x1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fire2_expand1x1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fire2_expand1x1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fire2_expand1x1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fire2_expand1x1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fire2_expand1x1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fire2_expand1x1, return value</column>
<column name="matrix_e1x1_i_0_V_dout">in, 32, ap_fifo, matrix_e1x1_i_0_V, pointer</column>
<column name="matrix_e1x1_i_0_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_0_V, pointer</column>
<column name="matrix_e1x1_i_0_V_read">out, 1, ap_fifo, matrix_e1x1_i_0_V, pointer</column>
<column name="matrix_e1x1_i_1_V_dout">in, 32, ap_fifo, matrix_e1x1_i_1_V, pointer</column>
<column name="matrix_e1x1_i_1_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_1_V, pointer</column>
<column name="matrix_e1x1_i_1_V_read">out, 1, ap_fifo, matrix_e1x1_i_1_V, pointer</column>
<column name="matrix_e1x1_i_2_V_dout">in, 32, ap_fifo, matrix_e1x1_i_2_V, pointer</column>
<column name="matrix_e1x1_i_2_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_2_V, pointer</column>
<column name="matrix_e1x1_i_2_V_read">out, 1, ap_fifo, matrix_e1x1_i_2_V, pointer</column>
<column name="matrix_e1x1_i_3_V_dout">in, 32, ap_fifo, matrix_e1x1_i_3_V, pointer</column>
<column name="matrix_e1x1_i_3_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_3_V, pointer</column>
<column name="matrix_e1x1_i_3_V_read">out, 1, ap_fifo, matrix_e1x1_i_3_V, pointer</column>
<column name="matrix_e1x1_i_4_V_dout">in, 32, ap_fifo, matrix_e1x1_i_4_V, pointer</column>
<column name="matrix_e1x1_i_4_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_4_V, pointer</column>
<column name="matrix_e1x1_i_4_V_read">out, 1, ap_fifo, matrix_e1x1_i_4_V, pointer</column>
<column name="matrix_e1x1_i_5_V_dout">in, 32, ap_fifo, matrix_e1x1_i_5_V, pointer</column>
<column name="matrix_e1x1_i_5_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_5_V, pointer</column>
<column name="matrix_e1x1_i_5_V_read">out, 1, ap_fifo, matrix_e1x1_i_5_V, pointer</column>
<column name="matrix_e1x1_i_6_V_dout">in, 32, ap_fifo, matrix_e1x1_i_6_V, pointer</column>
<column name="matrix_e1x1_i_6_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_6_V, pointer</column>
<column name="matrix_e1x1_i_6_V_read">out, 1, ap_fifo, matrix_e1x1_i_6_V, pointer</column>
<column name="matrix_e1x1_i_7_V_dout">in, 32, ap_fifo, matrix_e1x1_i_7_V, pointer</column>
<column name="matrix_e1x1_i_7_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_7_V, pointer</column>
<column name="matrix_e1x1_i_7_V_read">out, 1, ap_fifo, matrix_e1x1_i_7_V, pointer</column>
<column name="matrix_e1x1_i_8_V_dout">in, 32, ap_fifo, matrix_e1x1_i_8_V, pointer</column>
<column name="matrix_e1x1_i_8_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_8_V, pointer</column>
<column name="matrix_e1x1_i_8_V_read">out, 1, ap_fifo, matrix_e1x1_i_8_V, pointer</column>
<column name="matrix_e1x1_i_9_V_dout">in, 32, ap_fifo, matrix_e1x1_i_9_V, pointer</column>
<column name="matrix_e1x1_i_9_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_9_V, pointer</column>
<column name="matrix_e1x1_i_9_V_read">out, 1, ap_fifo, matrix_e1x1_i_9_V, pointer</column>
<column name="matrix_e1x1_i_10_V_dout">in, 32, ap_fifo, matrix_e1x1_i_10_V, pointer</column>
<column name="matrix_e1x1_i_10_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_10_V, pointer</column>
<column name="matrix_e1x1_i_10_V_read">out, 1, ap_fifo, matrix_e1x1_i_10_V, pointer</column>
<column name="matrix_e1x1_i_11_V_dout">in, 32, ap_fifo, matrix_e1x1_i_11_V, pointer</column>
<column name="matrix_e1x1_i_11_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_11_V, pointer</column>
<column name="matrix_e1x1_i_11_V_read">out, 1, ap_fifo, matrix_e1x1_i_11_V, pointer</column>
<column name="matrix_e1x1_i_12_V_dout">in, 32, ap_fifo, matrix_e1x1_i_12_V, pointer</column>
<column name="matrix_e1x1_i_12_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_12_V, pointer</column>
<column name="matrix_e1x1_i_12_V_read">out, 1, ap_fifo, matrix_e1x1_i_12_V, pointer</column>
<column name="matrix_e1x1_i_13_V_dout">in, 32, ap_fifo, matrix_e1x1_i_13_V, pointer</column>
<column name="matrix_e1x1_i_13_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_13_V, pointer</column>
<column name="matrix_e1x1_i_13_V_read">out, 1, ap_fifo, matrix_e1x1_i_13_V, pointer</column>
<column name="matrix_e1x1_i_14_V_dout">in, 32, ap_fifo, matrix_e1x1_i_14_V, pointer</column>
<column name="matrix_e1x1_i_14_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_14_V, pointer</column>
<column name="matrix_e1x1_i_14_V_read">out, 1, ap_fifo, matrix_e1x1_i_14_V, pointer</column>
<column name="matrix_e1x1_i_15_V_dout">in, 32, ap_fifo, matrix_e1x1_i_15_V, pointer</column>
<column name="matrix_e1x1_i_15_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_15_V, pointer</column>
<column name="matrix_e1x1_i_15_V_read">out, 1, ap_fifo, matrix_e1x1_i_15_V, pointer</column>
</table>
</item>
</section>
</profile>
