Burger, D. and Austin, T. 1996. The Simplescalar Toolset. Technical Report CS-TR-96-1308, University of Wisconsin-Madison.
Saumya Debray , William Evans, Profile-guided code compression, Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation, June 17-19, 2002, Berlin, Germany[doi>10.1145/512529.512542]
Daniel Holmes Friendly , Sanjay Jeram Patel , Yale N. Patt, Putting the fill unit to work: dynamic optimizations for trace cache microprocessors, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.173-181, November 1998, Dallas, Texas, USA
Steve B. Furber, ARM System Architecture, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1996
Shiliang Hu , James E. Smith, Using Dynamic Binary Translation to Fuse Dependent Instructions, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.213, March 20-24, 2004, Palo Alto, California
Intel 2000a. The Intel Xscale Microarchitecture Technical Summary. ftp://download.intel. com/design/intelxscale/XScaleDatasheet4.pdf.
Intel 2000b. Sa-110 Microprocessor Technical Reference Manual. ftp://download.intel.com/design/strong/applnots/27819401.pdf.
Intel 2002. A white paper on The Intel pxa250 applications processor.
Q. Jacobson , J. E. Smith, Instruction Pre-Processing in Trace Processors, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.125, January 09-12, 1999
Arvind Krishnaswamy , Rajiv Gupta, Profile guided selection of ARM and thumb instructions, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513840]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Lee, S., Lee, J., Min, S. L., Hiser, J., and Davidson, J. W. 2003. Code generation for a dual instruction set processor based on selective code transformation. In Proceedings of the 7th International Workshop on Software and Compilers for Embedded Systems, Vienna, Austria. LNCS, vol. 2826, Springer, Berlin, 33--48.
Charles Lefurgy , Peter Bird , I-Cheng Chen , Trevor Mudge, Improving code density using compression techniques, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.194-203, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Haris Lekatsas , Wayne Wolf, Code compression for embedded systems, Proceedings of the 35th annual Design Automation Conference, p.516-521, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277185]
Harlan McGhan , Mike O'Connor, PicoJava: A Direct Execution Engine For Java Bytecode, Computer, v.31 n.10, p.22-30, October 1998[doi>10.1109/2.722273]
Gokhan Memik , William H. Mangione-Smith , Wendong Hu, NetBench: a benchmarking suite for network processors, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Qasem, A., Whalley, D., Yuan, X., and van Engelen, R. 2001. Using a swap instruction to coalesce loads and stores. In Proceedings of the European Conference on Parallel Computing. 235--240.
Rahul Razdan , Michael D. Smith, A high-performance microarchitecture with hardware-programmable functional units, Proceedings of the 27th annual international symposium on Microarchitecture, p.172-180, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192749]
Reinman, G. and Jouppi, N. 1999. An integrated cache timing and power model. Technical Report, Western Research Lab.
Simon Segars , Keith Clarke , Liam Goudge, Embedded Control Problems, Thumb, and the ARM7TDMI, IEEE Micro, v.15 n.5, p.22-30, October 1995[doi>10.1109/40.464580]
Segars, S. 2001. Low power design techniques for microprocessors. Tutorial Notes, International Solid-State Circuits Conference. IEEE, Piscataway, NJ.
T. Wolf , M. Franklin, CommBench-a telecommunications benchmark for network processors, Proceedings of the 2000 IEEE International Symposium on Performance Analysis of Systems and Software, p.154-162, April 24-25, 2000
Andrew Wolfe , Alex Chanin, Executing compressed programs on an embedded RISC architecture, Proceedings of the 25th annual international symposium on Microarchitecture, p.81-91, December 01-04, 1992, Portland, Oregon, USA
