<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>Iris(Capston_v2): source/memctrl/constants.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>source/memctrl/constants.h</h1><a href="constants_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * =====================================================================================</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> *       Filename:  constants.h</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> *    Description:  </span>
<a name="l00007"></a>00007 <span class="comment"> *</span>
<a name="l00008"></a>00008 <span class="comment"> *        Version:  1.0</span>
<a name="l00009"></a>00009 <span class="comment"> *        Created:  02/25/2010 11:18:28 PM</span>
<a name="l00010"></a>00010 <span class="comment"> *       Revision:  none</span>
<a name="l00011"></a>00011 <span class="comment"> *       Compiler:  gcc</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *         Author:  Mitchelle Rasquinha (), mitchelle.rasquinha@gatech.edu</span>
<a name="l00014"></a>00014 <span class="comment"> *        Company:  Georgia Institute of Technology</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * =====================================================================================</span>
<a name="l00017"></a>00017 <span class="comment"> */</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 <span class="preprocessor">#include &lt;math.h&gt;</span>
<a name="l00020"></a>00020 
<a name="l00021"></a><a class="code" href="constants_8h.html#a475e5c84e5eb0fe317942dc62553f7e">00021</a> <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> <span class="keywordtype">int</span> <a class="code" href="constants_8h.html#a475e5c84e5eb0fe317942dc62553f7e">Time</a>;
<a name="l00022"></a><a class="code" href="constants_8h.html#51badf0ffa6471a1e529c69852e56f57">00022</a> <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> <span class="keywordtype">int</span> <a class="code" href="constants_8h.html#51badf0ffa6471a1e529c69852e56f57">Addr_t</a>;
<a name="l00023"></a><a class="code" href="constants_8h.html#ba0996d26f7be2572973245b51852757">00023</a> <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="constants_8h.html#ba0996d26f7be2572973245b51852757">UInt</a>;
<a name="l00024"></a>00024 
<a name="l00025"></a><a class="code" href="constants_8h.html#d72dbcf6d0153db1b8d8a58001feed83">00025</a> <span class="preprocessor">#define DEBUG 1</span>
<a name="l00026"></a><a class="code" href="constants_8h.html#98846f5e42d3145d826f8b664ec13f80">00026</a> <span class="preprocessor"></span><span class="preprocessor">#define DEEP_DEBUG 1</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span>
<a name="l00028"></a><a class="code" href="constants_8h.html#4ab10c9656ea1507d1714d591563fb0d">00028</a> <span class="preprocessor">#define OPEN_PAGE_POLICY 1</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span><span class="comment">//#define CLOSE_PAGE_POLICY 1</span>
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="comment">//#define PAR_BS 1</span>
<a name="l00032"></a>00032 <span class="comment">//#define FR_FCFS 1</span>
<a name="l00033"></a><a class="code" href="constants_8h.html#1c40033f478d74027a1f64719990a911">00033</a> <span class="preprocessor">#define FC_FS 1</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span><span class="comment">//#define NFQ 1</span>
<a name="l00035"></a>00035 
<a name="l00043"></a><a class="code" href="constants_8h.html#61c5f1dcf31df05b79f2a640a8ca3c83">00043</a> <span class="preprocessor">#define PAGE_INTERLEAVING 1</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="comment">//#define CACHELINE_INTERLEAVING 1</span>
<a name="l00045"></a>00045 <span class="comment">//#define PERMUTATION 1</span>
<a name="l00046"></a>00046 <span class="comment">//#define SWAPPING 1</span>
<a name="l00047"></a>00047 <span class="comment">//#define NO_SCHEME 1</span>
<a name="l00048"></a>00048 <span class="comment">//#define GENERIC 1</span>
<a name="l00050"></a>00050 <span class="comment"></span>
<a name="l00051"></a><a class="code" href="constants_8h.html#3f030219b10d33352beebbc28e878f42">00051</a> <span class="preprocessor">#define NO_OF_THREADS 4</span>
<a name="l00052"></a><a class="code" href="constants_8h.html#c60f68d55e472737b2890684e0d41ab9">00052</a> <span class="preprocessor"></span><span class="preprocessor">#define NO_OF_CHANNELS 1                //  (int)log2() = k bits. </span>
<a name="l00053"></a><a class="code" href="constants_8h.html#138cd8ed0a99edf6058080756390e576">00053</a> <span class="preprocessor"></span><span class="preprocessor">#define NO_OF_RANKS 2                   //  (int)log2() = l bits.</span>
<a name="l00054"></a><a class="code" href="constants_8h.html#9c2092fb2ee9f0a0776a00cc2cf0101f">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define NO_OF_BANKS 8                   //  (int)log2() = b bits. </span>
<a name="l00055"></a><a class="code" href="constants_8h.html#a9f2d328954a62b047317e13f33bda12">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define NO_OF_BUFFERS NO_OF_BANKS</span>
<a name="l00056"></a><a class="code" href="constants_8h.html#0a7e6a7eaff7c02b4098eb1ce3920d20">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define NO_OF_ROWS 4096                 //4096 //  (int)log2() = r bits. </span>
<a name="l00057"></a><a class="code" href="constants_8h.html#5b7d618f874e1731d1b531c75305fbfb">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define NO_OF_COLUMNS 256               //  (int)log2() = c bits. </span>
<a name="l00058"></a><a class="code" href="constants_8h.html#21bae1e9d54eb89cfdf55678040c26b7">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define COLUMN_SIZE 16                  //  (int)log2() = v bits.  Column Size = 2bytes</span>
<a name="l00059"></a><a class="code" href="constants_8h.html#049e7586f4dee8bf82b0db100e1c36d4">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCKS_PER_ROW 64               //  (int)log2() = n bits.  Cache line Per Row</span>
<a name="l00060"></a><a class="code" href="constants_8h.html#9e92828e1e7a7cc03003c00282384f96">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define CACHE_BLOCK_SIZE 64             //  (int)log2() = z bits.  L2 Cache Block Size</span>
<a name="l00061"></a><a class="code" href="constants_8h.html#a4d030604a90c8d019d90fc721900d63">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define ROW_SIZE NO_OF_COLUMNS*COLUMN_SIZE //(Also equal to BLOCKS_PER_ROW*CACHE_BLOCK_SIZE)</span>
<a name="l00062"></a><a class="code" href="constants_8h.html#4e35909b44ea391fbb7bb146992bb84d">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define DRAM_SIZE NO_OF_CHANNELS*NO_OF_RANKS*NO_OF_BANKS*NO_OF_ROWS*ROW_SIZE</span>
<a name="l00063"></a><a class="code" href="constants_8h.html#273bfff4ad6c875e1d4ca56b70a23137">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define TAG_BITS 8                      // t bits</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a><a class="code" href="constants_8h.html#260d6a766c30c60e67e98d73de2f0cc4">00065</a> <span class="preprocessor">#define THREAD_BITS_POSITION 12</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="comment">//#define CORE_UNCORE_RATIO 3</span>
<a name="l00067"></a><a class="code" href="constants_8h.html#d4d796b98c583d49e83adabd74a63bf6">00067</a> <span class="preprocessor">#define MAX_BUFFER_SIZE 8       </span>
<a name="l00068"></a><a class="code" href="constants_8h.html#c68da12756b7440a3b472ec3cf7b9e20">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define MAX_CMD_BUFFER_SIZE 4</span>
<a name="l00069"></a><a class="code" href="constants_8h.html#3d9d93e9a53461ba2177521472b761c4">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define RESPONSE_BUFFER_SIZE (NO_OF_CHANNELS * (NO_OF_BANKS*NO_OF_RANKS + MAX_CMD_BUFFER_SIZE)) / 2  // Size = Upper Limit / 2          </span>
<a name="l00070"></a>00070 <span class="preprocessor"></span>
<a name="l00071"></a><a class="code" href="constants_8h.html#e7e3459c7023f3a7dcd68b382db8da3d">00071</a> <span class="preprocessor">#define BATCH_FORM_TIME 2000;</span>
<a name="l00072"></a><a class="code" href="constants_8h.html#5d10e69bcfc7ad99f2b0d4256715aae2">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define MAX_BATCH_TIME 2000;</span>
<a name="l00073"></a><a class="code" href="constants_8h.html#18373cd65e0761a3bd4e760a8e015baa">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define MAX_BATCH_SIZE 5</span>
<a name="l00074"></a><a class="code" href="constants_8h.html#807dcc509b3155f4be5d3979e3d910dd">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define MAX_READ_OV_WRITE 8</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00076"></a><a class="code" href="constants_8h.html#8f3a5746d22adbc2a68091b4292978a2">00076</a> <span class="preprocessor">#define NETWORK_ADDRESS_BITS 32</span>
<a name="l00077"></a><a class="code" href="constants_8h.html#3c72cb2ceba9fd5ec9d765851a065e23">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define NETWORK_THREADID_BITS 5</span>
<a name="l00078"></a><a class="code" href="constants_8h.html#bfff7a5c1aab66967a8f2f26595dd59c">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define NETWORK_COMMAND_BITS 3 </span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>
<a name="l00080"></a><a class="code" href="constants_8h.html#86e1969b50e55e5d506233078ca0fa4c">00080</a> <span class="preprocessor">#define READ_SIZE CACHE_BLOCK_SIZE</span>
<a name="l00081"></a><a class="code" href="constants_8h.html#dffc7bcd50015cae98ad6b1f3e240c03">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define WRITE_SIZE CACHE_BLOCK_SIZE</span>
<a name="l00082"></a><a class="code" href="constants_8h.html#9c2cf5515858ee2f97a157ca23de784f">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define PREFETCH_SIZE CACHE_BLOCK_SIZE</span>
<a name="l00083"></a><a class="code" href="constants_8h.html#9117e1b8ef1ac1f3fea5da3f3b883c9d">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define WRITEBACK_SIZE CACHE_BLOCK_SIZE</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00085"></a><a class="code" href="constants_8h.html#4ca70e92b8b779d01eed94f5f07a03ed">00085</a> <span class="preprocessor">#define REFRESH_PERIOD CORE_SPEED*64000                 // 64ms</span>
<a name="l00086"></a><a class="code" href="constants_8h.html#aebf6da1474d52a416fbf00608e500cd">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define REFRESH_INC floor(REFRESH_PERIOD/(NO_OF_ROWS*NO_OF_RANKS)) - BUS_CYCLE  // -1 BUS_CYCLE to be on the safe side</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span>
<a name="l00088"></a>00088 <span class="comment">//  DDR3 1333 -6-6-6 Gbps memory system.  </span>
<a name="l00089"></a>00089 <span class="comment">//  Composed of 2 Gbit chips.  2 ranks, each rank has 8 2Gbit(x8) chips.</span>
<a name="l00090"></a>00090 <span class="comment">//  This is a 64 bit wide interface.</span>
<a name="l00091"></a>00091 <span class="comment">//  Total is 4096 MB</span>
<a name="l00092"></a>00092 <span class="comment">//  Bandwidth is  10.667 GB/s</span>
<a name="l00093"></a>00093 <span class="comment">//  6-6-6 means 6*2 DDR half cycles for t_CAS and (6 / 1.333G/2) = 9ns for t_RCD, t_RP</span>
<a name="l00094"></a>00094 
<a name="l00095"></a>00095 <span class="comment">/*</span>
<a name="l00096"></a>00096 <span class="comment">#define DDR_BUS_WIDTH 8         // 64 bit = 8 bytes</span>
<a name="l00097"></a>00097 <span class="comment">#define BUS_SPEED 667           </span>
<a name="l00098"></a>00098 <span class="comment">#define CORE_SPEED 3000         // 3G = 3000 cycles in 1us</span>
<a name="l00099"></a>00099 <span class="comment">#define MEM_SPEED 1333</span>
<a name="l00100"></a>00100 <span class="comment">#define MEM_CYCLE (CORE_SPEED*1.0 / MEM_SPEED)  </span>
<a name="l00101"></a>00101 <span class="comment">#define BUS_CYCLE (CORE_SPEED*1.0 / BUS_SPEED)</span>
<a name="l00102"></a>00102 <span class="comment"></span>
<a name="l00103"></a>00103 <span class="comment">#define CYCLE_2_NS (CORE_SPEED*1.0 / 1000)</span>
<a name="l00104"></a>00104 <span class="comment"></span>
<a name="l00105"></a>00105 <span class="comment">#define t_CMD   ceil (1.0 * BUS_CYCLE)</span>
<a name="l00106"></a>00106 <span class="comment">#define t_RCD   ceil (9 * CYCLE_2_NS)           // Taken from DRAMSim spd</span>
<a name="l00107"></a>00107 <span class="comment">#define t_RRD   ceil (6 * CYCLE_2_NS)           // TODO FIXME In most cases doesn't matter</span>
<a name="l00108"></a>00108 <span class="comment">#define t_RAS   ceil (30 * CYCLE_2_NS)          // Taken from DRAMSim spd</span>
<a name="l00109"></a>00109 <span class="comment">#define t_CAS   6 * ceil (1.0 * MEM_CYCLE)      // 6-6-6 So 6 Mem Cycles</span>
<a name="l00110"></a>00110 <span class="comment">#define t_RTRS  ceil (1.0 * MEM_CYCLE)</span>
<a name="l00111"></a>00111 <span class="comment">#define t_OST   ceil (1.0 * MEM_CYCLE)</span>
<a name="l00112"></a>00112 <span class="comment">#define t_WR    ceil (10 * CYCLE_2_NS)          // Taken from DRAMSim spd</span>
<a name="l00113"></a>00113 <span class="comment">#define t_WTR   ceil (t_WR / 2)                 // TODO FIXME  t_WTR not defined and I took average of 0 and t_WR</span>
<a name="l00114"></a>00114 <span class="comment">#define t_RP    ceil (9 * CYCLE_2_NS)           // Taken from DRAMSim spd</span>
<a name="l00115"></a>00115 <span class="comment">#define t_CCD   ceil (DDR_BUS_WIDTH/2 * BUS_CYCLE)// TODO Bus Cycle = Half Mem Cycle. burst of 8 beats</span>
<a name="l00116"></a>00116 <span class="comment">#define t_AL    0                               // No posted CAS will have t_AL = 0</span>
<a name="l00117"></a>00117 <span class="comment">#define t_CWD   t_CAS-t_CMD</span>
<a name="l00118"></a>00118 <span class="comment">#define t_RC    ceil (40.5 * CYCLE_2_NS)        // Taken from DRAMSim spd</span>
<a name="l00119"></a>00119 <span class="comment">#define t_RTP   ceil (3.0 * MEM_CYCLE)          // TODO don't know yet. default in DRAMSim for DDR2 &amp; DDR3 = 6 ddr half cycles </span>
<a name="l00120"></a>00120 <span class="comment">#define t_RFC   ceil (210 * CYCLE_2_NS)         // FIXME Taken from DRAMSim spd</span>
<a name="l00121"></a>00121 <span class="comment">*/</span>
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 <span class="comment">//  DDR2 533 4-4-4 Mbps memory system. </span>
<a name="l00124"></a>00124 <span class="comment">//  Composed of 72 512 Mbit chips. 2 ranks   </span>
<a name="l00125"></a>00125 <span class="comment">//  Total is 4 GB</span>
<a name="l00126"></a>00126 <span class="comment">//  Bandwidth is 4.3 GB/s</span>
<a name="l00127"></a>00127 <span class="comment">//  4-4-4 means 4*2 DDR half cycles for t_CAS and (4 / 533M/2) = 15ns for t_RCD, t_RP</span>
<a name="l00128"></a>00128 
<a name="l00129"></a>00129 <span class="comment">//  Corresponds to MT36HTJ51272Y-53E 4 GB part from Micron, aka PC2-4200 DRAM</span>
<a name="l00130"></a>00130 <span class="comment">// non-registered mode (doesn't add a cycle)</span>
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 
<a name="l00133"></a><a class="code" href="constants_8h.html#09c4492c4f9e8f1fc3cce094d15cffcb">00133</a> <span class="preprocessor">#define DDR_BUS_WIDTH 8         // 64 bit = 8 bytes</span>
<a name="l00134"></a><a class="code" href="constants_8h.html#0703c48aced43db01cfd05859ec6b1d0">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define BUS_SPEED 266           </span>
<a name="l00135"></a><a class="code" href="constants_8h.html#17f67d81ec6ca63acdd9ffa7fed8a503">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define CORE_SPEED 3000         // 3G = 3000 cycles in 1us</span>
<a name="l00136"></a><a class="code" href="constants_8h.html#e6133cbb505a6b58822bd8dfbbca32ae">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_SPEED 533           //  artifact of not knowing correct timing values</span>
<a name="l00137"></a><a class="code" href="constants_8h.html#f3ca76157ad0063166fc1d77e0f04b02">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_CYCLE (CORE_SPEED*1.0 / MEM_SPEED)  // artifact of not knowing correct timing values</span>
<a name="l00138"></a><a class="code" href="constants_8h.html#b2d4e03c1adc636fe758a2eee8831db4">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define BUS_CYCLE (CORE_SPEED*1.0 / BUS_SPEED)</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span>
<a name="l00140"></a><a class="code" href="constants_8h.html#e1ab38102bb8953580ddb7d8e1ed4749">00140</a> <span class="preprocessor">#define CYCLE_2_NS (CORE_SPEED*1.0 / 1000)</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00142"></a><a class="code" href="constants_8h.html#328952d73d403dc8f77007661c28061d">00142</a> <span class="preprocessor">#define t_CMD   ceil (1.0 * BUS_CYCLE)</span>
<a name="l00143"></a><a class="code" href="constants_8h.html#a0b4c1284510d2df0ab953cd34c60184">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define t_RCD   ceil (15 * CYCLE_2_NS)          // Taken from datasheet</span>
<a name="l00144"></a><a class="code" href="constants_8h.html#adb9eb810bb8613f1f3c2e12d7a3eea4">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define t_RRD   ceil (6 * CYCLE_2_NS)           // TODO FIXME In most cases doesn't matter</span>
<a name="l00145"></a><a class="code" href="constants_8h.html#bb7e28a6922969171c07a4f6db3554d8">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define t_RAS   ceil (40 * CYCLE_2_NS)          // t_RAS = t_RC - t_RCD </span>
<a name="l00146"></a><a class="code" href="constants_8h.html#55e640defd9da0a9449fedac1ebf18dd">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define t_CAS   4 * ceil (1.0 * MEM_CYCLE)      // 4-4-4 So 4 Mem Cycles</span>
<a name="l00147"></a><a class="code" href="constants_8h.html#1dea73a184a0cdad796580ae336a80af">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define t_RTRS  ceil (1.0 * MEM_CYCLE)</span>
<a name="l00148"></a><a class="code" href="constants_8h.html#3c868ed7f1728ac93fd7870fde85c868">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define t_OST   ceil (1.0 * MEM_CYCLE)</span>
<a name="l00149"></a><a class="code" href="constants_8h.html#7437ca1e4f03ea9a7a1582aa7e214366">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define t_WR    ceil (15 * CYCLE_2_NS)          // Taken from DRAMSim spd</span>
<a name="l00150"></a><a class="code" href="constants_8h.html#4744fcfb7a1ce70653926d5a319fded9">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define t_WTR   ceil (t_WR / 2)                 // TODO FIXME  t_WTR not defined and I took average of 0 and t_WR</span>
<a name="l00151"></a><a class="code" href="constants_8h.html#3535fb1e2afd53a154572f38c021205e">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define t_RP    ceil (15 * CYCLE_2_NS)          // Taken from datasheet</span>
<a name="l00152"></a><a class="code" href="constants_8h.html#bc1e2abf1e234423a808c337c58ae1f2">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define t_CCD   ceil (DDR_BUS_WIDTH/2 * BUS_CYCLE)// TODO Bus Cycle = Half Mem Cycle. burst of 8 beats</span>
<a name="l00153"></a><a class="code" href="constants_8h.html#b1fecfcc74e0faf867dbe8fb5f87cbc5">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define t_AL    0                               // No posted CAS will have t_AL = 0</span>
<a name="l00154"></a><a class="code" href="constants_8h.html#eb3062b89e3edd2d47ba039499c11d86">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define t_CWD   t_CAS-t_CMD</span>
<a name="l00155"></a><a class="code" href="constants_8h.html#c51f5b19db00f0a249c65fb71718b712">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define t_RC    ceil (55 * CYCLE_2_NS)          // Taken from datasheet</span>
<a name="l00156"></a><a class="code" href="constants_8h.html#6a8aab4cde7a1bbf20a4847d91b98d68">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define t_RTP   ceil (3.0 * MEM_CYCLE)          // TODO don't know yet. default in DRAMSim for DDR2 &amp; DDR3 = 6 ddr half cycles </span>
<a name="l00157"></a><a class="code" href="constants_8h.html#2950f4322cfae4dd9a1af1d6ec877da2">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define t_RFC   ceil (105 * CYCLE_2_NS)         // Taken from datasheet</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 <span class="comment">//  DDR2 667 Mbps memory system.  </span>
<a name="l00161"></a>00161 <span class="comment">//  Composed of 1 Gbit chips.  1 rank, each rank has 5 1 Gbit (x8) chips.</span>
<a name="l00162"></a>00162 <span class="comment">//  The 5th chip is for ECC, otherwise this is a 32 bit wide interface.</span>
<a name="l00163"></a>00163 <span class="comment">//  Total is 512 MB</span>
<a name="l00164"></a>00164 <span class="comment">//  Bandwidth is 2.67 GB/s</span>
<a name="l00165"></a>00165 <span class="comment">//  4-4-4 means 4*2 DDR half cycles for t_CAS and (4 / 667M/2) = 12ns for t_RCD, t_RP</span>
<a name="l00166"></a>00166 
<a name="l00167"></a>00167 <span class="comment">/*</span>
<a name="l00168"></a>00168 <span class="comment">#define DDR_BUS_WIDTH 4         // 32 bit = 4 bytes</span>
<a name="l00169"></a>00169 <span class="comment">#define BUS_SPEED 333           </span>
<a name="l00170"></a>00170 <span class="comment">#define CORE_SPEED 3000         // 3G = 3000 cycles in 1us</span>
<a name="l00171"></a>00171 <span class="comment">#define MEM_SPEED 667           //  artifact of not knowing correct timing values</span>
<a name="l00172"></a>00172 <span class="comment">#define MEM_CYCLE (CORE_SPEED*1.0 / MEM_SPEED)  // artifact of not knowing correct timing values</span>
<a name="l00173"></a>00173 <span class="comment">#define BUS_CYCLE (CORE_SPEED*1.0 / BUS_SPEED)</span>
<a name="l00174"></a>00174 <span class="comment"></span>
<a name="l00175"></a>00175 <span class="comment">#define CYCLE_2_NS (CORE_SPEED*1.0 / 1000)</span>
<a name="l00176"></a>00176 <span class="comment"></span>
<a name="l00177"></a>00177 <span class="comment">#define t_CMD   ceil (1.0 * BUS_CYCLE)</span>
<a name="l00178"></a>00178 <span class="comment">#define t_RCD   ceil (12 * CYCLE_2_NS)          // Taken from DRAMSim spd</span>
<a name="l00179"></a>00179 <span class="comment">#define t_RRD   ceil (6 * CYCLE_2_NS)           // TODO FIXME In most cases doesn't matter</span>
<a name="l00180"></a>00180 <span class="comment">#define t_RAS   ceil (45 * CYCLE_2_NS)          // Taken from DRAMSim spd</span>
<a name="l00181"></a>00181 <span class="comment">#define t_CAS   4 * ceil (1.0 * MEM_CYCLE)      // 4-4-4 So 4 Mem Cycles</span>
<a name="l00182"></a>00182 <span class="comment">#define t_RTRS  ceil (1.0 * MEM_CYCLE)</span>
<a name="l00183"></a>00183 <span class="comment">#define t_OST   ceil (1.0 * MEM_CYCLE)</span>
<a name="l00184"></a>00184 <span class="comment">#define t_WR    ceil (15 * CYCLE_2_NS)          // Taken from DRAMSim spd</span>
<a name="l00185"></a>00185 <span class="comment">#define t_WTR   ceil (t_WR / 2)                 // TODO FIXME  t_WTR not defined and I took average of 0 and t_WR</span>
<a name="l00186"></a>00186 <span class="comment">#define t_RP    ceil (12 * CYCLE_2_NS)          // Taken from DRAMSim spd</span>
<a name="l00187"></a>00187 <span class="comment">#define t_CCD   ceil (DDR_BUS_WIDTH/2 * BUS_CYCLE)// TODO Bus Cycle = Half Mem Cycle. burst of 4 beats</span>
<a name="l00188"></a>00188 <span class="comment">#define t_AL    0                               // No posted CAS will have t_AL = 0</span>
<a name="l00189"></a>00189 <span class="comment">#define t_CWD   t_CAS-t_CMD</span>
<a name="l00190"></a>00190 <span class="comment">#define t_RC    ceil (57 * CYCLE_2_NS)          // Taken from DRAMSim spd</span>
<a name="l00191"></a>00191 <span class="comment">#define t_RTP   ceil (3.0 * MEM_CYCLE)          // TODO don't know yet. default in DRAMSim for DDR2 &amp; DDR3 = 6 ddr half cycles </span>
<a name="l00192"></a>00192 <span class="comment">#define t_RFC   ceil (127.5 * CYCLE_2_NS)       // FIXME Taken from DRAMSim spd</span>
<a name="l00193"></a>00193 <span class="comment">*/</span>
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue May 4 11:43:09 2010 for Iris(Capston_v2) by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.8 </small></address>
</body>
</html>
