# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../pipeline_cpu_mips.srcs/sources_1/new" \
"test_bench_time_synth.v" \
"../../../../../pipeline_cpu_mips.srcs/sim_1/new/test_bench.v" \

# Do not sort compile order
nosort
