P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		    4 B
associativity 		4-way
n_set 			4096
n_cache_line 	16384
tag: 18, index: 12, offset: 2
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 200429 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	100457
0.n_loads 		78301
0.n_stores 		22156
0.n_hits 		87034
0.n_misses 		13423
0.hit_rate 		86.64
0.miss_rate 		13.36
0.n_upgrade_miss 	0
0.n_bus_snoops 	13995
0.n_snoop_hits 	107
0.n_writebacks 	99
Memory Traffic:
0.B_written_bus_to_cache 	53692
0.B_written_cache_to_bus_wb 	396
0.B_written_cache_to_bus_wt 	88624
0.B_total_traffic_wb 	54088
0.B_total_traffic_wt 	142316
    *** Results for Core 1 ***
1.n_cpu_accesses 	99972
1.n_loads 		78017
1.n_stores 		21955
1.n_hits 		85977
1.n_misses 		13995
1.hit_rate 		86.00
1.miss_rate 		14.00
1.n_upgrade_miss 	0
1.n_bus_snoops 	13423
1.n_snoop_hits 	310
1.n_writebacks 	284
Memory Traffic:
1.B_written_bus_to_cache 	55980
1.B_written_cache_to_bus_wb 	1136
1.B_written_cache_to_bus_wt 	87820
1.B_total_traffic_wb 	57116
1.B_total_traffic_wt 	143800
