Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 14 21:53:06 2025
| Host         : JoelsLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file fulladd4_timing_summary_routed.rpt -pb fulladd4_timing_summary_routed.pb -rpx fulladd4_timing_summary_routed.rpx -warn_on_violation
| Design       : fulladd4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            c_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.885ns  (logic 5.675ns (44.040%)  route 7.211ns (55.960%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           3.660     5.112    b_IBUF[1]
    SLICE_X0Y32          LUT5 (Prop_lut5_I3_O)        0.152     5.264 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.276     6.540    c2__1
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.354     6.894 r  c_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.275     9.169    c_out_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.716    12.885 r  c_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.885    c_out
    U15                                                               r  c_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.034ns  (logic 5.431ns (45.132%)  route 6.603ns (54.868%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           3.660     5.112    b_IBUF[1]
    SLICE_X0Y32          LUT5 (Prop_lut5_I3_O)        0.152     5.264 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.269     6.533    c2__1
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.326     6.859 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.533    sum_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.034 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.034    sum[2]
    U19                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.904ns  (logic 5.439ns (45.692%)  route 6.465ns (54.308%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           3.660     5.112    b_IBUF[1]
    SLICE_X0Y32          LUT5 (Prop_lut5_I3_O)        0.152     5.264 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.276     6.540    c2__1
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.326     6.866 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.529     8.395    sum_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.904 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.904    sum[3]
    V19                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_in
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.049ns  (logic 5.085ns (46.022%)  route 5.964ns (53.978%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  c_in (IN)
                         net (fo=0)                   0.000     0.000    c_in
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  c_in_IBUF_inst/O
                         net (fo=3, routed)           3.402     4.858    c_in_IBUF
    SLICE_X0Y32          LUT3 (Prop_lut3_I0_O)        0.124     4.982 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.562     7.544    sum_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.049 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.049    sum[0]
    U16                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.814ns  (logic 5.106ns (47.217%)  route 5.708ns (52.783%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           3.660     5.112    b_IBUF[1]
    SLICE_X0Y32          LUT5 (Prop_lut5_I4_O)        0.124     5.236 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.048     7.284    sum_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.814 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.814    sum[1]
    E19                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.472ns (61.955%)  route 0.904ns (38.045%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.622     0.839    a_IBUF[3]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.045     0.884 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.282     1.165    sum_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.376 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.376    sum[3]
    V19                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.434ns  (logic 1.479ns (60.761%)  route 0.955ns (39.239%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.630     0.862    a_IBUF[2]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.045     0.907 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.232    sum_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.434 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.434    sum[2]
    U19                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            c_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.536ns (56.151%)  route 1.200ns (43.849%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.622     0.839    a_IBUF[3]
    SLICE_X0Y19          LUT5 (Prop_lut5_I4_O)        0.042     0.881 r  c_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.578     1.458    c_out_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.736 r  c_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.736    c_out
    U15                                                               r  c_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.505ns (54.916%)  route 1.235ns (45.084%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           0.745     0.974    a_IBUF[1]
    SLICE_X0Y32          LUT5 (Prop_lut5_I3_O)        0.045     1.019 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.510    sum_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.740 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.740    sum[1]
    E19                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.472ns (48.629%)  route 1.555ns (51.371%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           0.825     1.046    a_IBUF[0]
    SLICE_X0Y32          LUT3 (Prop_lut3_I1_O)        0.045     1.091 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.730     1.821    sum_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.027 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.027    sum[0]
    U16                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





