#! /usr/bin/vvp -v
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ff287e52120 .scope module, "top_tb" "top_tb" 2 2;
 .timescale -9 -9;
v0x5ff287f0aaf0_0 .net "addr_out", 31 0, v0x5ff287f06180_0;  1 drivers
v0x5ff287f0abd0_0 .net "ce", 0 0, L_0x5ff287e65310;  1 drivers
v0x5ff287f0ac90_0 .var "clk", 0 0;
v0x5ff287f0ad30_0 .net "inst_i", 31 0, v0x5ff287f011d0_0;  1 drivers
v0x5ff287f0add0_0 .net "load_data_in", 31 0, v0x5ff287f00980_0;  1 drivers
v0x5ff287f0ae70_0 .net "pc", 31 0, v0x5ff287f07290_0;  1 drivers
v0x5ff287f0afc0_0 .var "rst", 0 0;
v0x5ff287f0b060_0 .net "store_data_out", 31 0, v0x5ff287f06970_0;  1 drivers
v0x5ff287f0b120_0 .net "we_out", 0 0, v0x5ff287f06a10_0;  1 drivers
S_0x5ff287e56230 .scope module, "u_RAM" "RAM" 2 61, 3 6 0, S_0x5ff287e52120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "w_r";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "rd_data";
v0x5ff287eb3210_0 .net "addr", 31 0, v0x5ff287f06180_0;  alias, 1 drivers
v0x5ff287f00820_0 .net "clk", 0 0, v0x5ff287f0ac90_0;  1 drivers
v0x5ff287f008e0 .array "ram_reg", 99 0, 31 0;
v0x5ff287f00980_0 .var "rd_data", 31 0;
v0x5ff287f00a60_0 .net "rst", 0 0, v0x5ff287f0afc0_0;  1 drivers
v0x5ff287f00b20_0 .net "w_r", 0 0, v0x5ff287f06a10_0;  alias, 1 drivers
v0x5ff287f00be0_0 .net "wr_data", 31 0, v0x5ff287f06970_0;  alias, 1 drivers
E_0x5ff287e65d90 .event negedge, v0x5ff287f00a60_0, v0x5ff287f00820_0;
S_0x5ff287f00d80 .scope module, "u_inst_rom" "inst_rom" 2 70, 4 2 0, S_0x5ff287e52120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "inst";
v0x5ff287f01010_0 .net "addr", 31 0, v0x5ff287f07290_0;  alias, 1 drivers
v0x5ff287f01110_0 .net "ce", 0 0, L_0x5ff287e65310;  alias, 1 drivers
v0x5ff287f011d0_0 .var "inst", 31 0;
v0x5ff287f01290 .array "inst_mem", 131070 0, 31 0;
E_0x5ff287e2afe0 .event anyedge, v0x5ff287f01110_0, v0x5ff287f01010_0;
S_0x5ff287f013d0 .scope module, "u_top" "top" 2 76, 5 4 0, S_0x5ff287e52120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "inst_i";
    .port_info 3 /INPUT 32 "load_data_in";
    .port_info 4 /OUTPUT 32 "addr_out";
    .port_info 5 /OUTPUT 1 "we_out";
    .port_info 6 /OUTPUT 32 "store_data_out";
    .port_info 7 /OUTPUT 32 "pc";
    .port_info 8 /OUTPUT 1 "ce";
v0x5ff287f08630_0 .net "EXPC_en", 0 0, v0x5ff287f01ec0_0;  1 drivers
v0x5ff287f086f0_0 .net "EX_en", 0 0, v0x5ff287f01f80_0;  1 drivers
v0x5ff287f08800_0 .net "ID_en", 0 0, v0x5ff287f02020_0;  1 drivers
v0x5ff287f088f0_0 .net "Jump_en", 0 0, v0x5ff287f020e0_0;  1 drivers
v0x5ff287f089e0_0 .net "L_or_S", 0 0, v0x5ff287f021f0_0;  1 drivers
v0x5ff287f08b20_0 .net "MEM_en", 0 0, v0x5ff287f022b0_0;  1 drivers
v0x5ff287f08c10_0 .net "PC_en", 0 0, v0x5ff287f02370_0;  1 drivers
v0x5ff287f08d00_0 .net "WB_Ctrl", 1 0, v0x5ff287f02430_0;  1 drivers
v0x5ff287f08df0_0 .net "WB_Data", 31 0, L_0x5ff287f1b9b0;  1 drivers
v0x5ff287f08f20_0 .net "WB_en", 0 0, v0x5ff287f02510_0;  1 drivers
v0x5ff287f09010_0 .net "addr_out", 31 0, v0x5ff287f06180_0;  alias, 1 drivers
v0x5ff287f09120_0 .net "alu_result", 31 0, v0x5ff287f03800_0;  1 drivers
v0x5ff287f09270_0 .net "aluop_o", 2 0, v0x5ff287f04960_0;  1 drivers
v0x5ff287f09330_0 .net "alusel_o", 6 0, v0x5ff287f04af0_0;  1 drivers
v0x5ff287f09440_0 .net "ce", 0 0, L_0x5ff287e65310;  alias, 1 drivers
v0x5ff287f09530_0 .net "clk", 0 0, v0x5ff287f0ac90_0;  alias, 1 drivers
v0x5ff287f095d0_0 .net "imm_en", 0 0, v0x5ff287f02670_0;  1 drivers
v0x5ff287f097d0_0 .net "imm_o", 31 0, v0x5ff287f04d70_0;  1 drivers
v0x5ff287f098e0_0 .net "inst_i", 31 0, v0x5ff287f011d0_0;  alias, 1 drivers
v0x5ff287f099f0_0 .net "load_data_in", 31 0, v0x5ff287f00980_0;  alias, 1 drivers
v0x5ff287f09b00_0 .net "load_data_out", 31 0, v0x5ff287f064d0_0;  1 drivers
v0x5ff287f09c10_0 .net "pc", 31 0, v0x5ff287f07290_0;  alias, 1 drivers
v0x5ff287f09cd0_0 .net "pc_plus_4", 31 0, L_0x5ff287f1b1d0;  1 drivers
v0x5ff287f09de0_0 .net "rdata1", 31 0, v0x5ff287f07d50_0;  1 drivers
v0x5ff287f09ef0_0 .net "rdata2", 31 0, v0x5ff287f07e20_0;  1 drivers
v0x5ff287f0a000_0 .net "reg1_addr_o", 4 0, v0x5ff287f05320_0;  1 drivers
v0x5ff287f0a110_0 .net "reg1_o", 31 0, v0x5ff287f054e0_0;  1 drivers
v0x5ff287f0a220_0 .net "reg1_read_o", 0 0, v0x5ff287f055d0_0;  1 drivers
v0x5ff287f0a310_0 .net "reg2_addr_o", 4 0, v0x5ff287f05750_0;  1 drivers
v0x5ff287f0a420_0 .net "reg2_o", 31 0, v0x5ff287f05910_0;  1 drivers
v0x5ff287f0a4e0_0 .net "reg2_read_o", 0 0, v0x5ff287f05a00_0;  1 drivers
v0x5ff287f0a5d0_0 .net "rst", 0 0, v0x5ff287f0afc0_0;  alias, 1 drivers
v0x5ff287f0a670_0 .net "store_data_out", 31 0, v0x5ff287f06970_0;  alias, 1 drivers
v0x5ff287f0a780_0 .net "wd_o", 4 0, v0x5ff287f05c20_0;  1 drivers
v0x5ff287f0a890_0 .net "we_out", 0 0, v0x5ff287f06a10_0;  alias, 1 drivers
S_0x5ff287f016e0 .scope module, "u_Control_Uint" "Control_Uint" 5 48, 6 1 0, S_0x5ff287f013d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "ALUSEL";
    .port_info 3 /OUTPUT 1 "PC_en";
    .port_info 4 /OUTPUT 1 "ID_en";
    .port_info 5 /OUTPUT 1 "EX_en";
    .port_info 6 /OUTPUT 1 "MEM_en";
    .port_info 7 /OUTPUT 1 "WB_en";
    .port_info 8 /OUTPUT 1 "Jump_en";
    .port_info 9 /OUTPUT 1 "imm_en";
    .port_info 10 /OUTPUT 1 "EXPC_en";
    .port_info 11 /OUTPUT 1 "L_or_S";
    .port_info 12 /OUTPUT 2 "WB_Ctrl";
P_0x5ff287f018c0 .param/l "EX" 0 6 21, C4<010>;
P_0x5ff287f01900 .param/l "ID" 0 6 20, C4<001>;
P_0x5ff287f01940 .param/l "MEM" 0 6 22, C4<011>;
P_0x5ff287f01980 .param/l "PC" 0 6 19, C4<000>;
P_0x5ff287f019c0 .param/l "WB" 0 6 23, C4<100>;
v0x5ff287f01dc0_0 .net "ALUSEL", 6 0, v0x5ff287f04af0_0;  alias, 1 drivers
v0x5ff287f01ec0_0 .var "EXPC_en", 0 0;
v0x5ff287f01f80_0 .var "EX_en", 0 0;
v0x5ff287f02020_0 .var "ID_en", 0 0;
v0x5ff287f020e0_0 .var "Jump_en", 0 0;
v0x5ff287f021f0_0 .var "L_or_S", 0 0;
v0x5ff287f022b0_0 .var "MEM_en", 0 0;
v0x5ff287f02370_0 .var "PC_en", 0 0;
v0x5ff287f02430_0 .var "WB_Ctrl", 1 0;
v0x5ff287f02510_0 .var "WB_en", 0 0;
v0x5ff287f025d0_0 .net "clk", 0 0, v0x5ff287f0ac90_0;  alias, 1 drivers
v0x5ff287f02670_0 .var "imm_en", 0 0;
v0x5ff287f02710_0 .net "rst", 0 0, v0x5ff287f0afc0_0;  alias, 1 drivers
v0x5ff287f027b0_0 .var "st_cur", 2 0;
v0x5ff287f02870_0 .var "st_next", 2 0;
E_0x5ff287e4e2c0 .event anyedge, v0x5ff287f027b0_0, v0x5ff287f01dc0_0;
E_0x5ff287ee80c0/0 .event negedge, v0x5ff287f00a60_0;
E_0x5ff287ee80c0/1 .event posedge, v0x5ff287f00a60_0, v0x5ff287f00820_0;
E_0x5ff287ee80c0 .event/or E_0x5ff287ee80c0/0, E_0x5ff287ee80c0/1;
S_0x5ff287f02b60 .scope module, "u_WB" "WB" 5 139, 7 1 0, S_0x5ff287f013d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "RAM_Data";
    .port_info 1 /INPUT 32 "PC_Plus4";
    .port_info 2 /INPUT 32 "EX_Data";
    .port_info 3 /INPUT 2 "WB_Ctrl";
    .port_info 4 /OUTPUT 32 "WB_Data";
v0x5ff287f02d10_0 .net "EX_Data", 31 0, v0x5ff287f03800_0;  alias, 1 drivers
v0x5ff287f02df0_0 .net "PC_Plus4", 31 0, L_0x5ff287f1b1d0;  alias, 1 drivers
v0x5ff287f02ed0_0 .net "RAM_Data", 31 0, v0x5ff287f064d0_0;  alias, 1 drivers
v0x5ff287f02fc0_0 .net "WB_Ctrl", 1 0, v0x5ff287f02430_0;  alias, 1 drivers
v0x5ff287f030b0_0 .net "WB_Data", 31 0, L_0x5ff287f1b9b0;  alias, 1 drivers
v0x5ff287f031c0_0 .net *"_ivl_1", 0 0, L_0x5ff287f1b740;  1 drivers
v0x5ff287f032a0_0 .net *"_ivl_3", 0 0, L_0x5ff287f1b7e0;  1 drivers
v0x5ff287f03380_0 .net *"_ivl_4", 31 0, L_0x5ff287f1b910;  1 drivers
L_0x5ff287f1b740 .part v0x5ff287f02430_0, 0, 1;
L_0x5ff287f1b7e0 .part v0x5ff287f02430_0, 1, 1;
L_0x5ff287f1b910 .functor MUXZ 32, v0x5ff287f064d0_0, v0x5ff287f03800_0, L_0x5ff287f1b7e0, C4<>;
L_0x5ff287f1b9b0 .functor MUXZ 32, L_0x5ff287f1b910, L_0x5ff287f1b1d0, L_0x5ff287f1b740, C4<>;
S_0x5ff287f03500 .scope module, "u_ex" "ex" 5 109, 8 12 0, S_0x5ff287f013d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "imm_en";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "reg_1";
    .port_info 6 /INPUT 32 "reg_2";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 3 "aluop";
    .port_info 9 /OUTPUT 32 "alu_result";
v0x5ff287f03800_0 .var "alu_result", 31 0;
v0x5ff287f03910_0 .net "aluop", 2 0, v0x5ff287f04960_0;  alias, 1 drivers
v0x5ff287f039d0_0 .net "en", 0 0, v0x5ff287f01f80_0;  alias, 1 drivers
v0x5ff287f03ad0_0 .net "imm", 31 0, v0x5ff287f04d70_0;  alias, 1 drivers
v0x5ff287f03b70_0 .net "imm_en", 0 0, v0x5ff287f02670_0;  alias, 1 drivers
v0x5ff287f03c60_0 .net "input_1", 31 0, L_0x5ff287f1b570;  1 drivers
v0x5ff287f03d20_0 .net "input_2", 31 0, L_0x5ff287f1b610;  1 drivers
v0x5ff287f03e00_0 .net "pc", 31 0, v0x5ff287f07290_0;  alias, 1 drivers
v0x5ff287f03ef0_0 .net "pc_en", 0 0, v0x5ff287f01ec0_0;  alias, 1 drivers
v0x5ff287f03fc0_0 .net "reg_1", 31 0, v0x5ff287f054e0_0;  alias, 1 drivers
v0x5ff287f04060_0 .net "reg_2", 31 0, v0x5ff287f05910_0;  alias, 1 drivers
v0x5ff287f04140_0 .net "rst", 0 0, v0x5ff287f0afc0_0;  alias, 1 drivers
E_0x5ff287ee8450/0 .event negedge, v0x5ff287f00a60_0;
E_0x5ff287ee8450/1 .event posedge, v0x5ff287f01f80_0;
E_0x5ff287ee8450 .event/or E_0x5ff287ee8450/0, E_0x5ff287ee8450/1;
L_0x5ff287f1b570 .functor MUXZ 32, v0x5ff287f054e0_0, v0x5ff287f07290_0, v0x5ff287f01ec0_0, C4<>;
L_0x5ff287f1b610 .functor MUXZ 32, v0x5ff287f05910_0, v0x5ff287f04d70_0, v0x5ff287f02670_0, C4<>;
S_0x5ff287f04320 .scope module, "u_id" "id" 5 76, 9 2 0, S_0x5ff287f013d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "inst_i";
    .port_info 2 /INPUT 32 "reg1_data_i";
    .port_info 3 /INPUT 32 "reg2_data_i";
    .port_info 4 /INPUT 1 "id_en";
    .port_info 5 /OUTPUT 1 "reg1_read_o";
    .port_info 6 /OUTPUT 1 "reg2_read_o";
    .port_info 7 /OUTPUT 5 "reg1_addr_o";
    .port_info 8 /OUTPUT 5 "reg2_addr_o";
    .port_info 9 /OUTPUT 3 "aluop_o";
    .port_info 10 /OUTPUT 7 "alusel_o";
    .port_info 11 /OUTPUT 32 "reg1_o";
    .port_info 12 /OUTPUT 32 "reg2_o";
    .port_info 13 /OUTPUT 5 "wd_o";
    .port_info 14 /OUTPUT 32 "imm_o";
v0x5ff287f04880_0 .var "aluop", 2 0;
v0x5ff287f04960_0 .var "aluop_o", 2 0;
v0x5ff287f04a20_0 .var "alusel", 6 0;
v0x5ff287f04af0_0 .var "alusel_o", 6 0;
v0x5ff287f04be0_0 .net "id_en", 0 0, v0x5ff287f02020_0;  alias, 1 drivers
v0x5ff287f04cd0_0 .var "imm", 31 0;
v0x5ff287f04d70_0 .var "imm_o", 31 0;
v0x5ff287f04e60_0 .net "inst_i", 31 0, v0x5ff287f011d0_0;  alias, 1 drivers
v0x5ff287f04f30_0 .net "op1", 6 0, L_0x5ff287f1b300;  1 drivers
v0x5ff287f05080_0 .net "op2", 2 0, L_0x5ff287f1b430;  1 drivers
v0x5ff287f05160_0 .net "op3", 6 0, L_0x5ff287f1b4d0;  1 drivers
v0x5ff287f05240_0 .var "reg1", 31 0;
v0x5ff287f05320_0 .var "reg1_addr_o", 4 0;
v0x5ff287f05400_0 .net "reg1_data_i", 31 0, v0x5ff287f07d50_0;  alias, 1 drivers
v0x5ff287f054e0_0 .var "reg1_o", 31 0;
v0x5ff287f055d0_0 .var "reg1_read_o", 0 0;
v0x5ff287f05670_0 .var "reg2", 31 0;
v0x5ff287f05750_0 .var "reg2_addr_o", 4 0;
v0x5ff287f05830_0 .net "reg2_data_i", 31 0, v0x5ff287f07e20_0;  alias, 1 drivers
v0x5ff287f05910_0 .var "reg2_o", 31 0;
v0x5ff287f05a00_0 .var "reg2_read_o", 0 0;
v0x5ff287f05aa0_0 .net "rst", 0 0, v0x5ff287f0afc0_0;  alias, 1 drivers
v0x5ff287f05b40_0 .var "wd", 4 0;
v0x5ff287f05c20_0 .var "wd_o", 4 0;
E_0x5ff287f04670 .event posedge, v0x5ff287f02020_0;
E_0x5ff287f046f0 .event anyedge, v0x5ff287f00a60_0, v0x5ff287f05a00_0, v0x5ff287f05830_0, v0x5ff287f04cd0_0;
E_0x5ff287f04760 .event anyedge, v0x5ff287f00a60_0, v0x5ff287f055d0_0, v0x5ff287f05400_0, v0x5ff287f04cd0_0;
E_0x5ff287f047d0/0 .event anyedge, v0x5ff287f00a60_0, v0x5ff287f011d0_0, v0x5ff287f04f30_0, v0x5ff287f05080_0;
E_0x5ff287f047d0/1 .event anyedge, v0x5ff287f05160_0, v0x5ff287f05240_0, v0x5ff287f05670_0;
E_0x5ff287f047d0 .event/or E_0x5ff287f047d0/0, E_0x5ff287f047d0/1;
L_0x5ff287f1b300 .part v0x5ff287f011d0_0, 0, 7;
L_0x5ff287f1b430 .part v0x5ff287f011d0_0, 12, 3;
L_0x5ff287f1b4d0 .part v0x5ff287f011d0_0, 25, 7;
S_0x5ff287f05ee0 .scope module, "u_mem" "mem" 5 123, 10 4 0, S_0x5ff287f013d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_en";
    .port_info 3 /INPUT 32 "mem_addr_i";
    .port_info 4 /INPUT 32 "reg2_i";
    .port_info 5 /INPUT 1 "l_or_s";
    .port_info 6 /INPUT 32 "load_data_in";
    .port_info 7 /OUTPUT 32 "addr_out";
    .port_info 8 /OUTPUT 32 "store_data_out";
    .port_info 9 /OUTPUT 1 "we_out";
    .port_info 10 /OUTPUT 32 "load_data_out";
v0x5ff287f06180_0 .var "addr_out", 31 0;
o0x75ed646ab368 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ff287f06260_0 .net "clk", 0 0, o0x75ed646ab368;  0 drivers
v0x5ff287f06300_0 .net "l_or_s", 0 0, v0x5ff287f021f0_0;  alias, 1 drivers
v0x5ff287f06400_0 .net "load_data_in", 31 0, v0x5ff287f00980_0;  alias, 1 drivers
v0x5ff287f064d0_0 .var "load_data_out", 31 0;
v0x5ff287f065c0_0 .net "mem_addr_i", 31 0, v0x5ff287f03800_0;  alias, 1 drivers
v0x5ff287f066b0_0 .net "mem_en", 0 0, v0x5ff287f022b0_0;  alias, 1 drivers
v0x5ff287f06750_0 .net "reg2_i", 31 0, v0x5ff287f05910_0;  alias, 1 drivers
v0x5ff287f06840_0 .net "rst", 0 0, v0x5ff287f0afc0_0;  alias, 1 drivers
v0x5ff287f06970_0 .var "store_data_out", 31 0;
v0x5ff287f06a10_0 .var "we_out", 0 0;
E_0x5ff287f060c0/0 .event anyedge, v0x5ff287f00a60_0, v0x5ff287f022b0_0, v0x5ff287f02d10_0, v0x5ff287f04060_0;
E_0x5ff287f060c0/1 .event anyedge, v0x5ff287f021f0_0, v0x5ff287f00980_0, v0x5ff287eb3210_0, v0x5ff287f00be0_0;
E_0x5ff287f060c0/2 .event anyedge, v0x5ff287f00b20_0, v0x5ff287f02ed0_0;
E_0x5ff287f060c0 .event/or E_0x5ff287f060c0/0, E_0x5ff287f060c0/1, E_0x5ff287f060c0/2;
S_0x5ff287f06c00 .scope module, "u_pc" "pc" 5 65, 11 3 0, S_0x5ff287f013d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_en";
    .port_info 2 /INPUT 32 "branch";
    .port_info 3 /INPUT 1 "branch_en";
    .port_info 4 /OUTPUT 1 "ce";
    .port_info 5 /OUTPUT 32 "pc";
    .port_info 6 /OUTPUT 32 "pc_plus_4";
L_0x5ff287e65310 .functor BUFZ 1, v0x5ff287f0afc0_0, C4<0>, C4<0>, C4<0>;
L_0x75ed643b7018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5ff287f06f00_0 .net/2u *"_ivl_0", 31 0, L_0x75ed643b7018;  1 drivers
v0x5ff287f07000_0 .net "branch", 31 0, v0x5ff287f03800_0;  alias, 1 drivers
v0x5ff287f070c0_0 .net "branch_en", 0 0, v0x5ff287f020e0_0;  alias, 1 drivers
v0x5ff287f071c0_0 .net "ce", 0 0, L_0x5ff287e65310;  alias, 1 drivers
v0x5ff287f07290_0 .var "pc", 31 0;
v0x5ff287f07380_0 .net "pc_en", 0 0, v0x5ff287f02370_0;  alias, 1 drivers
v0x5ff287f07420_0 .net "pc_plus_4", 31 0, L_0x5ff287f1b1d0;  alias, 1 drivers
v0x5ff287f074c0_0 .net "rst", 0 0, v0x5ff287f0afc0_0;  alias, 1 drivers
E_0x5ff287f06e80/0 .event negedge, v0x5ff287f00a60_0;
E_0x5ff287f06e80/1 .event posedge, v0x5ff287f02370_0;
E_0x5ff287f06e80 .event/or E_0x5ff287f06e80/0, E_0x5ff287f06e80/1;
L_0x5ff287f1b1d0 .arith/sum 32, v0x5ff287f07290_0, L_0x75ed643b7018;
S_0x5ff287f07620 .scope module, "u_regfile" "regfile" 5 95, 12 2 0, S_0x5ff287f013d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "waddr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /INPUT 1 "re1";
    .port_info 6 /INPUT 5 "raddr1";
    .port_info 7 /OUTPUT 32 "rdata1";
    .port_info 8 /INPUT 1 "re2";
    .port_info 9 /INPUT 5 "raddr2";
    .port_info 10 /OUTPUT 32 "rdata2";
v0x5ff287f07aa0_0 .net "clk", 0 0, v0x5ff287f0ac90_0;  alias, 1 drivers
v0x5ff287f07b90_0 .net "raddr1", 4 0, v0x5ff287f05320_0;  alias, 1 drivers
v0x5ff287f07c50_0 .net "raddr2", 4 0, v0x5ff287f05750_0;  alias, 1 drivers
v0x5ff287f07d50_0 .var "rdata1", 31 0;
v0x5ff287f07e20_0 .var "rdata2", 31 0;
v0x5ff287f07f10_0 .net "re1", 0 0, v0x5ff287f055d0_0;  alias, 1 drivers
v0x5ff287f07fe0_0 .net "re2", 0 0, v0x5ff287f05a00_0;  alias, 1 drivers
v0x5ff287f080b0 .array "regs", 31 0, 31 0;
v0x5ff287f08150_0 .net "rst", 0 0, v0x5ff287f0afc0_0;  alias, 1 drivers
v0x5ff287f08280_0 .net "waddr", 4 0, v0x5ff287f05c20_0;  alias, 1 drivers
v0x5ff287f08350_0 .net "wdata", 31 0, L_0x5ff287f1b9b0;  alias, 1 drivers
v0x5ff287f08420_0 .net "we", 0 0, v0x5ff287f02510_0;  alias, 1 drivers
E_0x5ff287f06d90 .event negedge, v0x5ff287f02510_0;
E_0x5ff287f07950 .event anyedge, v0x5ff287f05750_0, v0x5ff287f05a00_0;
E_0x5ff287f079b0 .event anyedge, v0x5ff287f05320_0, v0x5ff287f055d0_0;
E_0x5ff287f07a10 .event posedge, v0x5ff287f00820_0;
    .scope S_0x5ff287e56230;
T_0 ;
    %wait E_0x5ff287e65d90;
    %load/vec4 v0x5ff287f00a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ff287f00980_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5ff287eb3210_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_0.4, 5;
    %load/vec4 v0x5ff287eb3210_0;
    %cmpi/u 99, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5ff287f00b20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.5, 4;
    %load/vec4 v0x5ff287f00be0_0;
    %ix/getv 4, v0x5ff287eb3210_0;
    %store/vec4a v0x5ff287f008e0, 4, 0;
    %jmp T_0.6;
T_0.5 ;
    %ix/getv 4, v0x5ff287eb3210_0;
    %load/vec4a v0x5ff287f008e0, 4;
    %store/vec4 v0x5ff287f00980_0, 0, 32;
T_0.6 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5ff287f00980_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5ff287f00d80;
T_1 ;
    %vpi_call 4 18 "$readmemh", "../sim/asm/test.data", v0x5ff287f01290 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5ff287f00d80;
T_2 ;
    %wait E_0x5ff287e2afe0;
    %load/vec4 v0x5ff287f01110_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f011d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5ff287f01010_0;
    %parti/s 17, 2, 3;
    %pad/u 19;
    %ix/vec4 4;
    %load/vec4a v0x5ff287f01290, 4;
    %assign/vec4 v0x5ff287f011d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5ff287f016e0;
T_3 ;
    %wait E_0x5ff287ee80c0;
    %load/vec4 v0x5ff287f02710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f01f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f022b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f020e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f021f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ff287f02430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ff287f027b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5ff287f02870_0;
    %assign/vec4 v0x5ff287f027b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ff287f016e0;
T_4 ;
    %wait E_0x5ff287e4e2c0;
    %load/vec4 v0x5ff287f027b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff287f02370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff287f02020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff287f01f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff287f022b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff287f02510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff287f020e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff287f02670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff287f021f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ff287f02430_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff287f02870_0, 0, 3;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x5ff287f01dc0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x5ff287f020e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f02370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f01f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f022b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02510_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ff287f02870_0, 0, 3;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f02020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f01f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f022b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02510_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ff287f02870_0, 0, 3;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x5ff287f01dc0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x5ff287f02670_0, 0, 1;
    %load/vec4 v0x5ff287f01dc0_0;
    %parti/s 2, 1, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %pad/s 1;
    %store/vec4 v0x5ff287f01ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f01f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f022b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02510_0, 0, 1;
    %load/vec4 v0x5ff287f01dc0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_4.9, 8;
    %load/vec4 v0x5ff287f01dc0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %jmp/0 T_4.11, 9;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.12, 9;
T_4.11 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_4.12, 9;
 ; End of false expr.
    %blend;
T_4.12;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %store/vec4 v0x5ff287f02870_0, 0, 3;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x5ff287f01dc0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x5ff287f021f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f01f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f022b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02510_0, 0, 1;
    %load/vec4 v0x5ff287f01dc0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %store/vec4 v0x5ff287f02870_0, 0, 3;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x5ff287f01dc0_0;
    %parti/s 2, 1, 2;
    %store/vec4 v0x5ff287f02430_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f02020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f01f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f022b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f02510_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff287f02870_0, 0, 3;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5ff287f06c00;
T_5 ;
    %wait E_0x5ff287f06e80;
    %load/vec4 v0x5ff287f074c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f07290_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5ff287f07380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5ff287f070c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x5ff287f07000_0;
    %assign/vec4 v0x5ff287f07290_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5ff287f07420_0;
    %assign/vec4 v0x5ff287f07290_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5ff287f07290_0;
    %assign/vec4 v0x5ff287f07290_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ff287f04320;
T_6 ;
    %wait E_0x5ff287f047d0;
    %load/vec4 v0x5ff287f05aa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ff287f05b40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f055d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f05a00_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ff287f05320_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ff287f05750_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ff287f04cd0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ff287f05b40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f055d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f05a00_0, 0, 1;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x5ff287f05320_0, 0, 5;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x5ff287f05750_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ff287f04cd0_0, 0, 32;
    %load/vec4 v0x5ff287f04f30_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 5, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f055d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f05a00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ff287f04cd0_0, 0, 32;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x5ff287f05b40_0, 0, 5;
    %load/vec4 v0x5ff287f05080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %jmp T_6.16;
T_6.11 ;
    %load/vec4 v0x5ff287f05160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %jmp T_6.20;
T_6.17 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %jmp T_6.20;
T_6.18 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %jmp T_6.20;
T_6.20 ;
    %pop/vec4 1;
    %jmp T_6.16;
T_6.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %jmp T_6.16;
T_6.13 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %jmp T_6.16;
T_6.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 37, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f055d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f05a00_0, 0, 1;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ff287f04cd0_0, 0, 32;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x5ff287f05b40_0, 0, 5;
    %load/vec4 v0x5ff287f05080_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %jmp T_6.26;
T_6.21 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %jmp T_6.26;
T_6.22 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %jmp T_6.26;
T_6.23 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %jmp T_6.26;
T_6.24 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %jmp T_6.26;
T_6.26 ;
    %pop/vec4 1;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f055d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f05a00_0, 0, 1;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f04cd0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ff287f05b40_0, 0, 5;
    %load/vec4 v0x5ff287f05080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %jmp T_6.34;
T_6.27 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %load/vec4 v0x5ff287f05240_0;
    %load/vec4 v0x5ff287f05670_0;
    %cmp/e;
    %jmp/0xz  T_6.35, 4;
    %pushi/vec4 98, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
    %jmp T_6.36;
T_6.35 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
T_6.36 ;
    %jmp T_6.34;
T_6.28 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %load/vec4 v0x5ff287f05240_0;
    %load/vec4 v0x5ff287f05670_0;
    %cmp/ne;
    %jmp/0xz  T_6.37, 4;
    %pushi/vec4 98, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
    %jmp T_6.38;
T_6.37 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
T_6.38 ;
    %jmp T_6.34;
T_6.29 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %load/vec4 v0x5ff287f05240_0;
    %load/vec4 v0x5ff287f05670_0;
    %cmp/s;
    %jmp/0xz  T_6.39, 5;
    %pushi/vec4 98, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
    %jmp T_6.40;
T_6.39 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
T_6.40 ;
    %jmp T_6.34;
T_6.30 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %load/vec4 v0x5ff287f05670_0;
    %load/vec4 v0x5ff287f05240_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_6.41, 5;
    %pushi/vec4 98, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
    %jmp T_6.42;
T_6.41 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
T_6.42 ;
    %jmp T_6.34;
T_6.31 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %load/vec4 v0x5ff287f05240_0;
    %load/vec4 v0x5ff287f05670_0;
    %cmp/u;
    %jmp/0xz  T_6.43, 5;
    %pushi/vec4 98, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
    %jmp T_6.44;
T_6.43 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
T_6.44 ;
    %jmp T_6.34;
T_6.32 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %load/vec4 v0x5ff287f05670_0;
    %load/vec4 v0x5ff287f05240_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.45, 5;
    %pushi/vec4 98, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
    %jmp T_6.46;
T_6.45 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
T_6.46 ;
    %jmp T_6.34;
T_6.34 ;
    %pop/vec4 1;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %pushi/vec4 41, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f055d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f05a00_0, 0, 1;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ff287f04cd0_0, 0, 32;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x5ff287f05b40_0, 0, 5;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %pushi/vec4 57, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f055d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f05a00_0, 0, 1;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ff287f04cd0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ff287f05b40_0, 0, 5;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f055d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f05a00_0, 0, 1;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f04cd0_0, 0, 32;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x5ff287f05b40_0, 0, 5;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff287f04880_0, 0, 3;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0x5ff287f04a20_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f055d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f05a00_0, 0, 1;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ff287f04cd0_0, 0, 32;
    %load/vec4 v0x5ff287f04e60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x5ff287f05b40_0, 0, 5;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5ff287f04320;
T_7 ;
    %wait E_0x5ff287f04760;
    %load/vec4 v0x5ff287f05aa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ff287f05240_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5ff287f055d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5ff287f05400_0;
    %store/vec4 v0x5ff287f05240_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5ff287f055d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x5ff287f04cd0_0;
    %store/vec4 v0x5ff287f05240_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ff287f05240_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5ff287f04320;
T_8 ;
    %wait E_0x5ff287f046f0;
    %load/vec4 v0x5ff287f05aa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ff287f05670_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5ff287f05a00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5ff287f05830_0;
    %store/vec4 v0x5ff287f05670_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5ff287f05a00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x5ff287f04cd0_0;
    %store/vec4 v0x5ff287f05670_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ff287f05670_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5ff287f04320;
T_9 ;
    %wait E_0x5ff287f04670;
    %load/vec4 v0x5ff287f05aa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ff287f04960_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5ff287f04af0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ff287f05c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f054e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f05910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f04d70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5ff287f04880_0;
    %assign/vec4 v0x5ff287f04960_0, 0;
    %load/vec4 v0x5ff287f04a20_0;
    %assign/vec4 v0x5ff287f04af0_0, 0;
    %load/vec4 v0x5ff287f05b40_0;
    %assign/vec4 v0x5ff287f05c20_0, 0;
    %load/vec4 v0x5ff287f05240_0;
    %assign/vec4 v0x5ff287f054e0_0, 0;
    %load/vec4 v0x5ff287f05670_0;
    %assign/vec4 v0x5ff287f05910_0, 0;
    %load/vec4 v0x5ff287f04cd0_0;
    %assign/vec4 v0x5ff287f04d70_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5ff287f07620;
T_10 ;
    %wait E_0x5ff287f07a10;
    %load/vec4 v0x5ff287f08150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5ff287f08420_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.4, 4;
    %load/vec4 v0x5ff287f08280_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5ff287f08350_0;
    %load/vec4 v0x5ff287f08280_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ff287f080b0, 0, 4;
T_10.2 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5ff287f07620;
T_11 ;
    %wait E_0x5ff287f079b0;
    %load/vec4 v0x5ff287f08150_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f07d50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5ff287f07f10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x5ff287f07b90_0;
    %load/vec4 v0x5ff287f08280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_11.6, 4;
    %load/vec4 v0x5ff287f08420_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x5ff287f08350_0;
    %assign/vec4 v0x5ff287f07d50_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x5ff287f07b90_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_11.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f07d50_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x5ff287f07b90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5ff287f080b0, 4;
    %assign/vec4 v0x5ff287f07d50_0, 0;
T_11.8 ;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f07d50_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5ff287f07620;
T_12 ;
    %wait E_0x5ff287f07950;
    %load/vec4 v0x5ff287f08150_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f07e20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5ff287f07fe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x5ff287f07c50_0;
    %load/vec4 v0x5ff287f08280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_12.6, 4;
    %load/vec4 v0x5ff287f08420_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x5ff287f08350_0;
    %assign/vec4 v0x5ff287f07e20_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x5ff287f07c50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f07e20_0, 0;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x5ff287f07c50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5ff287f080b0, 4;
    %assign/vec4 v0x5ff287f07e20_0, 0;
T_12.8 ;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f07e20_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5ff287f07620;
T_13 ;
    %wait E_0x5ff287f06d90;
    %vpi_call 12 64 "$display", "x1: %d, x2: %d", &A<v0x5ff287f080b0, 1>, &A<v0x5ff287f080b0, 2> {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_0x5ff287f03500;
T_14 ;
    %wait E_0x5ff287ee8450;
    %load/vec4 v0x5ff287f04140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f03800_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5ff287f03910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f03800_0, 0;
    %jmp T_14.8;
T_14.2 ;
    %load/vec4 v0x5ff287f03c60_0;
    %load/vec4 v0x5ff287f03d20_0;
    %or;
    %assign/vec4 v0x5ff287f03800_0, 0;
    %jmp T_14.8;
T_14.3 ;
    %load/vec4 v0x5ff287f03c60_0;
    %load/vec4 v0x5ff287f03d20_0;
    %and;
    %assign/vec4 v0x5ff287f03800_0, 0;
    %jmp T_14.8;
T_14.4 ;
    %load/vec4 v0x5ff287f03c60_0;
    %load/vec4 v0x5ff287f03d20_0;
    %xor;
    %assign/vec4 v0x5ff287f03800_0, 0;
    %jmp T_14.8;
T_14.5 ;
    %load/vec4 v0x5ff287f03c60_0;
    %load/vec4 v0x5ff287f03d20_0;
    %add;
    %assign/vec4 v0x5ff287f03800_0, 0;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v0x5ff287f03c60_0;
    %load/vec4 v0x5ff287f03d20_0;
    %sub;
    %assign/vec4 v0x5ff287f03800_0, 0;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5ff287f05ee0;
T_15 ;
    %wait E_0x5ff287f060c0;
    %load/vec4 v0x5ff287f06840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f06180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f06970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff287f06a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff287f064d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5ff287f066b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x5ff287f065c0_0;
    %assign/vec4 v0x5ff287f06180_0, 0;
    %load/vec4 v0x5ff287f06750_0;
    %assign/vec4 v0x5ff287f06970_0, 0;
    %load/vec4 v0x5ff287f06300_0;
    %assign/vec4 v0x5ff287f06a10_0, 0;
    %load/vec4 v0x5ff287f06400_0;
    %assign/vec4 v0x5ff287f064d0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5ff287f06180_0;
    %assign/vec4 v0x5ff287f06180_0, 0;
    %load/vec4 v0x5ff287f06970_0;
    %assign/vec4 v0x5ff287f06970_0, 0;
    %load/vec4 v0x5ff287f06a10_0;
    %assign/vec4 v0x5ff287f06a10_0, 0;
    %load/vec4 v0x5ff287f064d0_0;
    %assign/vec4 v0x5ff287f064d0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5ff287e52120;
T_16 ;
    %vpi_call 2 36 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ff287e52120 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5ff287e52120;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f0ac90_0, 0, 1;
T_17.0 ;
    %delay 7000, 0;
    %load/vec4 v0x5ff287f0ac90_0;
    %inv;
    %store/vec4 v0x5ff287f0ac90_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0x5ff287e52120;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff287f0afc0_0, 0, 1;
    %delay 101000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff287f0afc0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "./top_tb.v";
    "../peripherals/RAM.v";
    "../peripherals/inst_rom.v";
    "top.v";
    "Control_Unit.v";
    "WB.v";
    "ex.v";
    "id.v";
    "mem.v";
    "pc.v";
    "regfile.v";
