INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/HazardUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeDtoE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeEtoM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeFtoD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeMtoW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeWtoF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/top_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sim_1/new/top_mips_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mips_tb
