Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sun Jul 10 22:56:11 2022
| Host         : Saturn running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SanbaCPU_timing_summary_routed.rpt -pb SanbaCPU_timing_summary_routed.pb -rpx SanbaCPU_timing_summary_routed.rpx -warn_on_violation
| Design       : SanbaCPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  111         
TIMING-20  Warning           Non-clocked latch            11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (123)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (187)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (123)
--------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cpu/FSM_onehot_r_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cpu/FSM_onehot_r_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory/vu/vga_ctrl/r_half_clk_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: memory/vu/vga_ctrl/r_vga_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (187)
--------------------------------------------------
 There are 187 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  192          inf        0.000                      0                  192           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           192 Endpoints
Min Delay           192 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory/vu/vga_ctrl/o_vga_b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.850ns  (logic 4.065ns (59.342%)  route 2.785ns (40.658%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/o_vga_b_reg[0]/C
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  memory/vu/vga_ctrl/o_vga_b_reg[0]/Q
                         net (fo=1, routed)           2.785     3.303    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547     6.850 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.850    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/vu/vga_ctrl/o_vga_vsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 4.021ns (61.172%)  route 2.552ns (38.828%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y145        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/o_vga_vsync_reg/C
    SLICE_X28Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  memory/vu/vga_ctrl/o_vga_vsync_reg/Q
                         net (fo=1, routed)           2.552     3.008    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     6.574 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     6.574    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/vu/vga_ctrl/o_vga_hsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.320ns  (logic 4.021ns (63.618%)  route 2.299ns (36.382%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/o_vga_hsync_reg/C
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  memory/vu/vga_ctrl/o_vga_hsync_reg/Q
                         net (fo=1, routed)           2.299     2.755    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     6.320 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     6.320    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/vu/vga_ctrl/o_vga_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.942ns  (logic 4.072ns (68.528%)  route 1.870ns (31.472%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/o_vga_r_reg[0]/C
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  memory/vu/vga_ctrl/o_vga_r_reg[0]/Q
                         net (fo=1, routed)           1.870     2.388    VGA_G_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554     5.942 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.942    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/vu/vga_ctrl/o_vga_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.729ns  (logic 4.056ns (70.798%)  route 1.673ns (29.202%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y147        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/o_vga_r_reg[0]_lopt_replica/C
    SLICE_X88Y147        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  memory/vu/vga_ctrl/o_vga_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.673     2.191    lopt
    C6                   OBUF (Prop_obuf_I_O)         3.538     5.729 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.729    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/vu/vga_ctrl/r_vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/vga_ctrl/o_vga_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.410ns  (logic 0.966ns (17.855%)  route 4.444ns (82.145%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y147        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/r_vcount_reg[2]/C
    SLICE_X59Y147        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  memory/vu/vga_ctrl/r_vcount_reg[2]/Q
                         net (fo=16, routed)          0.991     1.410    memory/vu/vga_ctrl/r_vcount_reg_n_0_[2]
    SLICE_X59Y149        LUT3 (Prop_lut3_I1_O)        0.299     1.709 f  memory/vu/vga_ctrl/o_y[8]_i_2/O
                         net (fo=4, routed)           0.872     2.581    memory/vu/vga_ctrl/o_y[8]_i_2_n_0
    SLICE_X60Y146        LUT6 (Prop_lut6_I4_O)        0.124     2.705 f  memory/vu/vga_ctrl/o_vga_r[0]_i_4/O
                         net (fo=2, routed)           0.437     3.142    memory/vu/vga_ctrl/o_vga_r[0]_i_4_n_0
    SLICE_X60Y145        LUT6 (Prop_lut6_I4_O)        0.124     3.266 r  memory/vu/vga_ctrl/o_vga_r[0]_i_1/O
                         net (fo=2, routed)           2.145     5.410    memory/vu/vga_ctrl/o_vga_r[0]_i_1_n_0
    SLICE_X88Y139        FDRE                                         r  memory/vu/vga_ctrl/o_vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/vu/vga_ctrl/o_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/old_y_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.043ns  (logic 1.568ns (31.090%)  route 3.475ns (68.910%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y149        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/o_y_reg[4]/C
    SLICE_X59Y149        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  memory/vu/vga_ctrl/o_y_reg[4]/Q
                         net (fo=11, routed)          0.987     1.443    memory/vu/vga_ctrl/o_y[4]
    SLICE_X60Y151        LUT2 (Prop_lut2_I0_O)        0.153     1.596 r  memory/vu/vga_ctrl/old_x[9]_i_2/O
                         net (fo=3, routed)           0.471     2.067    memory/vu/vga_ctrl/old_x[9]_i_2_n_0
    SLICE_X60Y150        LUT6 (Prop_lut6_I5_O)        0.331     2.398 r  memory/vu/vga_ctrl/r_vcount0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.398    memory/vu/vga_ctrl_n_30
    SLICE_X60Y150        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     2.716 r  memory/vu/r_vcount0_carry/CO[2]
                         net (fo=2, routed)           1.283     3.999    memory/vu/vga_ctrl/CO[0]
    SLICE_X60Y149        LUT6 (Prop_lut6_I5_O)        0.310     4.309 r  memory/vu/vga_ctrl/old_y[8]_i_1/O
                         net (fo=12, routed)          0.734     5.043    memory/vu/r_vcount0
    SLICE_X60Y151        FDRE                                         r  memory/vu/old_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/vu/vga_ctrl/o_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/r_vcount_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.043ns  (logic 1.568ns (31.090%)  route 3.475ns (68.910%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y149        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/o_y_reg[4]/C
    SLICE_X59Y149        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  memory/vu/vga_ctrl/o_y_reg[4]/Q
                         net (fo=11, routed)          0.987     1.443    memory/vu/vga_ctrl/o_y[4]
    SLICE_X60Y151        LUT2 (Prop_lut2_I0_O)        0.153     1.596 r  memory/vu/vga_ctrl/old_x[9]_i_2/O
                         net (fo=3, routed)           0.471     2.067    memory/vu/vga_ctrl/old_x[9]_i_2_n_0
    SLICE_X60Y150        LUT6 (Prop_lut6_I5_O)        0.331     2.398 r  memory/vu/vga_ctrl/r_vcount0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.398    memory/vu/vga_ctrl_n_30
    SLICE_X60Y150        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     2.716 r  memory/vu/r_vcount0_carry/CO[2]
                         net (fo=2, routed)           1.283     3.999    memory/vu/vga_ctrl/CO[0]
    SLICE_X60Y149        LUT6 (Prop_lut6_I5_O)        0.310     4.309 r  memory/vu/vga_ctrl/old_y[8]_i_1/O
                         net (fo=12, routed)          0.734     5.043    memory/vu/r_vcount0
    SLICE_X60Y151        FDRE                                         r  memory/vu/r_vcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/vu/vga_ctrl/o_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/r_vcount_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.043ns  (logic 1.568ns (31.090%)  route 3.475ns (68.910%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y149        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/o_y_reg[4]/C
    SLICE_X59Y149        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  memory/vu/vga_ctrl/o_y_reg[4]/Q
                         net (fo=11, routed)          0.987     1.443    memory/vu/vga_ctrl/o_y[4]
    SLICE_X60Y151        LUT2 (Prop_lut2_I0_O)        0.153     1.596 r  memory/vu/vga_ctrl/old_x[9]_i_2/O
                         net (fo=3, routed)           0.471     2.067    memory/vu/vga_ctrl/old_x[9]_i_2_n_0
    SLICE_X60Y150        LUT6 (Prop_lut6_I5_O)        0.331     2.398 r  memory/vu/vga_ctrl/r_vcount0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.398    memory/vu/vga_ctrl_n_30
    SLICE_X60Y150        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     2.716 r  memory/vu/r_vcount0_carry/CO[2]
                         net (fo=2, routed)           1.283     3.999    memory/vu/vga_ctrl/CO[0]
    SLICE_X60Y149        LUT6 (Prop_lut6_I5_O)        0.310     4.309 r  memory/vu/vga_ctrl/old_y[8]_i_1/O
                         net (fo=12, routed)          0.734     5.043    memory/vu/r_vcount0
    SLICE_X60Y151        FDRE                                         r  memory/vu/r_vcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/vu/vga_ctrl/o_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/r_vcount_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.043ns  (logic 1.568ns (31.090%)  route 3.475ns (68.910%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y149        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/o_y_reg[4]/C
    SLICE_X59Y149        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  memory/vu/vga_ctrl/o_y_reg[4]/Q
                         net (fo=11, routed)          0.987     1.443    memory/vu/vga_ctrl/o_y[4]
    SLICE_X60Y151        LUT2 (Prop_lut2_I0_O)        0.153     1.596 r  memory/vu/vga_ctrl/old_x[9]_i_2/O
                         net (fo=3, routed)           0.471     2.067    memory/vu/vga_ctrl/old_x[9]_i_2_n_0
    SLICE_X60Y150        LUT6 (Prop_lut6_I5_O)        0.331     2.398 r  memory/vu/vga_ctrl/r_vcount0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.398    memory/vu/vga_ctrl_n_30
    SLICE_X60Y150        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     2.716 r  memory/vu/r_vcount0_carry/CO[2]
                         net (fo=2, routed)           1.283     3.999    memory/vu/vga_ctrl/CO[0]
    SLICE_X60Y149        LUT6 (Prop_lut6_I5_O)        0.310     4.309 r  memory/vu/vga_ctrl/old_y[8]_i_1/O
                         net (fo=12, routed)          0.734     5.043    memory/vu/r_vcount0
    SLICE_X60Y151        FDRE                                         r  memory/vu/r_vcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory/vu/vga_ctrl/o_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/old_x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.502%)  route 0.104ns (42.498%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/o_x_reg[2]/C
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  memory/vu/vga_ctrl/o_x_reg[2]/Q
                         net (fo=2, routed)           0.104     0.245    memory/vu/o_x[2]
    SLICE_X61Y144        FDRE                                         r  memory/vu/old_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/vu/vga_ctrl/o_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/old_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y145        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/o_x_reg[5]/C
    SLICE_X59Y145        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  memory/vu/vga_ctrl/o_x_reg[5]/Q
                         net (fo=2, routed)           0.108     0.249    memory/vu/o_x[5]
    SLICE_X61Y144        FDRE                                         r  memory/vu/old_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/vu/vga_ctrl/o_x_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/old_x_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.943%)  route 0.111ns (44.057%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/o_x_reg[6]/C
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  memory/vu/vga_ctrl/o_x_reg[6]/Q
                         net (fo=2, routed)           0.111     0.252    memory/vu/o_x[6]
    SLICE_X61Y144        FDRE                                         r  memory/vu/old_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/vu/vga_ctrl/o_x_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/old_x_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.943%)  route 0.111ns (44.057%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/o_x_reg[9]/C
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  memory/vu/vga_ctrl/o_x_reg[9]/Q
                         net (fo=2, routed)           0.111     0.252    memory/vu/o_x[9]
    SLICE_X61Y144        FDRE                                         r  memory/vu/old_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/vu/vga_ctrl/o_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/old_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y149        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/o_y_reg[1]/C
    SLICE_X59Y149        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  memory/vu/vga_ctrl/o_y_reg[1]/Q
                         net (fo=2, routed)           0.114     0.255    memory/vu/o_y[1]
    SLICE_X60Y149        FDRE                                         r  memory/vu/old_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/r_i_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/video_mem_reg_r2_0_63_3_5/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.154%)  route 0.119ns (45.846%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y148        FDRE                         0.000     0.000 r  memory/r_i_data_reg[6]/C
    SLICE_X64Y148        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  memory/r_i_data_reg[6]/Q
                         net (fo=1, routed)           0.119     0.260    memory/vu/video_mem_reg_r2_0_63_3_5/DIB
    SLICE_X62Y148        RAMD64E                                      r  memory/vu/video_mem_reg_r2_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/r_i_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/video_mem_reg_r2_0_63_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.953%)  route 0.120ns (46.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y147        FDRE                         0.000     0.000 r  memory/r_i_data_reg[2]/C
    SLICE_X64Y147        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  memory/r_i_data_reg[2]/Q
                         net (fo=1, routed)           0.120     0.261    memory/vu/video_mem_reg_r2_0_63_0_2/DIC
    SLICE_X62Y147        RAMD64E                                      r  memory/vu/video_mem_reg_r2_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/r_i_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/video_mem_reg_r2_0_63_0_2/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.792%)  route 0.121ns (46.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y147        FDRE                         0.000     0.000 r  memory/r_i_data_reg[0]/C
    SLICE_X64Y147        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  memory/r_i_data_reg[0]/Q
                         net (fo=1, routed)           0.121     0.262    memory/vu/video_mem_reg_r2_0_63_0_2/DIA
    SLICE_X62Y147        RAMD64E                                      r  memory/vu/video_mem_reg_r2_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/r_i_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/video_mem_reg_r2_0_63_3_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.792%)  route 0.121ns (46.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y148        FDRE                         0.000     0.000 r  memory/r_i_data_reg[3]/C
    SLICE_X64Y148        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  memory/r_i_data_reg[3]/Q
                         net (fo=1, routed)           0.121     0.262    memory/vu/video_mem_reg_r2_0_63_3_5/DIA
    SLICE_X62Y148        RAMD64E                                      r  memory/vu/video_mem_reg_r2_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/vu/vga_ctrl/r_vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/vu/vga_ctrl/o_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y148        FDRE                         0.000     0.000 r  memory/vu/vga_ctrl/r_vcount_reg[7]/C
    SLICE_X59Y148        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  memory/vu/vga_ctrl/r_vcount_reg[7]/Q
                         net (fo=11, routed)          0.077     0.218    memory/vu/vga_ctrl/r_vcount_reg_n_0_[7]
    SLICE_X58Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.263 r  memory/vu/vga_ctrl/o_y[8]_i_1/O
                         net (fo=1, routed)           0.000     0.263    memory/vu/vga_ctrl/o_y0[8]
    SLICE_X58Y148        FDRE                                         r  memory/vu/vga_ctrl/o_y_reg[8]/D
  -------------------------------------------------------------------    -------------------





