Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun  1 14:36:08 2020
| Host         : DESKTOP-CK1FK5P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dbu_control_sets_placed.rpt
| Design       : dbu
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              35 |            9 |
| No           | Yes                   | No                     |             291 |          130 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             526 |          430 |
| Yes          | Yes                   | No                     |              55 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |                                              Enable Signal                                             |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                                                        |                               |                3 |              4 |
|  clk_IBUF_BUFG | nixietube/cnt_1000HZ1_carry__2_n_0                                                                     | rst_IBUF                      |                7 |              7 |
|  clk_IBUF_BUFG | inc_edge_taker/in2_reg[0]_0                                                                            | rst_IBUF                      |                4 |             12 |
|  clk_IBUF_BUFG | cpu_pipeline/ID_EX/p_2_out[0]                                                                          | rst_IBUF                      |               10 |             27 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/d_reg[1]_3[0]                                                                      | rst_IBUF                      |               27 |             32 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/d_reg[2]_10[0]                                                                     | rst_IBUF                      |               27 |             32 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/d_reg[0]_1[0]                                                                      | rst_IBUF                      |               25 |             32 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/d_reg[0]_0[0]                                                                      | rst_IBUF                      |               26 |             32 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/d_reg[2]_2[0]                                                                      | rst_IBUF                      |               28 |             32 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/d_reg[2]_0[0]                                                                      | rst_IBUF                      |               26 |             32 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/d_reg[0]_4[0]                                                                      | rst_IBUF                      |               25 |             32 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/d_reg[2]_1[0]                                                                      | rst_IBUF                      |               30 |             32 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/d_reg[4]_3[0]                                                                      | rst_IBUF                      |               29 |             32 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/d_reg[1]_0[0]                                                                      | rst_IBUF                      |               26 |             32 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/d_reg[4]_2[0]                                                                      | rst_IBUF                      |               28 |             32 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/d_reg[4]_5[0]                                                                      | rst_IBUF                      |               30 |             32 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/d_reg[0]_3[0]                                                                      | rst_IBUF                      |               26 |             32 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/d_reg[69]_2[0]                                                                     | rst_IBUF                      |               29 |             32 |
|  clk_IBUF_BUFG | cpu_pipeline/MEM_WB/E[0]                                                                               | rst_IBUF                      |               27 |             32 |
|  clk_IBUF_BUFG |                                                                                                        | rst_IBUF                      |                9 |             35 |
|  clk_IBUF_BUFG | cpu_pipeline/ID_EX/p_2_out[0]                                                                          | cpu_pipeline/EX_MEM/rst00_out |               21 |             55 |
|  clk_IBUF_BUFG |                                                                                                        | cpu_pipeline/EX_MEM/SR[0]     |               57 |            118 |
|  clk_IBUF_BUFG | cpu_pipeline/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                               |               32 |            128 |
|  clk_IBUF_BUFG | cpu_pipeline/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                               |               32 |            128 |
|  clk_IBUF_BUFG |                                                                                                        | cpu_pipeline/EX_MEM/rst00_out |               73 |            173 |
+----------------+--------------------------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+


