Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jul 14 19:56:17 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/adder_new_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------+---------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|        Instance       |                 Module                | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------+---------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper          |                                 (top) |         63 |         63 |       0 |    0 |  61 |      0 |      0 |          0 |
|   bd_0_i              |                                  bd_0 |         63 |         63 |       0 |    0 |  61 |      0 |      0 |          0 |
|     hls_inst          |                       bd_0_hls_inst_0 |         63 |         63 |       0 |    0 |  61 |      0 |      0 |          0 |
|       (hls_inst)      |                       bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst            |             bd_0_hls_inst_0_adder_new |         63 |         63 |       0 |    0 |  61 |      0 |      0 |          0 |
|         (inst)        |             bd_0_hls_inst_0_adder_new |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|         BUS_A_s_axi_U | bd_0_hls_inst_0_adder_new_BUS_A_s_axi |         63 |         63 |       0 |    0 |  61 |      0 |      0 |          0 |
+-----------------------+---------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


