{"vcs1":{"timestamp_begin":1699257119.903886665, "rt":0.77, "ut":0.41, "st":0.27}}
{"vcselab":{"timestamp_begin":1699257120.762965660, "rt":0.87, "ut":0.56, "st":0.27}}
{"link":{"timestamp_begin":1699257121.694786138, "rt":0.55, "ut":0.17, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699257119.076602849}
{"VCS_COMP_START_TIME": 1699257119.076602849}
{"VCS_COMP_END_TIME": 1699257122.351221899}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338032}}
{"stitch_vcselab": {"peak_mem": 222604}}
