0.6
2019.1
May 24 2019
14:51:52
/home/it/chipxprt/DSD/DSD_lab07/Task2/Task2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/chipxprt/DSD/DSD_lab07/Task2/Task2.srcs/sim_1/new/Task2_sim.sv,1733054311,systemVerilog,,,,Task2_sim,,,,,,,,
/home/it/chipxprt/DSD/DSD_lab07/Task2/Task2.srcs/sources_1/new/Task2.sv,1733054520,systemVerilog,,/home/it/chipxprt/DSD/DSD_lab07/Task2/Task2.srcs/sim_1/new/Task2_sim.sv,,Task2,,,,,,,,
