

/* this file is automatically generated */


Layer Layer::PSL {
}




/*********************************
 Component INCLUDE_USR_STATIC_CLK_DATA 
 original object sources located at 
  "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40usrStaticClkData.cdf" 17 27  
**********************************/
Component	INCLUDE_USR_STATIC_CLK_DATA {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40usrStaticClkData.cdf" 17 27 }
}


/*********************************
 Component DRV_CLK_FDT_AM3 
 original object sources located at 
  "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbAm3Prcm.cdf" 17 26  
**********************************/
Component	DRV_CLK_FDT_AM3 {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbAm3Prcm.cdf" 17 26 }
}


/*********************************
 Component DRV_AM35XX_SPI 
 original object sources located at 
  "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbAm35xxSpi.cdf" 19 27  
**********************************/
Component	DRV_AM35XX_SPI {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbAm35xxSpi.cdf" 19 27 }
}


/*********************************
 Component DRV_AM38XX_I2C 
 original object sources located at 
  "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbAm38xxI2c.cdf" 17 24  
**********************************/
Component	DRV_AM38XX_I2C {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbAm38xxI2c.cdf" 17 24 }
}


/*********************************
 Component DRV_PINMUX_FDT_AM3 
 original object sources located at 
  "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbAm3Pads.cdf" 17 26  
**********************************/
Component	DRV_PINMUX_FDT_AM3 {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbAm3Pads.cdf" 17 26 }
}


/*********************************
 Component DRV_FDT_RTC_AM3 
 original object sources located at 
  "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbAm3Rtc.cdf" 17 25  
**********************************/
Component	DRV_FDT_RTC_AM3 {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbAm3Rtc.cdf" 17 25 }
}


/*********************************
 Component DRV_CACHE_TI_IPU 
 original object sources located at 
  "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbAmIPUCache.cdf" 17 24  
**********************************/
Component	DRV_CACHE_TI_IPU {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbAmIPUCache.cdf" 17 24 }
}


/*********************************
 Component DRV_FDT_TI_AM572X_PCIE 
 original object sources located at 
  "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbFdtTiAM572xPcie.cdf" 17 28  
**********************************/
Component	DRV_FDT_TI_AM572X_PCIE {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbFdtTiAM572xPcie.cdf" 17 28 }
}


/*********************************
 Component DRV_GPIO_FDT_OMAP 
 original object sources located at 
  "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbOmapGpioCtlr.cdf" 17 26  
**********************************/
Component	DRV_GPIO_FDT_OMAP {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbOmapGpioCtlr.cdf" 17 26 }
}


/*********************************
 Component DRV_INTCTLR_FDT_OMAP3 
 original object sources located at 
  "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbOmap35xxIntCtlr.cdf" 17 24  
**********************************/
Component	DRV_INTCTLR_FDT_OMAP3 {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbOmap35xxIntCtlr.cdf" 17 24 }
}


/*********************************
 Component DRV_TIMER_FDT_OMAP3 
 original object sources located at 
  "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbOmap35xxTimer.cdf" 16 24  
**********************************/
Component	DRV_TIMER_FDT_OMAP3 {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbOmap35xxTimer.cdf" 16 24 }
}


/*********************************
 Component DRV_CLK_FDT_TI_AM5 
 original object sources located at 
  "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbTAm5Clk.cdf" 16 23  
**********************************/
Component	DRV_CLK_FDT_TI_AM5 {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbTAm5Clk.cdf" 16 23 }
}


/*********************************
 Component DRV_SIO_TI_AM3 
 original object sources located at 
  "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbTiAm3Sio.cdf" 17 26  
**********************************/
Component	DRV_SIO_TI_AM3 {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbTiAm3Sio.cdf" 17 26 }
}


/*********************************
 Component DRV_CLK_FDT_AM4 
 original object sources located at 
  "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbTiClkAm4.cdf" 18 37  
**********************************/
Component	DRV_CLK_FDT_AM4 {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "$(WIND_BASE)/pkgs/os/platform/ti_sitara-1.0.3.0/cdf/40vxbTiClkAm4.cdf" 18 37 }
}


/*********************************
 Layer Layer::PSL 
 original object sources located at 
  "C:/Users/builder5/Desktop/Paul/MyWorkspaces/NextGen/Integration/AM4377_VSB/krnl/cdf/cdf_PRENOBUILD_PSL.tmp" 26 28  
**********************************/
Layer	Layer::PSL {
		LAYER += Layer::PSL
		LAYER_SOURCE		{ "C:/Users/builder5/Desktop/Paul/MyWorkspaces/NextGen/Integration/AM4377_VSB/krnl/cdf/cdf_PRENOBUILD_PSL.tmp" 26 28 }
}
