// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.3
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dataflow_out_channel_1_HH_
#define _dataflow_out_channel_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dataflow_out_channel.h"
#include "write_output.h"
#include "dataflow_out_chanbIp.h"
#include "fifo_w32_d1_A_x.h"

namespace ap_rtl {

struct dataflow_out_channel_1 : public sc_module {
    // Port declarations 376
    sc_out< sc_logic > m_axi_weights_AWVALID;
    sc_in< sc_logic > m_axi_weights_AWREADY;
    sc_out< sc_lv<32> > m_axi_weights_AWADDR;
    sc_out< sc_lv<1> > m_axi_weights_AWID;
    sc_out< sc_lv<32> > m_axi_weights_AWLEN;
    sc_out< sc_lv<3> > m_axi_weights_AWSIZE;
    sc_out< sc_lv<2> > m_axi_weights_AWBURST;
    sc_out< sc_lv<2> > m_axi_weights_AWLOCK;
    sc_out< sc_lv<4> > m_axi_weights_AWCACHE;
    sc_out< sc_lv<3> > m_axi_weights_AWPROT;
    sc_out< sc_lv<4> > m_axi_weights_AWQOS;
    sc_out< sc_lv<4> > m_axi_weights_AWREGION;
    sc_out< sc_lv<1> > m_axi_weights_AWUSER;
    sc_out< sc_logic > m_axi_weights_WVALID;
    sc_in< sc_logic > m_axi_weights_WREADY;
    sc_out< sc_lv<8> > m_axi_weights_WDATA;
    sc_out< sc_lv<1> > m_axi_weights_WSTRB;
    sc_out< sc_logic > m_axi_weights_WLAST;
    sc_out< sc_lv<1> > m_axi_weights_WID;
    sc_out< sc_lv<1> > m_axi_weights_WUSER;
    sc_out< sc_logic > m_axi_weights_ARVALID;
    sc_in< sc_logic > m_axi_weights_ARREADY;
    sc_out< sc_lv<32> > m_axi_weights_ARADDR;
    sc_out< sc_lv<1> > m_axi_weights_ARID;
    sc_out< sc_lv<32> > m_axi_weights_ARLEN;
    sc_out< sc_lv<3> > m_axi_weights_ARSIZE;
    sc_out< sc_lv<2> > m_axi_weights_ARBURST;
    sc_out< sc_lv<2> > m_axi_weights_ARLOCK;
    sc_out< sc_lv<4> > m_axi_weights_ARCACHE;
    sc_out< sc_lv<3> > m_axi_weights_ARPROT;
    sc_out< sc_lv<4> > m_axi_weights_ARQOS;
    sc_out< sc_lv<4> > m_axi_weights_ARREGION;
    sc_out< sc_lv<1> > m_axi_weights_ARUSER;
    sc_in< sc_logic > m_axi_weights_RVALID;
    sc_out< sc_logic > m_axi_weights_RREADY;
    sc_in< sc_lv<8> > m_axi_weights_RDATA;
    sc_in< sc_logic > m_axi_weights_RLAST;
    sc_in< sc_lv<1> > m_axi_weights_RID;
    sc_in< sc_lv<1> > m_axi_weights_RUSER;
    sc_in< sc_lv<2> > m_axi_weights_RRESP;
    sc_in< sc_logic > m_axi_weights_BVALID;
    sc_out< sc_logic > m_axi_weights_BREADY;
    sc_in< sc_lv<2> > m_axi_weights_BRESP;
    sc_in< sc_lv<1> > m_axi_weights_BID;
    sc_in< sc_lv<1> > m_axi_weights_BUSER;
    sc_in< sc_lv<32> > weights_offset;
    sc_in< sc_lv<32> > image_offset;
    sc_in< sc_lv<32> > curr_layer_in_w;
    sc_in< sc_lv<32> > curr_layer_in_h;
    sc_in< sc_lv<32> > curr_layer_out_w;
    sc_in< sc_lv<32> > curr_layer_out_h;
    sc_in< sc_lv<32> > curr_layer_in_ch;
    sc_in< sc_lv<32> > curr_layer_out_ch;
    sc_in< sc_lv<32> > curr_layer_ker_w;
    sc_in< sc_lv<32> > curr_layer_ker_h;
    sc_in< sc_lv<32> > curr_layer_str_w;
    sc_in< sc_lv<32> > curr_layer_str_h;
    sc_in< sc_lv<32> > out_offset;
    sc_in< sc_lv<32> > to_r;
    sc_in< sc_lv<32> > row;
    sc_in< sc_lv<32> > col;
    sc_out< sc_lv<10> > partial_outputfm_0_address0;
    sc_out< sc_logic > partial_outputfm_0_ce0;
    sc_out< sc_lv<27> > partial_outputfm_0_d0;
    sc_in< sc_lv<27> > partial_outputfm_0_q0;
    sc_out< sc_logic > partial_outputfm_0_we0;
    sc_out< sc_lv<10> > partial_outputfm_0_address1;
    sc_out< sc_logic > partial_outputfm_0_ce1;
    sc_out< sc_lv<27> > partial_outputfm_0_d1;
    sc_in< sc_lv<27> > partial_outputfm_0_q1;
    sc_out< sc_logic > partial_outputfm_0_we1;
    sc_out< sc_lv<10> > partial_outputfm_1_address0;
    sc_out< sc_logic > partial_outputfm_1_ce0;
    sc_out< sc_lv<27> > partial_outputfm_1_d0;
    sc_in< sc_lv<27> > partial_outputfm_1_q0;
    sc_out< sc_logic > partial_outputfm_1_we0;
    sc_out< sc_lv<10> > partial_outputfm_1_address1;
    sc_out< sc_logic > partial_outputfm_1_ce1;
    sc_out< sc_lv<27> > partial_outputfm_1_d1;
    sc_in< sc_lv<27> > partial_outputfm_1_q1;
    sc_out< sc_logic > partial_outputfm_1_we1;
    sc_out< sc_lv<10> > partial_outputfm_2_address0;
    sc_out< sc_logic > partial_outputfm_2_ce0;
    sc_out< sc_lv<27> > partial_outputfm_2_d0;
    sc_in< sc_lv<27> > partial_outputfm_2_q0;
    sc_out< sc_logic > partial_outputfm_2_we0;
    sc_out< sc_lv<10> > partial_outputfm_2_address1;
    sc_out< sc_logic > partial_outputfm_2_ce1;
    sc_out< sc_lv<27> > partial_outputfm_2_d1;
    sc_in< sc_lv<27> > partial_outputfm_2_q1;
    sc_out< sc_logic > partial_outputfm_2_we1;
    sc_out< sc_lv<10> > partial_outputfm_3_address0;
    sc_out< sc_logic > partial_outputfm_3_ce0;
    sc_out< sc_lv<27> > partial_outputfm_3_d0;
    sc_in< sc_lv<27> > partial_outputfm_3_q0;
    sc_out< sc_logic > partial_outputfm_3_we0;
    sc_out< sc_lv<10> > partial_outputfm_3_address1;
    sc_out< sc_logic > partial_outputfm_3_ce1;
    sc_out< sc_lv<27> > partial_outputfm_3_d1;
    sc_in< sc_lv<27> > partial_outputfm_3_q1;
    sc_out< sc_logic > partial_outputfm_3_we1;
    sc_out< sc_lv<10> > partial_outputfm_4_address0;
    sc_out< sc_logic > partial_outputfm_4_ce0;
    sc_out< sc_lv<27> > partial_outputfm_4_d0;
    sc_in< sc_lv<27> > partial_outputfm_4_q0;
    sc_out< sc_logic > partial_outputfm_4_we0;
    sc_out< sc_lv<10> > partial_outputfm_4_address1;
    sc_out< sc_logic > partial_outputfm_4_ce1;
    sc_out< sc_lv<27> > partial_outputfm_4_d1;
    sc_in< sc_lv<27> > partial_outputfm_4_q1;
    sc_out< sc_logic > partial_outputfm_4_we1;
    sc_out< sc_lv<10> > partial_outputfm_5_address0;
    sc_out< sc_logic > partial_outputfm_5_ce0;
    sc_out< sc_lv<27> > partial_outputfm_5_d0;
    sc_in< sc_lv<27> > partial_outputfm_5_q0;
    sc_out< sc_logic > partial_outputfm_5_we0;
    sc_out< sc_lv<10> > partial_outputfm_5_address1;
    sc_out< sc_logic > partial_outputfm_5_ce1;
    sc_out< sc_lv<27> > partial_outputfm_5_d1;
    sc_in< sc_lv<27> > partial_outputfm_5_q1;
    sc_out< sc_logic > partial_outputfm_5_we1;
    sc_out< sc_lv<10> > partial_outputfm_6_address0;
    sc_out< sc_logic > partial_outputfm_6_ce0;
    sc_out< sc_lv<27> > partial_outputfm_6_d0;
    sc_in< sc_lv<27> > partial_outputfm_6_q0;
    sc_out< sc_logic > partial_outputfm_6_we0;
    sc_out< sc_lv<10> > partial_outputfm_6_address1;
    sc_out< sc_logic > partial_outputfm_6_ce1;
    sc_out< sc_lv<27> > partial_outputfm_6_d1;
    sc_in< sc_lv<27> > partial_outputfm_6_q1;
    sc_out< sc_logic > partial_outputfm_6_we1;
    sc_out< sc_lv<10> > partial_outputfm_7_address0;
    sc_out< sc_logic > partial_outputfm_7_ce0;
    sc_out< sc_lv<27> > partial_outputfm_7_d0;
    sc_in< sc_lv<27> > partial_outputfm_7_q0;
    sc_out< sc_logic > partial_outputfm_7_we0;
    sc_out< sc_lv<10> > partial_outputfm_7_address1;
    sc_out< sc_logic > partial_outputfm_7_ce1;
    sc_out< sc_lv<27> > partial_outputfm_7_d1;
    sc_in< sc_lv<27> > partial_outputfm_7_q1;
    sc_out< sc_logic > partial_outputfm_7_we1;
    sc_out< sc_lv<10> > partial_outputfm_8_address0;
    sc_out< sc_logic > partial_outputfm_8_ce0;
    sc_out< sc_lv<27> > partial_outputfm_8_d0;
    sc_in< sc_lv<27> > partial_outputfm_8_q0;
    sc_out< sc_logic > partial_outputfm_8_we0;
    sc_out< sc_lv<10> > partial_outputfm_8_address1;
    sc_out< sc_logic > partial_outputfm_8_ce1;
    sc_out< sc_lv<27> > partial_outputfm_8_d1;
    sc_in< sc_lv<27> > partial_outputfm_8_q1;
    sc_out< sc_logic > partial_outputfm_8_we1;
    sc_out< sc_lv<10> > partial_outputfm_9_address0;
    sc_out< sc_logic > partial_outputfm_9_ce0;
    sc_out< sc_lv<27> > partial_outputfm_9_d0;
    sc_in< sc_lv<27> > partial_outputfm_9_q0;
    sc_out< sc_logic > partial_outputfm_9_we0;
    sc_out< sc_lv<10> > partial_outputfm_9_address1;
    sc_out< sc_logic > partial_outputfm_9_ce1;
    sc_out< sc_lv<27> > partial_outputfm_9_d1;
    sc_in< sc_lv<27> > partial_outputfm_9_q1;
    sc_out< sc_logic > partial_outputfm_9_we1;
    sc_out< sc_lv<10> > partial_outputfm_10_address0;
    sc_out< sc_logic > partial_outputfm_10_ce0;
    sc_out< sc_lv<27> > partial_outputfm_10_d0;
    sc_in< sc_lv<27> > partial_outputfm_10_q0;
    sc_out< sc_logic > partial_outputfm_10_we0;
    sc_out< sc_lv<10> > partial_outputfm_10_address1;
    sc_out< sc_logic > partial_outputfm_10_ce1;
    sc_out< sc_lv<27> > partial_outputfm_10_d1;
    sc_in< sc_lv<27> > partial_outputfm_10_q1;
    sc_out< sc_logic > partial_outputfm_10_we1;
    sc_out< sc_lv<10> > partial_outputfm_11_address0;
    sc_out< sc_logic > partial_outputfm_11_ce0;
    sc_out< sc_lv<27> > partial_outputfm_11_d0;
    sc_in< sc_lv<27> > partial_outputfm_11_q0;
    sc_out< sc_logic > partial_outputfm_11_we0;
    sc_out< sc_lv<10> > partial_outputfm_11_address1;
    sc_out< sc_logic > partial_outputfm_11_ce1;
    sc_out< sc_lv<27> > partial_outputfm_11_d1;
    sc_in< sc_lv<27> > partial_outputfm_11_q1;
    sc_out< sc_logic > partial_outputfm_11_we1;
    sc_out< sc_lv<10> > partial_outputfm_12_address0;
    sc_out< sc_logic > partial_outputfm_12_ce0;
    sc_out< sc_lv<27> > partial_outputfm_12_d0;
    sc_in< sc_lv<27> > partial_outputfm_12_q0;
    sc_out< sc_logic > partial_outputfm_12_we0;
    sc_out< sc_lv<10> > partial_outputfm_12_address1;
    sc_out< sc_logic > partial_outputfm_12_ce1;
    sc_out< sc_lv<27> > partial_outputfm_12_d1;
    sc_in< sc_lv<27> > partial_outputfm_12_q1;
    sc_out< sc_logic > partial_outputfm_12_we1;
    sc_out< sc_lv<10> > partial_outputfm_13_address0;
    sc_out< sc_logic > partial_outputfm_13_ce0;
    sc_out< sc_lv<27> > partial_outputfm_13_d0;
    sc_in< sc_lv<27> > partial_outputfm_13_q0;
    sc_out< sc_logic > partial_outputfm_13_we0;
    sc_out< sc_lv<10> > partial_outputfm_13_address1;
    sc_out< sc_logic > partial_outputfm_13_ce1;
    sc_out< sc_lv<27> > partial_outputfm_13_d1;
    sc_in< sc_lv<27> > partial_outputfm_13_q1;
    sc_out< sc_logic > partial_outputfm_13_we1;
    sc_out< sc_lv<10> > partial_outputfm_14_address0;
    sc_out< sc_logic > partial_outputfm_14_ce0;
    sc_out< sc_lv<27> > partial_outputfm_14_d0;
    sc_in< sc_lv<27> > partial_outputfm_14_q0;
    sc_out< sc_logic > partial_outputfm_14_we0;
    sc_out< sc_lv<10> > partial_outputfm_14_address1;
    sc_out< sc_logic > partial_outputfm_14_ce1;
    sc_out< sc_lv<27> > partial_outputfm_14_d1;
    sc_in< sc_lv<27> > partial_outputfm_14_q1;
    sc_out< sc_logic > partial_outputfm_14_we1;
    sc_out< sc_lv<10> > partial_outputfm_15_address0;
    sc_out< sc_logic > partial_outputfm_15_ce0;
    sc_out< sc_lv<27> > partial_outputfm_15_d0;
    sc_in< sc_lv<27> > partial_outputfm_15_q0;
    sc_out< sc_logic > partial_outputfm_15_we0;
    sc_out< sc_lv<10> > partial_outputfm_15_address1;
    sc_out< sc_logic > partial_outputfm_15_ce1;
    sc_out< sc_lv<27> > partial_outputfm_15_d1;
    sc_in< sc_lv<27> > partial_outputfm_15_q1;
    sc_out< sc_logic > partial_outputfm_15_we1;
    sc_out< sc_lv<10> > partial_outputfm_16_address0;
    sc_out< sc_logic > partial_outputfm_16_ce0;
    sc_out< sc_lv<27> > partial_outputfm_16_d0;
    sc_in< sc_lv<27> > partial_outputfm_16_q0;
    sc_out< sc_logic > partial_outputfm_16_we0;
    sc_out< sc_lv<10> > partial_outputfm_16_address1;
    sc_out< sc_logic > partial_outputfm_16_ce1;
    sc_out< sc_lv<27> > partial_outputfm_16_d1;
    sc_in< sc_lv<27> > partial_outputfm_16_q1;
    sc_out< sc_logic > partial_outputfm_16_we1;
    sc_out< sc_lv<10> > partial_outputfm_17_address0;
    sc_out< sc_logic > partial_outputfm_17_ce0;
    sc_out< sc_lv<27> > partial_outputfm_17_d0;
    sc_in< sc_lv<27> > partial_outputfm_17_q0;
    sc_out< sc_logic > partial_outputfm_17_we0;
    sc_out< sc_lv<10> > partial_outputfm_17_address1;
    sc_out< sc_logic > partial_outputfm_17_ce1;
    sc_out< sc_lv<27> > partial_outputfm_17_d1;
    sc_in< sc_lv<27> > partial_outputfm_17_q1;
    sc_out< sc_logic > partial_outputfm_17_we1;
    sc_out< sc_lv<10> > partial_outputfm_18_address0;
    sc_out< sc_logic > partial_outputfm_18_ce0;
    sc_out< sc_lv<27> > partial_outputfm_18_d0;
    sc_in< sc_lv<27> > partial_outputfm_18_q0;
    sc_out< sc_logic > partial_outputfm_18_we0;
    sc_out< sc_lv<10> > partial_outputfm_18_address1;
    sc_out< sc_logic > partial_outputfm_18_ce1;
    sc_out< sc_lv<27> > partial_outputfm_18_d1;
    sc_in< sc_lv<27> > partial_outputfm_18_q1;
    sc_out< sc_logic > partial_outputfm_18_we1;
    sc_out< sc_lv<10> > partial_outputfm_19_address0;
    sc_out< sc_logic > partial_outputfm_19_ce0;
    sc_out< sc_lv<27> > partial_outputfm_19_d0;
    sc_in< sc_lv<27> > partial_outputfm_19_q0;
    sc_out< sc_logic > partial_outputfm_19_we0;
    sc_out< sc_lv<10> > partial_outputfm_19_address1;
    sc_out< sc_logic > partial_outputfm_19_ce1;
    sc_out< sc_lv<27> > partial_outputfm_19_d1;
    sc_in< sc_lv<27> > partial_outputfm_19_q1;
    sc_out< sc_logic > partial_outputfm_19_we1;
    sc_out< sc_lv<10> > partial_outputfm_20_address0;
    sc_out< sc_logic > partial_outputfm_20_ce0;
    sc_out< sc_lv<27> > partial_outputfm_20_d0;
    sc_in< sc_lv<27> > partial_outputfm_20_q0;
    sc_out< sc_logic > partial_outputfm_20_we0;
    sc_out< sc_lv<10> > partial_outputfm_20_address1;
    sc_out< sc_logic > partial_outputfm_20_ce1;
    sc_out< sc_lv<27> > partial_outputfm_20_d1;
    sc_in< sc_lv<27> > partial_outputfm_20_q1;
    sc_out< sc_logic > partial_outputfm_20_we1;
    sc_out< sc_lv<10> > partial_outputfm_21_address0;
    sc_out< sc_logic > partial_outputfm_21_ce0;
    sc_out< sc_lv<27> > partial_outputfm_21_d0;
    sc_in< sc_lv<27> > partial_outputfm_21_q0;
    sc_out< sc_logic > partial_outputfm_21_we0;
    sc_out< sc_lv<10> > partial_outputfm_21_address1;
    sc_out< sc_logic > partial_outputfm_21_ce1;
    sc_out< sc_lv<27> > partial_outputfm_21_d1;
    sc_in< sc_lv<27> > partial_outputfm_21_q1;
    sc_out< sc_logic > partial_outputfm_21_we1;
    sc_out< sc_lv<10> > partial_outputfm_22_address0;
    sc_out< sc_logic > partial_outputfm_22_ce0;
    sc_out< sc_lv<27> > partial_outputfm_22_d0;
    sc_in< sc_lv<27> > partial_outputfm_22_q0;
    sc_out< sc_logic > partial_outputfm_22_we0;
    sc_out< sc_lv<10> > partial_outputfm_22_address1;
    sc_out< sc_logic > partial_outputfm_22_ce1;
    sc_out< sc_lv<27> > partial_outputfm_22_d1;
    sc_in< sc_lv<27> > partial_outputfm_22_q1;
    sc_out< sc_logic > partial_outputfm_22_we1;
    sc_out< sc_lv<10> > partial_outputfm_23_address0;
    sc_out< sc_logic > partial_outputfm_23_ce0;
    sc_out< sc_lv<27> > partial_outputfm_23_d0;
    sc_in< sc_lv<27> > partial_outputfm_23_q0;
    sc_out< sc_logic > partial_outputfm_23_we0;
    sc_out< sc_lv<10> > partial_outputfm_23_address1;
    sc_out< sc_logic > partial_outputfm_23_ce1;
    sc_out< sc_lv<27> > partial_outputfm_23_d1;
    sc_in< sc_lv<27> > partial_outputfm_23_q1;
    sc_out< sc_logic > partial_outputfm_23_we1;
    sc_out< sc_lv<10> > partial_outputfm_24_address0;
    sc_out< sc_logic > partial_outputfm_24_ce0;
    sc_out< sc_lv<27> > partial_outputfm_24_d0;
    sc_in< sc_lv<27> > partial_outputfm_24_q0;
    sc_out< sc_logic > partial_outputfm_24_we0;
    sc_out< sc_lv<10> > partial_outputfm_24_address1;
    sc_out< sc_logic > partial_outputfm_24_ce1;
    sc_out< sc_lv<27> > partial_outputfm_24_d1;
    sc_in< sc_lv<27> > partial_outputfm_24_q1;
    sc_out< sc_logic > partial_outputfm_24_we1;
    sc_out< sc_lv<10> > partial_outputfm_25_address0;
    sc_out< sc_logic > partial_outputfm_25_ce0;
    sc_out< sc_lv<27> > partial_outputfm_25_d0;
    sc_in< sc_lv<27> > partial_outputfm_25_q0;
    sc_out< sc_logic > partial_outputfm_25_we0;
    sc_out< sc_lv<10> > partial_outputfm_25_address1;
    sc_out< sc_logic > partial_outputfm_25_ce1;
    sc_out< sc_lv<27> > partial_outputfm_25_d1;
    sc_in< sc_lv<27> > partial_outputfm_25_q1;
    sc_out< sc_logic > partial_outputfm_25_we1;
    sc_out< sc_lv<10> > partial_outputfm_26_address0;
    sc_out< sc_logic > partial_outputfm_26_ce0;
    sc_out< sc_lv<27> > partial_outputfm_26_d0;
    sc_in< sc_lv<27> > partial_outputfm_26_q0;
    sc_out< sc_logic > partial_outputfm_26_we0;
    sc_out< sc_lv<10> > partial_outputfm_26_address1;
    sc_out< sc_logic > partial_outputfm_26_ce1;
    sc_out< sc_lv<27> > partial_outputfm_26_d1;
    sc_in< sc_lv<27> > partial_outputfm_26_q1;
    sc_out< sc_logic > partial_outputfm_26_we1;
    sc_out< sc_lv<10> > partial_outputfm_27_address0;
    sc_out< sc_logic > partial_outputfm_27_ce0;
    sc_out< sc_lv<27> > partial_outputfm_27_d0;
    sc_in< sc_lv<27> > partial_outputfm_27_q0;
    sc_out< sc_logic > partial_outputfm_27_we0;
    sc_out< sc_lv<10> > partial_outputfm_27_address1;
    sc_out< sc_logic > partial_outputfm_27_ce1;
    sc_out< sc_lv<27> > partial_outputfm_27_d1;
    sc_in< sc_lv<27> > partial_outputfm_27_q1;
    sc_out< sc_logic > partial_outputfm_27_we1;
    sc_in< sc_lv<32> > input_offset;
    sc_in< sc_lv<32> > weights_offset_9;
    sc_in< sc_lv<32> > output_offset;
    sc_in< sc_lv<32> > quantized_multiplier;
    sc_in< sc_lv<32> > right_shift;
    sc_in< sc_lv<32> > rounding;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > curr_layer_in_ch_ap_vld;
    sc_in< sc_logic > weights_offset_ap_vld;
    sc_in< sc_logic > image_offset_ap_vld;
    sc_in< sc_logic > curr_layer_in_w_ap_vld;
    sc_in< sc_logic > curr_layer_in_h_ap_vld;
    sc_in< sc_logic > curr_layer_out_w_ap_vld;
    sc_in< sc_logic > curr_layer_out_h_ap_vld;
    sc_in< sc_logic > curr_layer_out_ch_ap_vld;
    sc_in< sc_logic > curr_layer_ker_w_ap_vld;
    sc_in< sc_logic > curr_layer_ker_h_ap_vld;
    sc_in< sc_logic > curr_layer_str_w_ap_vld;
    sc_in< sc_logic > curr_layer_str_h_ap_vld;
    sc_in< sc_logic > to_r_ap_vld;
    sc_in< sc_logic > row_ap_vld;
    sc_in< sc_logic > col_ap_vld;
    sc_in< sc_logic > input_offset_ap_vld;
    sc_in< sc_logic > weights_offset_9_ap_vld;
    sc_in< sc_logic > output_offset_ap_vld;
    sc_in< sc_logic > quantized_multiplier_ap_vld;
    sc_in< sc_logic > right_shift_ap_vld;
    sc_in< sc_logic > out_offset_ap_vld;
    sc_in< sc_logic > rounding_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<27> > ap_var_for_const4;
    sc_signal< sc_logic > ap_var_for_const5;
    sc_signal< sc_lv<2> > ap_var_for_const1;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<8> > ap_var_for_const3;


    // Module declarations
    dataflow_out_channel_1(sc_module_name name);
    SC_HAS_PROCESS(dataflow_out_channel_1);

    ~dataflow_out_channel_1();

    sc_trace_file* mVcdFile;

    dataflow_out_channel* dataflow_out_channel_U0;
    write_output* write_output_U0;
    dataflow_out_chanbIp* outputfm_0_U;
    dataflow_out_chanbIp* outputfm_1_U;
    dataflow_out_chanbIp* outputfm_2_U;
    dataflow_out_chanbIp* outputfm_3_U;
    dataflow_out_chanbIp* outputfm_4_U;
    dataflow_out_chanbIp* outputfm_5_U;
    dataflow_out_chanbIp* outputfm_6_U;
    dataflow_out_chanbIp* outputfm_7_U;
    dataflow_out_chanbIp* outputfm_8_U;
    dataflow_out_chanbIp* outputfm_9_U;
    dataflow_out_chanbIp* outputfm_10_U;
    dataflow_out_chanbIp* outputfm_11_U;
    dataflow_out_chanbIp* outputfm_12_U;
    dataflow_out_chanbIp* outputfm_13_U;
    dataflow_out_chanbIp* outputfm_14_U;
    dataflow_out_chanbIp* outputfm_15_U;
    dataflow_out_chanbIp* outputfm_16_U;
    dataflow_out_chanbIp* outputfm_17_U;
    dataflow_out_chanbIp* outputfm_18_U;
    dataflow_out_chanbIp* outputfm_19_U;
    dataflow_out_chanbIp* outputfm_20_U;
    dataflow_out_chanbIp* outputfm_21_U;
    dataflow_out_chanbIp* outputfm_22_U;
    dataflow_out_chanbIp* outputfm_23_U;
    dataflow_out_chanbIp* outputfm_24_U;
    dataflow_out_chanbIp* outputfm_25_U;
    dataflow_out_chanbIp* outputfm_26_U;
    dataflow_out_chanbIp* outputfm_27_U;
    fifo_w32_d1_A_x* curr_layer_out_w_c_U;
    fifo_w32_d1_A_x* curr_layer_out_h_c_U;
    fifo_w32_d1_A_x* curr_layer_out_ch_c_U;
    fifo_w32_d1_A_x* to_c_U;
    fifo_w32_d1_A_x* row_c_U;
    fifo_w32_d1_A_x* col_c_U;
    fifo_w32_d1_A_x* output_offset_c_U;
    fifo_w32_d1_A_x* quantized_multiplier_2_U;
    fifo_w32_d1_A_x* right_shift_c_U;
    fifo_w32_d1_A_x* out_offset_c_U;
    sc_signal< sc_logic > dataflow_out_channel_U0_ap_start;
    sc_signal< sc_logic > dataflow_out_channel_U0_ap_done;
    sc_signal< sc_logic > dataflow_out_channel_U0_ap_continue;
    sc_signal< sc_logic > dataflow_out_channel_U0_ap_idle;
    sc_signal< sc_logic > dataflow_out_channel_U0_ap_ready;
    sc_signal< sc_logic > dataflow_out_channel_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > dataflow_out_channel_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > dataflow_out_channel_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > dataflow_out_channel_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > dataflow_out_channel_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > dataflow_out_channel_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > dataflow_out_channel_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > dataflow_out_channel_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > dataflow_out_channel_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > dataflow_out_channel_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > dataflow_out_channel_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > dataflow_out_channel_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > dataflow_out_channel_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<8> > dataflow_out_channel_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<1> > dataflow_out_channel_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > dataflow_out_channel_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > dataflow_out_channel_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > dataflow_out_channel_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > dataflow_out_channel_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > dataflow_out_channel_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > dataflow_out_channel_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > dataflow_out_channel_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > dataflow_out_channel_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > dataflow_out_channel_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > dataflow_out_channel_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > dataflow_out_channel_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > dataflow_out_channel_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > dataflow_out_channel_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > dataflow_out_channel_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > dataflow_out_channel_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > dataflow_out_channel_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > dataflow_out_channel_U0_m_axi_weights_BREADY;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_0_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_0_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_0_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_0_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_0_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_0_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_1_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_1_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_1_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_1_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_1_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_1_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_2_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_2_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_2_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_2_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_2_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_2_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_3_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_3_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_3_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_3_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_3_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_3_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_4_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_4_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_4_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_4_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_4_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_4_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_5_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_5_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_5_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_5_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_5_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_5_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_6_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_6_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_6_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_6_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_6_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_6_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_7_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_7_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_7_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_7_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_7_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_7_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_8_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_8_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_8_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_8_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_8_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_8_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_9_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_9_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_9_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_9_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_9_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_9_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_10_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_10_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_10_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_10_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_10_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_10_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_11_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_11_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_11_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_11_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_11_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_11_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_12_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_12_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_12_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_12_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_12_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_12_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_13_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_13_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_13_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_13_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_13_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_13_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_14_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_14_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_14_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_14_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_14_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_14_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_15_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_15_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_15_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_15_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_15_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_15_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_16_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_16_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_16_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_16_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_16_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_16_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_17_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_17_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_17_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_17_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_17_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_17_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_18_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_18_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_18_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_18_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_18_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_18_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_19_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_19_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_19_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_19_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_19_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_19_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_20_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_20_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_20_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_20_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_20_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_20_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_21_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_21_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_21_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_21_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_21_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_21_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_22_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_22_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_22_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_22_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_22_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_22_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_23_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_23_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_23_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_23_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_23_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_23_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_24_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_24_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_24_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_24_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_24_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_24_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_25_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_25_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_25_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_25_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_25_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_25_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_26_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_26_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_26_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_26_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_26_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_26_d1;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_27_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_27_ce0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_partial_outputfm_27_address1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_27_ce1;
    sc_signal< sc_logic > dataflow_out_channel_U0_partial_outputfm_27_we1;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_partial_outputfm_27_d1;
    sc_signal< sc_lv<32> > dataflow_out_channel_U0_curr_layer_out_w_out_din;
    sc_signal< sc_logic > dataflow_out_channel_U0_curr_layer_out_w_out_write;
    sc_signal< sc_lv<32> > dataflow_out_channel_U0_curr_layer_out_h_out_din;
    sc_signal< sc_logic > dataflow_out_channel_U0_curr_layer_out_h_out_write;
    sc_signal< sc_lv<32> > dataflow_out_channel_U0_curr_layer_out_ch_out_din;
    sc_signal< sc_logic > dataflow_out_channel_U0_curr_layer_out_ch_out_write;
    sc_signal< sc_lv<32> > dataflow_out_channel_U0_to_out_din;
    sc_signal< sc_logic > dataflow_out_channel_U0_to_out_write;
    sc_signal< sc_lv<32> > dataflow_out_channel_U0_row_out_din;
    sc_signal< sc_logic > dataflow_out_channel_U0_row_out_write;
    sc_signal< sc_lv<32> > dataflow_out_channel_U0_col_out_din;
    sc_signal< sc_logic > dataflow_out_channel_U0_col_out_write;
    sc_signal< sc_lv<32> > dataflow_out_channel_U0_output_offset_out_din;
    sc_signal< sc_logic > dataflow_out_channel_U0_output_offset_out_write;
    sc_signal< sc_lv<32> > dataflow_out_channel_U0_quantized_multiplier_out_din;
    sc_signal< sc_logic > dataflow_out_channel_U0_quantized_multiplier_out_write;
    sc_signal< sc_lv<32> > dataflow_out_channel_U0_right_shift_out_din;
    sc_signal< sc_logic > dataflow_out_channel_U0_right_shift_out_write;
    sc_signal< sc_lv<32> > dataflow_out_channel_U0_out_offset_out_din;
    sc_signal< sc_logic > dataflow_out_channel_U0_out_offset_out_write;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_0_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_0_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_0_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_0_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_1_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_1_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_1_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_1_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_2_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_2_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_2_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_2_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_3_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_3_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_3_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_3_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_4_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_4_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_4_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_4_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_5_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_5_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_5_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_5_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_6_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_6_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_6_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_6_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_7_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_7_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_7_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_7_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_8_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_8_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_8_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_8_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_9_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_9_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_9_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_9_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_10_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_10_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_10_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_10_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_11_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_11_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_11_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_11_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_12_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_12_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_12_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_12_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_13_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_13_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_13_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_13_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_14_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_14_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_14_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_14_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_15_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_15_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_15_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_15_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_16_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_16_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_16_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_16_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_17_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_17_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_17_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_17_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_18_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_18_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_18_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_18_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_19_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_19_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_19_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_19_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_20_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_20_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_20_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_20_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_21_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_21_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_21_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_21_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_22_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_22_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_22_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_22_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_23_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_23_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_23_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_23_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_24_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_24_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_24_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_24_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_25_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_25_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_25_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_25_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_26_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_26_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_26_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_26_d0;
    sc_signal< sc_lv<10> > dataflow_out_channel_U0_outputfm_27_address0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_27_ce0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_27_we0;
    sc_signal< sc_lv<27> > dataflow_out_channel_U0_outputfm_27_d0;
    sc_signal< sc_logic > ap_channel_done_outputfm_27;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_27_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_27;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_27;
    sc_signal< sc_logic > ap_channel_done_outputfm_26;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_26_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_26;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_26;
    sc_signal< sc_logic > ap_channel_done_outputfm_25;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_25_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_25;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_25;
    sc_signal< sc_logic > ap_channel_done_outputfm_24;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_24_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_24;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_24;
    sc_signal< sc_logic > ap_channel_done_outputfm_23;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_23_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_23;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_23;
    sc_signal< sc_logic > ap_channel_done_outputfm_22;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_22_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_22;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_22;
    sc_signal< sc_logic > ap_channel_done_outputfm_21;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_21_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_21;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_21;
    sc_signal< sc_logic > ap_channel_done_outputfm_20;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_20_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_20;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_20;
    sc_signal< sc_logic > ap_channel_done_outputfm_19;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_19_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_19;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_19;
    sc_signal< sc_logic > ap_channel_done_outputfm_18;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_18_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_18;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_18;
    sc_signal< sc_logic > ap_channel_done_outputfm_17;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_17_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_17;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_17;
    sc_signal< sc_logic > ap_channel_done_outputfm_16;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_16_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_16;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_16;
    sc_signal< sc_logic > ap_channel_done_outputfm_15;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_15_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_15;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_15;
    sc_signal< sc_logic > ap_channel_done_outputfm_14;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_14_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_14;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_14;
    sc_signal< sc_logic > ap_channel_done_outputfm_13;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_13_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_13;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_13;
    sc_signal< sc_logic > ap_channel_done_outputfm_12;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_12_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_12;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_12;
    sc_signal< sc_logic > ap_channel_done_outputfm_11;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_11_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_11;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_11;
    sc_signal< sc_logic > ap_channel_done_outputfm_10;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_10_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_10;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_10;
    sc_signal< sc_logic > ap_channel_done_outputfm_9;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_9_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_9;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_9;
    sc_signal< sc_logic > ap_channel_done_outputfm_8;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_8_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_8;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_8;
    sc_signal< sc_logic > ap_channel_done_outputfm_7;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_7_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_7;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_7;
    sc_signal< sc_logic > ap_channel_done_outputfm_6;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_6_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_6;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_6;
    sc_signal< sc_logic > ap_channel_done_outputfm_5;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_5_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_5;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_5;
    sc_signal< sc_logic > ap_channel_done_outputfm_4;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_4_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_4;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_4;
    sc_signal< sc_logic > ap_channel_done_outputfm_3;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_3_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_3;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_3;
    sc_signal< sc_logic > ap_channel_done_outputfm_2;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_2_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_2;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_2;
    sc_signal< sc_logic > ap_channel_done_outputfm_1;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_1;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_1;
    sc_signal< sc_logic > ap_channel_done_outputfm_0;
    sc_signal< sc_logic > dataflow_out_channel_U0_outputfm_0_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_outputfm_0;
    sc_signal< sc_logic > ap_sync_channel_write_outputfm_0;
    sc_signal< sc_logic > write_output_U0_ap_start;
    sc_signal< sc_logic > write_output_U0_ap_done;
    sc_signal< sc_logic > write_output_U0_ap_continue;
    sc_signal< sc_logic > write_output_U0_ap_idle;
    sc_signal< sc_logic > write_output_U0_ap_ready;
    sc_signal< sc_logic > write_output_U0_curr_layer_out_w_read;
    sc_signal< sc_logic > write_output_U0_curr_layer_out_h_read;
    sc_signal< sc_logic > write_output_U0_curr_layer_out_ch_read;
    sc_signal< sc_logic > write_output_U0_m_axi_out_r_AWVALID;
    sc_signal< sc_lv<32> > write_output_U0_m_axi_out_r_AWADDR;
    sc_signal< sc_lv<1> > write_output_U0_m_axi_out_r_AWID;
    sc_signal< sc_lv<32> > write_output_U0_m_axi_out_r_AWLEN;
    sc_signal< sc_lv<3> > write_output_U0_m_axi_out_r_AWSIZE;
    sc_signal< sc_lv<2> > write_output_U0_m_axi_out_r_AWBURST;
    sc_signal< sc_lv<2> > write_output_U0_m_axi_out_r_AWLOCK;
    sc_signal< sc_lv<4> > write_output_U0_m_axi_out_r_AWCACHE;
    sc_signal< sc_lv<3> > write_output_U0_m_axi_out_r_AWPROT;
    sc_signal< sc_lv<4> > write_output_U0_m_axi_out_r_AWQOS;
    sc_signal< sc_lv<4> > write_output_U0_m_axi_out_r_AWREGION;
    sc_signal< sc_lv<1> > write_output_U0_m_axi_out_r_AWUSER;
    sc_signal< sc_logic > write_output_U0_m_axi_out_r_WVALID;
    sc_signal< sc_lv<8> > write_output_U0_m_axi_out_r_WDATA;
    sc_signal< sc_lv<1> > write_output_U0_m_axi_out_r_WSTRB;
    sc_signal< sc_logic > write_output_U0_m_axi_out_r_WLAST;
    sc_signal< sc_lv<1> > write_output_U0_m_axi_out_r_WID;
    sc_signal< sc_lv<1> > write_output_U0_m_axi_out_r_WUSER;
    sc_signal< sc_logic > write_output_U0_m_axi_out_r_ARVALID;
    sc_signal< sc_lv<32> > write_output_U0_m_axi_out_r_ARADDR;
    sc_signal< sc_lv<1> > write_output_U0_m_axi_out_r_ARID;
    sc_signal< sc_lv<32> > write_output_U0_m_axi_out_r_ARLEN;
    sc_signal< sc_lv<3> > write_output_U0_m_axi_out_r_ARSIZE;
    sc_signal< sc_lv<2> > write_output_U0_m_axi_out_r_ARBURST;
    sc_signal< sc_lv<2> > write_output_U0_m_axi_out_r_ARLOCK;
    sc_signal< sc_lv<4> > write_output_U0_m_axi_out_r_ARCACHE;
    sc_signal< sc_lv<3> > write_output_U0_m_axi_out_r_ARPROT;
    sc_signal< sc_lv<4> > write_output_U0_m_axi_out_r_ARQOS;
    sc_signal< sc_lv<4> > write_output_U0_m_axi_out_r_ARREGION;
    sc_signal< sc_lv<1> > write_output_U0_m_axi_out_r_ARUSER;
    sc_signal< sc_logic > write_output_U0_m_axi_out_r_RREADY;
    sc_signal< sc_logic > write_output_U0_m_axi_out_r_BREADY;
    sc_signal< sc_logic > write_output_U0_out_offset_read;
    sc_signal< sc_logic > write_output_U0_to_r_read;
    sc_signal< sc_logic > write_output_U0_row_read;
    sc_signal< sc_logic > write_output_U0_col_read;
    sc_signal< sc_logic > write_output_U0_output_offset_read;
    sc_signal< sc_logic > write_output_U0_quantized_multiplier_read;
    sc_signal< sc_logic > write_output_U0_right_shift_read;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_0_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_0_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_1_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_1_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_10_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_10_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_11_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_11_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_12_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_12_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_13_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_13_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_14_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_14_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_15_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_15_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_16_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_16_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_17_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_17_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_18_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_18_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_19_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_19_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_2_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_2_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_20_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_20_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_21_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_21_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_22_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_22_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_23_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_23_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_24_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_24_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_25_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_25_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_26_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_26_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_27_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_27_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_3_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_3_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_4_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_4_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_5_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_5_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_6_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_6_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_7_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_7_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_8_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_8_ce0;
    sc_signal< sc_lv<10> > write_output_U0_outputfm_9_address0;
    sc_signal< sc_logic > write_output_U0_outputfm_9_ce0;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_lv<27> > outputfm_0_i_q0;
    sc_signal< sc_lv<27> > outputfm_0_t_q0;
    sc_signal< sc_logic > outputfm_0_i_full_n;
    sc_signal< sc_logic > outputfm_0_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_1_i_q0;
    sc_signal< sc_lv<27> > outputfm_1_t_q0;
    sc_signal< sc_logic > outputfm_1_i_full_n;
    sc_signal< sc_logic > outputfm_1_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_2_i_q0;
    sc_signal< sc_lv<27> > outputfm_2_t_q0;
    sc_signal< sc_logic > outputfm_2_i_full_n;
    sc_signal< sc_logic > outputfm_2_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_3_i_q0;
    sc_signal< sc_lv<27> > outputfm_3_t_q0;
    sc_signal< sc_logic > outputfm_3_i_full_n;
    sc_signal< sc_logic > outputfm_3_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_4_i_q0;
    sc_signal< sc_lv<27> > outputfm_4_t_q0;
    sc_signal< sc_logic > outputfm_4_i_full_n;
    sc_signal< sc_logic > outputfm_4_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_5_i_q0;
    sc_signal< sc_lv<27> > outputfm_5_t_q0;
    sc_signal< sc_logic > outputfm_5_i_full_n;
    sc_signal< sc_logic > outputfm_5_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_6_i_q0;
    sc_signal< sc_lv<27> > outputfm_6_t_q0;
    sc_signal< sc_logic > outputfm_6_i_full_n;
    sc_signal< sc_logic > outputfm_6_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_7_i_q0;
    sc_signal< sc_lv<27> > outputfm_7_t_q0;
    sc_signal< sc_logic > outputfm_7_i_full_n;
    sc_signal< sc_logic > outputfm_7_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_8_i_q0;
    sc_signal< sc_lv<27> > outputfm_8_t_q0;
    sc_signal< sc_logic > outputfm_8_i_full_n;
    sc_signal< sc_logic > outputfm_8_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_9_i_q0;
    sc_signal< sc_lv<27> > outputfm_9_t_q0;
    sc_signal< sc_logic > outputfm_9_i_full_n;
    sc_signal< sc_logic > outputfm_9_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_10_i_q0;
    sc_signal< sc_lv<27> > outputfm_10_t_q0;
    sc_signal< sc_logic > outputfm_10_i_full_n;
    sc_signal< sc_logic > outputfm_10_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_11_i_q0;
    sc_signal< sc_lv<27> > outputfm_11_t_q0;
    sc_signal< sc_logic > outputfm_11_i_full_n;
    sc_signal< sc_logic > outputfm_11_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_12_i_q0;
    sc_signal< sc_lv<27> > outputfm_12_t_q0;
    sc_signal< sc_logic > outputfm_12_i_full_n;
    sc_signal< sc_logic > outputfm_12_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_13_i_q0;
    sc_signal< sc_lv<27> > outputfm_13_t_q0;
    sc_signal< sc_logic > outputfm_13_i_full_n;
    sc_signal< sc_logic > outputfm_13_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_14_i_q0;
    sc_signal< sc_lv<27> > outputfm_14_t_q0;
    sc_signal< sc_logic > outputfm_14_i_full_n;
    sc_signal< sc_logic > outputfm_14_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_15_i_q0;
    sc_signal< sc_lv<27> > outputfm_15_t_q0;
    sc_signal< sc_logic > outputfm_15_i_full_n;
    sc_signal< sc_logic > outputfm_15_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_16_i_q0;
    sc_signal< sc_lv<27> > outputfm_16_t_q0;
    sc_signal< sc_logic > outputfm_16_i_full_n;
    sc_signal< sc_logic > outputfm_16_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_17_i_q0;
    sc_signal< sc_lv<27> > outputfm_17_t_q0;
    sc_signal< sc_logic > outputfm_17_i_full_n;
    sc_signal< sc_logic > outputfm_17_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_18_i_q0;
    sc_signal< sc_lv<27> > outputfm_18_t_q0;
    sc_signal< sc_logic > outputfm_18_i_full_n;
    sc_signal< sc_logic > outputfm_18_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_19_i_q0;
    sc_signal< sc_lv<27> > outputfm_19_t_q0;
    sc_signal< sc_logic > outputfm_19_i_full_n;
    sc_signal< sc_logic > outputfm_19_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_20_i_q0;
    sc_signal< sc_lv<27> > outputfm_20_t_q0;
    sc_signal< sc_logic > outputfm_20_i_full_n;
    sc_signal< sc_logic > outputfm_20_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_21_i_q0;
    sc_signal< sc_lv<27> > outputfm_21_t_q0;
    sc_signal< sc_logic > outputfm_21_i_full_n;
    sc_signal< sc_logic > outputfm_21_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_22_i_q0;
    sc_signal< sc_lv<27> > outputfm_22_t_q0;
    sc_signal< sc_logic > outputfm_22_i_full_n;
    sc_signal< sc_logic > outputfm_22_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_23_i_q0;
    sc_signal< sc_lv<27> > outputfm_23_t_q0;
    sc_signal< sc_logic > outputfm_23_i_full_n;
    sc_signal< sc_logic > outputfm_23_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_24_i_q0;
    sc_signal< sc_lv<27> > outputfm_24_t_q0;
    sc_signal< sc_logic > outputfm_24_i_full_n;
    sc_signal< sc_logic > outputfm_24_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_25_i_q0;
    sc_signal< sc_lv<27> > outputfm_25_t_q0;
    sc_signal< sc_logic > outputfm_25_i_full_n;
    sc_signal< sc_logic > outputfm_25_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_26_i_q0;
    sc_signal< sc_lv<27> > outputfm_26_t_q0;
    sc_signal< sc_logic > outputfm_26_i_full_n;
    sc_signal< sc_logic > outputfm_26_t_empty_n;
    sc_signal< sc_lv<27> > outputfm_27_i_q0;
    sc_signal< sc_lv<27> > outputfm_27_t_q0;
    sc_signal< sc_logic > outputfm_27_i_full_n;
    sc_signal< sc_logic > outputfm_27_t_empty_n;
    sc_signal< sc_logic > curr_layer_out_w_c_full_n;
    sc_signal< sc_lv<32> > curr_layer_out_w_c_dout;
    sc_signal< sc_logic > curr_layer_out_w_c_empty_n;
    sc_signal< sc_logic > curr_layer_out_h_c_full_n;
    sc_signal< sc_lv<32> > curr_layer_out_h_c_dout;
    sc_signal< sc_logic > curr_layer_out_h_c_empty_n;
    sc_signal< sc_logic > curr_layer_out_ch_c_full_n;
    sc_signal< sc_lv<32> > curr_layer_out_ch_c_dout;
    sc_signal< sc_logic > curr_layer_out_ch_c_empty_n;
    sc_signal< sc_logic > to_c_full_n;
    sc_signal< sc_lv<32> > to_c_dout;
    sc_signal< sc_logic > to_c_empty_n;
    sc_signal< sc_logic > row_c_full_n;
    sc_signal< sc_lv<32> > row_c_dout;
    sc_signal< sc_logic > row_c_empty_n;
    sc_signal< sc_logic > col_c_full_n;
    sc_signal< sc_lv<32> > col_c_dout;
    sc_signal< sc_logic > col_c_empty_n;
    sc_signal< sc_logic > output_offset_c_full_n;
    sc_signal< sc_lv<32> > output_offset_c_dout;
    sc_signal< sc_logic > output_offset_c_empty_n;
    sc_signal< sc_logic > quantized_multiplier_2_full_n;
    sc_signal< sc_lv<32> > quantized_multiplier_2_dout;
    sc_signal< sc_logic > quantized_multiplier_2_empty_n;
    sc_signal< sc_logic > right_shift_c_full_n;
    sc_signal< sc_lv<32> > right_shift_c_dout;
    sc_signal< sc_logic > right_shift_c_empty_n;
    sc_signal< sc_logic > out_offset_c_full_n;
    sc_signal< sc_lv<32> > out_offset_c_dout;
    sc_signal< sc_logic > out_offset_c_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_reg_write_output_U0_ap_done;
    sc_signal< sc_logic > ap_reg_dataflow_out_channel_U0_ap_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_dataflow_out_channel_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_dataflow_out_channel_U0_ap_ready;
    sc_signal< sc_lv<2> > dataflow_out_channel_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_write_output_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_write_output_U0_ap_ready;
    sc_signal< sc_lv<2> > write_output_U0_ap_ready_count;
    sc_signal< sc_logic > dataflow_out_channel_U0_start_full_n;
    sc_signal< sc_logic > dataflow_out_channel_U0_start_write;
    sc_signal< sc_logic > write_output_U0_start_full_n;
    sc_signal< sc_logic > write_output_U0_start_write;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<27> ap_const_lv27_0;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_clk_no_reset_();
    void thread_ap_channel_done_outputfm_0();
    void thread_ap_channel_done_outputfm_1();
    void thread_ap_channel_done_outputfm_10();
    void thread_ap_channel_done_outputfm_11();
    void thread_ap_channel_done_outputfm_12();
    void thread_ap_channel_done_outputfm_13();
    void thread_ap_channel_done_outputfm_14();
    void thread_ap_channel_done_outputfm_15();
    void thread_ap_channel_done_outputfm_16();
    void thread_ap_channel_done_outputfm_17();
    void thread_ap_channel_done_outputfm_18();
    void thread_ap_channel_done_outputfm_19();
    void thread_ap_channel_done_outputfm_2();
    void thread_ap_channel_done_outputfm_20();
    void thread_ap_channel_done_outputfm_21();
    void thread_ap_channel_done_outputfm_22();
    void thread_ap_channel_done_outputfm_23();
    void thread_ap_channel_done_outputfm_24();
    void thread_ap_channel_done_outputfm_25();
    void thread_ap_channel_done_outputfm_26();
    void thread_ap_channel_done_outputfm_27();
    void thread_ap_channel_done_outputfm_3();
    void thread_ap_channel_done_outputfm_4();
    void thread_ap_channel_done_outputfm_5();
    void thread_ap_channel_done_outputfm_6();
    void thread_ap_channel_done_outputfm_7();
    void thread_ap_channel_done_outputfm_8();
    void thread_ap_channel_done_outputfm_9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_outputfm_0();
    void thread_ap_sync_channel_write_outputfm_1();
    void thread_ap_sync_channel_write_outputfm_10();
    void thread_ap_sync_channel_write_outputfm_11();
    void thread_ap_sync_channel_write_outputfm_12();
    void thread_ap_sync_channel_write_outputfm_13();
    void thread_ap_sync_channel_write_outputfm_14();
    void thread_ap_sync_channel_write_outputfm_15();
    void thread_ap_sync_channel_write_outputfm_16();
    void thread_ap_sync_channel_write_outputfm_17();
    void thread_ap_sync_channel_write_outputfm_18();
    void thread_ap_sync_channel_write_outputfm_19();
    void thread_ap_sync_channel_write_outputfm_2();
    void thread_ap_sync_channel_write_outputfm_20();
    void thread_ap_sync_channel_write_outputfm_21();
    void thread_ap_sync_channel_write_outputfm_22();
    void thread_ap_sync_channel_write_outputfm_23();
    void thread_ap_sync_channel_write_outputfm_24();
    void thread_ap_sync_channel_write_outputfm_25();
    void thread_ap_sync_channel_write_outputfm_26();
    void thread_ap_sync_channel_write_outputfm_27();
    void thread_ap_sync_channel_write_outputfm_3();
    void thread_ap_sync_channel_write_outputfm_4();
    void thread_ap_sync_channel_write_outputfm_5();
    void thread_ap_sync_channel_write_outputfm_6();
    void thread_ap_sync_channel_write_outputfm_7();
    void thread_ap_sync_channel_write_outputfm_8();
    void thread_ap_sync_channel_write_outputfm_9();
    void thread_ap_sync_continue();
    void thread_ap_sync_dataflow_out_channel_U0_ap_ready();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_ap_sync_write_output_U0_ap_ready();
    void thread_dataflow_out_channel_U0_ap_continue();
    void thread_dataflow_out_channel_U0_ap_start();
    void thread_dataflow_out_channel_U0_outputfm_0_full_n();
    void thread_dataflow_out_channel_U0_outputfm_10_full_n();
    void thread_dataflow_out_channel_U0_outputfm_11_full_n();
    void thread_dataflow_out_channel_U0_outputfm_12_full_n();
    void thread_dataflow_out_channel_U0_outputfm_13_full_n();
    void thread_dataflow_out_channel_U0_outputfm_14_full_n();
    void thread_dataflow_out_channel_U0_outputfm_15_full_n();
    void thread_dataflow_out_channel_U0_outputfm_16_full_n();
    void thread_dataflow_out_channel_U0_outputfm_17_full_n();
    void thread_dataflow_out_channel_U0_outputfm_18_full_n();
    void thread_dataflow_out_channel_U0_outputfm_19_full_n();
    void thread_dataflow_out_channel_U0_outputfm_1_full_n();
    void thread_dataflow_out_channel_U0_outputfm_20_full_n();
    void thread_dataflow_out_channel_U0_outputfm_21_full_n();
    void thread_dataflow_out_channel_U0_outputfm_22_full_n();
    void thread_dataflow_out_channel_U0_outputfm_23_full_n();
    void thread_dataflow_out_channel_U0_outputfm_24_full_n();
    void thread_dataflow_out_channel_U0_outputfm_25_full_n();
    void thread_dataflow_out_channel_U0_outputfm_26_full_n();
    void thread_dataflow_out_channel_U0_outputfm_27_full_n();
    void thread_dataflow_out_channel_U0_outputfm_2_full_n();
    void thread_dataflow_out_channel_U0_outputfm_3_full_n();
    void thread_dataflow_out_channel_U0_outputfm_4_full_n();
    void thread_dataflow_out_channel_U0_outputfm_5_full_n();
    void thread_dataflow_out_channel_U0_outputfm_6_full_n();
    void thread_dataflow_out_channel_U0_outputfm_7_full_n();
    void thread_dataflow_out_channel_U0_outputfm_8_full_n();
    void thread_dataflow_out_channel_U0_outputfm_9_full_n();
    void thread_dataflow_out_channel_U0_start_full_n();
    void thread_dataflow_out_channel_U0_start_write();
    void thread_m_axi_weights_ARADDR();
    void thread_m_axi_weights_ARBURST();
    void thread_m_axi_weights_ARCACHE();
    void thread_m_axi_weights_ARID();
    void thread_m_axi_weights_ARLEN();
    void thread_m_axi_weights_ARLOCK();
    void thread_m_axi_weights_ARPROT();
    void thread_m_axi_weights_ARQOS();
    void thread_m_axi_weights_ARREGION();
    void thread_m_axi_weights_ARSIZE();
    void thread_m_axi_weights_ARUSER();
    void thread_m_axi_weights_ARVALID();
    void thread_m_axi_weights_AWADDR();
    void thread_m_axi_weights_AWBURST();
    void thread_m_axi_weights_AWCACHE();
    void thread_m_axi_weights_AWID();
    void thread_m_axi_weights_AWLEN();
    void thread_m_axi_weights_AWLOCK();
    void thread_m_axi_weights_AWPROT();
    void thread_m_axi_weights_AWQOS();
    void thread_m_axi_weights_AWREGION();
    void thread_m_axi_weights_AWSIZE();
    void thread_m_axi_weights_AWUSER();
    void thread_m_axi_weights_AWVALID();
    void thread_m_axi_weights_BREADY();
    void thread_m_axi_weights_RREADY();
    void thread_m_axi_weights_WDATA();
    void thread_m_axi_weights_WID();
    void thread_m_axi_weights_WLAST();
    void thread_m_axi_weights_WSTRB();
    void thread_m_axi_weights_WUSER();
    void thread_m_axi_weights_WVALID();
    void thread_partial_outputfm_0_address0();
    void thread_partial_outputfm_0_address1();
    void thread_partial_outputfm_0_ce0();
    void thread_partial_outputfm_0_ce1();
    void thread_partial_outputfm_0_d0();
    void thread_partial_outputfm_0_d1();
    void thread_partial_outputfm_0_we0();
    void thread_partial_outputfm_0_we1();
    void thread_partial_outputfm_10_address0();
    void thread_partial_outputfm_10_address1();
    void thread_partial_outputfm_10_ce0();
    void thread_partial_outputfm_10_ce1();
    void thread_partial_outputfm_10_d0();
    void thread_partial_outputfm_10_d1();
    void thread_partial_outputfm_10_we0();
    void thread_partial_outputfm_10_we1();
    void thread_partial_outputfm_11_address0();
    void thread_partial_outputfm_11_address1();
    void thread_partial_outputfm_11_ce0();
    void thread_partial_outputfm_11_ce1();
    void thread_partial_outputfm_11_d0();
    void thread_partial_outputfm_11_d1();
    void thread_partial_outputfm_11_we0();
    void thread_partial_outputfm_11_we1();
    void thread_partial_outputfm_12_address0();
    void thread_partial_outputfm_12_address1();
    void thread_partial_outputfm_12_ce0();
    void thread_partial_outputfm_12_ce1();
    void thread_partial_outputfm_12_d0();
    void thread_partial_outputfm_12_d1();
    void thread_partial_outputfm_12_we0();
    void thread_partial_outputfm_12_we1();
    void thread_partial_outputfm_13_address0();
    void thread_partial_outputfm_13_address1();
    void thread_partial_outputfm_13_ce0();
    void thread_partial_outputfm_13_ce1();
    void thread_partial_outputfm_13_d0();
    void thread_partial_outputfm_13_d1();
    void thread_partial_outputfm_13_we0();
    void thread_partial_outputfm_13_we1();
    void thread_partial_outputfm_14_address0();
    void thread_partial_outputfm_14_address1();
    void thread_partial_outputfm_14_ce0();
    void thread_partial_outputfm_14_ce1();
    void thread_partial_outputfm_14_d0();
    void thread_partial_outputfm_14_d1();
    void thread_partial_outputfm_14_we0();
    void thread_partial_outputfm_14_we1();
    void thread_partial_outputfm_15_address0();
    void thread_partial_outputfm_15_address1();
    void thread_partial_outputfm_15_ce0();
    void thread_partial_outputfm_15_ce1();
    void thread_partial_outputfm_15_d0();
    void thread_partial_outputfm_15_d1();
    void thread_partial_outputfm_15_we0();
    void thread_partial_outputfm_15_we1();
    void thread_partial_outputfm_16_address0();
    void thread_partial_outputfm_16_address1();
    void thread_partial_outputfm_16_ce0();
    void thread_partial_outputfm_16_ce1();
    void thread_partial_outputfm_16_d0();
    void thread_partial_outputfm_16_d1();
    void thread_partial_outputfm_16_we0();
    void thread_partial_outputfm_16_we1();
    void thread_partial_outputfm_17_address0();
    void thread_partial_outputfm_17_address1();
    void thread_partial_outputfm_17_ce0();
    void thread_partial_outputfm_17_ce1();
    void thread_partial_outputfm_17_d0();
    void thread_partial_outputfm_17_d1();
    void thread_partial_outputfm_17_we0();
    void thread_partial_outputfm_17_we1();
    void thread_partial_outputfm_18_address0();
    void thread_partial_outputfm_18_address1();
    void thread_partial_outputfm_18_ce0();
    void thread_partial_outputfm_18_ce1();
    void thread_partial_outputfm_18_d0();
    void thread_partial_outputfm_18_d1();
    void thread_partial_outputfm_18_we0();
    void thread_partial_outputfm_18_we1();
    void thread_partial_outputfm_19_address0();
    void thread_partial_outputfm_19_address1();
    void thread_partial_outputfm_19_ce0();
    void thread_partial_outputfm_19_ce1();
    void thread_partial_outputfm_19_d0();
    void thread_partial_outputfm_19_d1();
    void thread_partial_outputfm_19_we0();
    void thread_partial_outputfm_19_we1();
    void thread_partial_outputfm_1_address0();
    void thread_partial_outputfm_1_address1();
    void thread_partial_outputfm_1_ce0();
    void thread_partial_outputfm_1_ce1();
    void thread_partial_outputfm_1_d0();
    void thread_partial_outputfm_1_d1();
    void thread_partial_outputfm_1_we0();
    void thread_partial_outputfm_1_we1();
    void thread_partial_outputfm_20_address0();
    void thread_partial_outputfm_20_address1();
    void thread_partial_outputfm_20_ce0();
    void thread_partial_outputfm_20_ce1();
    void thread_partial_outputfm_20_d0();
    void thread_partial_outputfm_20_d1();
    void thread_partial_outputfm_20_we0();
    void thread_partial_outputfm_20_we1();
    void thread_partial_outputfm_21_address0();
    void thread_partial_outputfm_21_address1();
    void thread_partial_outputfm_21_ce0();
    void thread_partial_outputfm_21_ce1();
    void thread_partial_outputfm_21_d0();
    void thread_partial_outputfm_21_d1();
    void thread_partial_outputfm_21_we0();
    void thread_partial_outputfm_21_we1();
    void thread_partial_outputfm_22_address0();
    void thread_partial_outputfm_22_address1();
    void thread_partial_outputfm_22_ce0();
    void thread_partial_outputfm_22_ce1();
    void thread_partial_outputfm_22_d0();
    void thread_partial_outputfm_22_d1();
    void thread_partial_outputfm_22_we0();
    void thread_partial_outputfm_22_we1();
    void thread_partial_outputfm_23_address0();
    void thread_partial_outputfm_23_address1();
    void thread_partial_outputfm_23_ce0();
    void thread_partial_outputfm_23_ce1();
    void thread_partial_outputfm_23_d0();
    void thread_partial_outputfm_23_d1();
    void thread_partial_outputfm_23_we0();
    void thread_partial_outputfm_23_we1();
    void thread_partial_outputfm_24_address0();
    void thread_partial_outputfm_24_address1();
    void thread_partial_outputfm_24_ce0();
    void thread_partial_outputfm_24_ce1();
    void thread_partial_outputfm_24_d0();
    void thread_partial_outputfm_24_d1();
    void thread_partial_outputfm_24_we0();
    void thread_partial_outputfm_24_we1();
    void thread_partial_outputfm_25_address0();
    void thread_partial_outputfm_25_address1();
    void thread_partial_outputfm_25_ce0();
    void thread_partial_outputfm_25_ce1();
    void thread_partial_outputfm_25_d0();
    void thread_partial_outputfm_25_d1();
    void thread_partial_outputfm_25_we0();
    void thread_partial_outputfm_25_we1();
    void thread_partial_outputfm_26_address0();
    void thread_partial_outputfm_26_address1();
    void thread_partial_outputfm_26_ce0();
    void thread_partial_outputfm_26_ce1();
    void thread_partial_outputfm_26_d0();
    void thread_partial_outputfm_26_d1();
    void thread_partial_outputfm_26_we0();
    void thread_partial_outputfm_26_we1();
    void thread_partial_outputfm_27_address0();
    void thread_partial_outputfm_27_address1();
    void thread_partial_outputfm_27_ce0();
    void thread_partial_outputfm_27_ce1();
    void thread_partial_outputfm_27_d0();
    void thread_partial_outputfm_27_d1();
    void thread_partial_outputfm_27_we0();
    void thread_partial_outputfm_27_we1();
    void thread_partial_outputfm_2_address0();
    void thread_partial_outputfm_2_address1();
    void thread_partial_outputfm_2_ce0();
    void thread_partial_outputfm_2_ce1();
    void thread_partial_outputfm_2_d0();
    void thread_partial_outputfm_2_d1();
    void thread_partial_outputfm_2_we0();
    void thread_partial_outputfm_2_we1();
    void thread_partial_outputfm_3_address0();
    void thread_partial_outputfm_3_address1();
    void thread_partial_outputfm_3_ce0();
    void thread_partial_outputfm_3_ce1();
    void thread_partial_outputfm_3_d0();
    void thread_partial_outputfm_3_d1();
    void thread_partial_outputfm_3_we0();
    void thread_partial_outputfm_3_we1();
    void thread_partial_outputfm_4_address0();
    void thread_partial_outputfm_4_address1();
    void thread_partial_outputfm_4_ce0();
    void thread_partial_outputfm_4_ce1();
    void thread_partial_outputfm_4_d0();
    void thread_partial_outputfm_4_d1();
    void thread_partial_outputfm_4_we0();
    void thread_partial_outputfm_4_we1();
    void thread_partial_outputfm_5_address0();
    void thread_partial_outputfm_5_address1();
    void thread_partial_outputfm_5_ce0();
    void thread_partial_outputfm_5_ce1();
    void thread_partial_outputfm_5_d0();
    void thread_partial_outputfm_5_d1();
    void thread_partial_outputfm_5_we0();
    void thread_partial_outputfm_5_we1();
    void thread_partial_outputfm_6_address0();
    void thread_partial_outputfm_6_address1();
    void thread_partial_outputfm_6_ce0();
    void thread_partial_outputfm_6_ce1();
    void thread_partial_outputfm_6_d0();
    void thread_partial_outputfm_6_d1();
    void thread_partial_outputfm_6_we0();
    void thread_partial_outputfm_6_we1();
    void thread_partial_outputfm_7_address0();
    void thread_partial_outputfm_7_address1();
    void thread_partial_outputfm_7_ce0();
    void thread_partial_outputfm_7_ce1();
    void thread_partial_outputfm_7_d0();
    void thread_partial_outputfm_7_d1();
    void thread_partial_outputfm_7_we0();
    void thread_partial_outputfm_7_we1();
    void thread_partial_outputfm_8_address0();
    void thread_partial_outputfm_8_address1();
    void thread_partial_outputfm_8_ce0();
    void thread_partial_outputfm_8_ce1();
    void thread_partial_outputfm_8_d0();
    void thread_partial_outputfm_8_d1();
    void thread_partial_outputfm_8_we0();
    void thread_partial_outputfm_8_we1();
    void thread_partial_outputfm_9_address0();
    void thread_partial_outputfm_9_address1();
    void thread_partial_outputfm_9_ce0();
    void thread_partial_outputfm_9_ce1();
    void thread_partial_outputfm_9_d0();
    void thread_partial_outputfm_9_d1();
    void thread_partial_outputfm_9_we0();
    void thread_partial_outputfm_9_we1();
    void thread_write_output_U0_ap_continue();
    void thread_write_output_U0_ap_start();
    void thread_write_output_U0_start_full_n();
    void thread_write_output_U0_start_write();
};

}

using namespace ap_rtl;

#endif
