#ifndef __TIZIANO_PARAMS_H__
#define __TIZIANO_PARAMS_H__

#ifdef __KERNEL__
#include <linux/types.h>
#else
#include <stdint.h>
#endif

//top
#define TISP_PARAM_TOP_BYPASS_ROWS				1
#define TISP_PARAM_TOP_BYPASS_COLS				20

//ae
#define TISP_PARAM_AE_PARAMETER_ROWS				1
#define TISP_PARAM_AE_SWITCH_NIGHT_MODE_ROWS		1
#define TISP_PARAM_AE_POINTPOS_ROWS					1
#define TISP_PARAM_AE_EXP_PARAMETER_ROWS			1
#define TISP_PARAM_AE_EV_STEP_ROWS					1
#define TISP_PARAM_AE_STABLE_TOL_ROWS				1
#define TISP_PARAM_AE_EV_LIST_ROWS					1
#define TISP_PARAM_AE_LUM_LIST_ROWS					1
#define TISP_PARAM_AE_AT_LIST_ROWS					1
#define TISP_PARAM_AE_DEFLICKER_PARA_ROWS			1
#define TISP_PARAM_AE_FLICKER_T_ROWS				1
#define TISP_PARAM_AE_SCENE_PARE_ROWS				1
#define TISP_PARAM_AE_SCENE_MODE_TH_ROWS			1
#define TISP_PARAM_AE_ROI_TREND_LOG2_LUT_ROWS		1
#define TISP_PARAM_AE_ROI_TREND_WEIGHT_LUT_ROWS		1
#define TISP_PARAM_AE_ZONE_WEIGHT_ROWS				1
#define TISP_PARAM_AE_SCENE_ROUI_WEIGHT_ROWS		1
#define TISP_PARAM_AE_SCENE_ROI_WEIGHT_ROWS			1
#define TISP_PARAM_AE_RESULT_ROWS					1
#define TISP_PARAM_AE_STAT_ROWS						1
#define TISP_PARAM_AE_WM_Q_ROWS						1

#define TISP_PARAM_AE_PARAMETER_COLS				38
#define TISP_PARAM_AE_SWITCH_NIGHT_MODE_COLS		4
#define TISP_PARAM_AE_POINTPOS_COLS					2
#define TISP_PARAM_AE_EXP_PARAMETER_COLS			11
#define TISP_PARAM_AE_EV_STEP_COLS					5
#define TISP_PARAM_AE_STABLE_TOL_COLS				4
#define TISP_PARAM_AE_EV_LIST_COLS					10
#define TISP_PARAM_AE_LUM_LIST_COLS					6
#define TISP_PARAM_AE_AT_LIST_COLS					10
#define TISP_PARAM_AE_DEFLICKER_PARA_COLS			3
#define TISP_PARAM_AE_FLICKER_T_COLS				6
#define TISP_PARAM_AE_SCENE_PARE_COLS				11
#define TISP_PARAM_AE_SCENE_MODE_TH_COLS			4
#define TISP_PARAM_AE_ROI_TREND_LOG2_LUT_COLS		20
#define TISP_PARAM_AE_ROI_TREND_WEIGHT_LUT_COLS		20
#define TISP_PARAM_AE_ZONE_WEIGHT_COLS				225
#define TISP_PARAM_AE_SCENE_ROUI_WEIGHT_COLS		225
#define TISP_PARAM_AE_SCENE_ROI_WEIGHT_COLS			225
#define TISP_PARAM_AE_RESULT_COLS					4
#define TISP_PARAM_AE_STAT_COLS						5
#define TISP_PARAM_AE_WM_Q_COLS						15

//AWB
#define TISP_PARAM_AWB_AWB_PARAMETER_ROWS			1
#define TISP_PARAM_AWB_PIXEL_CNT_TH_ROWS			1
#define TISP_PARAM_AWB_LOWLIGHT_RG_TH_ROWS			1
#define TISP_PARAM_AWB_POINTPOS_ROWS				1
#define TISP_PARAM_AWB_COF_ROWS						1
#define TISP_PARAM_AWB_MF_PARA_ROWS					1
#define TISP_PARAM_AWB_MODE_ROWS					1
#define TISP_PARAM_AWB_CT_ROWS						1
#define TISP_PARAM_AWB_CT_LAST_ROWS					1
#define TISP_PARAM_AWB_STATIC_ROWS					1
#define TISP_PARAM_AWB_LIGHT_SRC_ROWS				1
#define TISP_PARAM_AWB_LIGHT_SRC_NUM_ROWS			1
#define TISP_PARAM_AWB_RG_POS_ROWS					1
#define TISP_PARAM_AWB_BG_POS_ROWS					1
#define TISP_PARAM_AWB_CT_TH_OT_LUXHIGH_ROWS		1
#define TISP_PARAM_AWB_CT_TH_OT_LUXLOW_ROWS			1
#define TISP_PARAM_AWB_CT_TH_IN_ROWS				1
#define TISP_PARAM_AWB_CT_PARA_OT_ROWS				1
#define TISP_PARAM_AWB_CT_PARA_IN_ROWS				1
#define TISP_PARAM_AWB_DIS_TW_ROWS					1
#define TISP_PARAM_AWB_RGBG_WEIGHT_ROWS				1
#define TISP_PARAM_AWB_COLOR_TEMP_MESH_ROWS			1
#define TISP_PARAM_AWB_WGHT_ROWS					1
#define TISP_PARAM_AWB_RGBG_WEIGHT_OT_ROWS			1
#define TISP_PARAM_AWB_LS_W_LUT_ROWS				1

#define TISP_PARAM_AWB_AWB_PARAMETER_COLS			45
#define TISP_PARAM_AWB_PIXEL_CNT_TH_COLS			1
#define TISP_PARAM_AWB_LOWLIGHT_RG_TH_COLS			2
#define TISP_PARAM_AWB_POINTPOS_COLS				2
#define TISP_PARAM_AWB_COF_COLS						2
#define TISP_PARAM_AWB_MF_PARA_COLS					6
#define TISP_PARAM_AWB_MODE_COLS					3
#define TISP_PARAM_AWB_CT_COLS						1
#define TISP_PARAM_AWB_CT_LAST_COLS					1
#define TISP_PARAM_AWB_STATIC_COLS					2
#define TISP_PARAM_AWB_LIGHT_SRC_COLS				20
#define TISP_PARAM_AWB_LIGHT_SRC_NUM_COLS			1
#define TISP_PARAM_AWB_RG_POS_COLS					15
#define TISP_PARAM_AWB_BG_POS_COLS					15
#define TISP_PARAM_AWB_CT_TH_OT_LUXHIGH_COLS		4
#define TISP_PARAM_AWB_CT_TH_OT_LUXLOW_COLS			4
#define TISP_PARAM_AWB_CT_TH_IN_COLS				4
#define TISP_PARAM_AWB_CT_PARA_OT_COLS				2
#define TISP_PARAM_AWB_CT_PARA_IN_COLS				2
#define TISP_PARAM_AWB_DIS_TW_COLS					3
#define TISP_PARAM_AWB_RGBG_WEIGHT_COLS				225
#define TISP_PARAM_AWB_COLOR_TEMP_MESH_COLS			225
#define TISP_PARAM_AWB_WGHT_COLS					225
#define TISP_PARAM_AWB_RGBG_WEIGHT_OT_COLS			225
#define TISP_PARAM_AWB_LS_W_LUT_COLS				514

//AF
#define TISP_PARAM_AF_ZONE_ROWS			 1
#define TISP_PARAM_AF_TH_EN_ROWS		  1
#define TISP_PARAM_AF_FIR0_V_ROWS		   1
#define TISP_PARAM_AF_FIR0_LDG_ROWS		      1
#define TISP_PARAM_AF_FIR0_CORING_ROWS			1
#define TISP_PARAM_AF_FIR1_V_ROWS		   1
#define TISP_PARAM_AF_FIR1_LDG_ROWS		     1
#define TISP_PARAM_AF_FIR1_CORING_ROWS			1
#define TISP_PARAM_AF_IIR0_H_ROWS		   1
#define TISP_PARAM_AF_IIR0_LDG_ROWS		     1
#define TISP_PARAM_AF_IIR0_CORING_ROWS			1
#define TISP_PARAM_AF_IIR1_H_ROWS		   1
#define TISP_PARAM_AF_IIR1_LDG_ROWS		     1
#define TISP_PARAM_AF_IIR1_CORING_ROWS			1
#define TISP_PARAM_AF_POINTPOS_ROWS		     1
#define TISP_PARAM_AF_TILT_ROWS			 1
#define TISP_PARAM_AF_FVW_MEAN_ROWS		     1
#define TISP_PARAM_AF_FV_ROWS		       1
#define TISP_PARAM_AF_WEIGHT_ROWS		   1

#define TISP_PARAM_AF_ZONE_COLS                  36
#define TISP_PARAM_AF_TH_EN_COLS                  13
#define TISP_PARAM_AF_FIR0_V_COLS                  5
#define TISP_PARAM_AF_FIR0_LDG_COLS                  8
#define TISP_PARAM_AF_FIR0_CORING_COLS                  4
#define TISP_PARAM_AF_FIR1_V_COLS                  5
#define TISP_PARAM_AF_FIR1_LDG_COLS                  8
#define TISP_PARAM_AF_FIR1_CORING_COLS                  4
#define TISP_PARAM_AF_IIR0_H_COLS                  10
#define TISP_PARAM_AF_IIR0_LDG_COLS                  8
#define TISP_PARAM_AF_IIR0_CORING_COLS                  4
#define TISP_PARAM_AF_IIR1_H_COLS                  10
#define TISP_PARAM_AF_IIR1_LDG_COLS                  8
#define TISP_PARAM_AF_IIR1_CORING_COLS                  4
#define TISP_PARAM_AF_POINTPOS_COLS                  2
#define TISP_PARAM_AF_TILT_COLS                  5
#define TISP_PARAM_AF_FVW_MEAN_COLS                  15
#define TISP_PARAM_AF_FV_COLS                  3
#define TISP_PARAM_AF_WEIGHT_COLS                  225


//gamma
#define TISP_PARAM_GAMMA_RGB_LUT_SADDR_ROWS			1

#define TISP_PARAM_GAMMA_RGB_LUT_SADDR_COLS			129

//GIB
#define TISP_PARAM_GIB_CONFIG_LINE_ROWS				1
#define TISP_PARAM_GIB_R_G_LINEAR_ROWS	    		1
#define TISP_PARAM_GIB_B_IR_LINEAR_ROWS	    		1
#define TISP_PARAM_GIB_DEIRM_BLC_R_LINEAR_ROWS		1
#define TISP_PARAM_GIB_DEIRM_BLC_GR_LINEAR_ROWS		1
#define TISP_PARAM_GIB_DEIRM_BLC_GB_LINEAR_ROWS		1
#define TISP_PARAM_GIB_DEIRM_BLC_B_LINEAR_ROWS		1
#define TISP_PARAM_GIB_DEIRM_BLC_IR_LINEAR_ROWS              1
#define	TISP_PARAM_GIB_IR_POINT_ROWS 				1
#define	TISP_PARAM_GIB_IR_RESER_ROWS 				1
#define	TISP_PARAM_GIB_DEIR_R_H_ROWS 				1
#define	TISP_PARAM_GIB_DEIR_G_H_ROWS 				1
#define	TISP_PARAM_GIB_DEIR_B_H_ROWS 				1
#define	TISP_PARAM_GIB_DEIR_R_M_ROWS 				1
#define	TISP_PARAM_GIB_DEIR_G_M_ROWS 				1
#define	TISP_PARAM_GIB_DEIR_B_M_ROWS 				1
#define	TISP_PARAM_GIB_DEIR_R_L_ROWS 				1
#define	TISP_PARAM_GIB_DEIR_G_L_ROWS 				1
#define	TISP_PARAM_GIB_DEIR_B_L_ROWS 				1
#define	TISP_PARAM_GIB_DEIR_MATRIX_H_ROWS 			1
#define	TISP_PARAM_GIB_DEIR_MATRIX_M_ROWS 			1
#define	TISP_PARAM_GIB_DEIR_MATRIX_L_ROWS 			1

#define TISP_PARAM_GIB_CONFIG_LINE_COLS				6
#define TISP_PARAM_GIB_R_G_LINEAR_COLS				2
#define TISP_PARAM_GIB_B_IR_LINEAR_COLS	    		2
#define TISP_PARAM_GIB_DEIRM_BLC_R_LINEAR_COLS		9
#define TISP_PARAM_GIB_DEIRM_BLC_GR_LINEAR_COLS		9
#define TISP_PARAM_GIB_DEIRM_BLC_GB_LINEAR_COLS		9
#define TISP_PARAM_GIB_DEIRM_BLC_B_LINEAR_COLS		9
#define TISP_PARAM_GIB_DEIRM_BLC_IR_LINEAR_COLS              9
#define	TISP_PARAM_GIB_IR_POINT_COLS 				4
#define	TISP_PARAM_GIB_IR_RESER_COLS 				15
#define	TISP_PARAM_GIB_DEIR_R_H_COLS 				33
#define	TISP_PARAM_GIB_DEIR_G_H_COLS				33
#define	TISP_PARAM_GIB_DEIR_B_H_COLS				33
#define	TISP_PARAM_GIB_DEIR_R_M_COLS				33
#define	TISP_PARAM_GIB_DEIR_G_M_COLS				33
#define	TISP_PARAM_GIB_DEIR_B_M_COLS				33
#define	TISP_PARAM_GIB_DEIR_R_L_COLS				33
#define	TISP_PARAM_GIB_DEIR_G_L_COLS				33
#define	TISP_PARAM_GIB_DEIR_B_L_COLS				33
#define	TISP_PARAM_GIB_DEIR_MATRIX_H_COLS 			15
#define	TISP_PARAM_GIB_DEIR_MATRIX_M_COLS			15
#define	TISP_PARAM_GIB_DEIR_MATRIX_L_COLS			15

//LSC
#define TISP_PARAM_LSC_LUT_NUM_ROWS					1
#define TISP_PARAM_LSC_MESH_SCALE_ROWS				1
#define TISP_PARAM_LSC_LUT_STRIDE_ROWS				1
#define TISP_PARAM_LSC_MESH_SIZE_ROWS 				1
#define TISP_PARAM_LSC_CT_POINTS_ROWS 				1
#define TISP_PARAM_LSC_A_LINEAR_ROWS  				1
#define TISP_PARAM_LSC_T_LINEAR_ROWS  				1
#define TISP_PARAM_LSC_D_LINEAR_ROWS  				1
#define TISP_PARAM_LSC_MESH_STR_ROWS 				1

#define TISP_PARAM_LSC_LUT_NUM_COLS					1
#define TISP_PARAM_LSC_MESH_SCALE_COLS				1
#define TISP_PARAM_LSC_LUT_STRIDE_COLS				1
#define TISP_PARAM_LSC_MESH_SIZE_COLS 				2
#define TISP_PARAM_LSC_CT_POINTS_COLS 				4
#define TISP_PARAM_LSC_A_LINEAR_COLS  				2047
#define TISP_PARAM_LSC_T_LINEAR_COLS  				2047
#define TISP_PARAM_LSC_D_LINEAR_COLS  				2047
#define TISP_PARAM_LSC_MESH_STR_COLS 				9

//DMSC
#define TISP_PARAM_DMSC_UU_NP_ARRAY_ROWS					1
#define TISP_PARAM_DMSC_SP_D_SIGMA_3_NP_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_SP_D_W_WEI_NP_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_SP_D_B_WEI_NP_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_SP_UD_W_WEI_NP_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_SP_UD_B_WEI_NP_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_OUT_OPT_ROWS						1
#define TISP_PARAM_DMSC_HV_THRES_1_ARRAY_ROWS				1
#define TISP_PARAM_DMSC_HV_STREN_ARRAY_ROWS					1
#define TISP_PARAM_DMSC_AA_THRES_1_ARRAY_ROWS				1
#define TISP_PARAM_DMSC_AA_STREN_ARRAY_ROWS					1
#define TISP_PARAM_DMSC_HVAA_THRES_1_ARRAY_ROWS				1
#define TISP_PARAM_DMSC_HVAA_STREN_ARRAY_ROWS				1
#define TISP_PARAM_DMSC_DIR_PAR_ARRAY_ROWS					1
#define TISP_PARAM_DMSC_UU_THRES_ARRAY_ROWS					1
#define TISP_PARAM_DMSC_UU_STREN_ARRAY_ROWS					1
#define TISP_PARAM_DMSC_UU_PAR_ARRAY_ROWS					1
#define TISP_PARAM_DMSC_ALIAS_STREN_ARRAY_ROWS				1
#define TISP_PARAM_DMSC_ALIAS_THRES_1_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_ALIAS_THRES_2_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_ALIAS_DIR_THRES_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_ALIAS_PAR_ARRAY_ROWS				1
#define TISP_PARAM_DMSC_NOR_ALIAS_THRES_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_NOR_PAR_ARRAY_ROWS					1
#define TISP_PARAM_DMSC_SP_D_W_STREN_ARRAY_ROWS				1
#define TISP_PARAM_DMSC_SP_D_B_STREN_ARRAY_ROWS				1
#define TISP_PARAM_DMSC_SP_D_BRIG_THRES_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_SP_D_DARK_THRES_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_SP_D_PAR_ARRAY_ROWS					1
#define TISP_PARAM_DMSC_SP_UD_W_STREN_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_SP_UD_B_STREN_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_SP_UD_BRIG_THRES_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_SP_UD_DARK_THRES_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_SP_UD_PAR_ARRAY_ROWS				1
#define TISP_PARAM_DMSC_SP_ALIAS_THRES_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_SP_ALIAS_PAR_ARRAY_ROWS				1
#define TISP_PARAM_DMSC_RGB_DIR_THRES_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_RGB_ALIAS_STREN_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_RGB_ALIAS_PAR_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_FC_ALIAS_STREN_ARRAY_ROWS			1
#define TISP_PARAM_DMSC_FC_T1_THRES_ARRAY_ROWS				1
#define TISP_PARAM_DMSC_FC_T1_STREN_ARRAY_ROWS				1
#define TISP_PARAM_DMSC_FC_T2_STREN_ARRAY_ROWS				1
#define TISP_PARAM_DMSC_FC_T3_STREN_ARRAY_ROWS				1
#define TISP_PARAM_DMSC_FC_PAR_ARRAY_ROWS					1

#define TISP_PARAM_DMSC_UU_NP_ARRAY_COLS					16
#define TISP_PARAM_DMSC_SP_D_SIGMA_3_NP_ARRAY_COLS			16
#define TISP_PARAM_DMSC_SP_D_W_WEI_NP_ARRAY_COLS			16
#define TISP_PARAM_DMSC_SP_D_B_WEI_NP_ARRAY_COLS			16
#define TISP_PARAM_DMSC_SP_UD_W_WEI_NP_ARRAY_COLS			16
#define TISP_PARAM_DMSC_SP_UD_B_WEI_NP_ARRAY_COLS			16
#define TISP_PARAM_DMSC_OUT_OPT_COLS						1
#define TISP_PARAM_DMSC_HV_THRES_1_ARRAY_COLS				9
#define TISP_PARAM_DMSC_HV_STREN_ARRAY_COLS					9
#define TISP_PARAM_DMSC_AA_THRES_1_ARRAY_COLS				9
#define TISP_PARAM_DMSC_AA_STREN_ARRAY_COLS					9
#define TISP_PARAM_DMSC_HVAA_THRES_1_ARRAY_COLS				9
#define TISP_PARAM_DMSC_HVAA_STREN_ARRAY_COLS				9
#define TISP_PARAM_DMSC_DIR_PAR_ARRAY_COLS					9
#define TISP_PARAM_DMSC_UU_THRES_ARRAY_COLS					9
#define TISP_PARAM_DMSC_UU_STREN_ARRAY_COLS					9
#define TISP_PARAM_DMSC_UU_PAR_ARRAY_COLS					3
#define TISP_PARAM_DMSC_ALIAS_STREN_ARRAY_COLS				9
#define TISP_PARAM_DMSC_ALIAS_THRES_1_ARRAY_COLS			9
#define TISP_PARAM_DMSC_ALIAS_THRES_2_ARRAY_COLS			9
#define TISP_PARAM_DMSC_ALIAS_DIR_THRES_ARRAY_COLS			9
#define TISP_PARAM_DMSC_ALIAS_PAR_ARRAY_COLS				4
#define TISP_PARAM_DMSC_NOR_ALIAS_THRES_ARRAY_COLS			9
#define TISP_PARAM_DMSC_NOR_PAR_ARRAY_COLS					4
#define TISP_PARAM_DMSC_SP_D_W_STREN_ARRAY_COLS				9
#define TISP_PARAM_DMSC_SP_D_B_STREN_ARRAY_COLS				9
#define TISP_PARAM_DMSC_SP_D_BRIG_THRES_ARRAY_COLS			9
#define TISP_PARAM_DMSC_SP_D_DARK_THRES_ARRAY_COLS			9
#define TISP_PARAM_DMSC_SP_D_PAR_ARRAY_COLS					8
#define TISP_PARAM_DMSC_SP_UD_W_STREN_ARRAY_COLS			9
#define TISP_PARAM_DMSC_SP_UD_B_STREN_ARRAY_COLS			9
#define TISP_PARAM_DMSC_SP_UD_BRIG_THRES_ARRAY_COLS			9
#define TISP_PARAM_DMSC_SP_UD_DARK_THRES_ARRAY_COLS			9
#define TISP_PARAM_DMSC_SP_UD_PAR_ARRAY_COLS				8
#define TISP_PARAM_DMSC_SP_ALIAS_THRES_ARRAY_COLS			9
#define TISP_PARAM_DMSC_SP_ALIAS_PAR_ARRAY_COLS				2
#define TISP_PARAM_DMSC_RGB_DIR_THRES_ARRAY_COLS			9
#define TISP_PARAM_DMSC_RGB_ALIAS_STREN_ARRAY_COLS			9
#define TISP_PARAM_DMSC_RGB_ALIAS_PAR_ARRAY_COLS			2
#define TISP_PARAM_DMSC_FC_ALIAS_STREN_ARRAY_COLS			9
#define TISP_PARAM_DMSC_FC_T1_THRES_ARRAY_COLS				9
#define TISP_PARAM_DMSC_FC_T1_STREN_ARRAY_COLS				9
#define TISP_PARAM_DMSC_FC_T2_STREN_ARRAY_COLS				9
#define TISP_PARAM_DMSC_FC_T3_STREN_ARRAY_COLS				9
#define TISP_PARAM_DMSC_FC_PAR_ARRAY_COLS					9

//CCM
#define TISP_PARAM_CCM_DP_CFG_ROWS							1
#define TISP_PARAM_CCM_A_LINEAR_ROWS						1
#define TISP_PARAM_CCM_T_LINEAR_ROWS						1
#define TISP_PARAM_CCM_D_LINEAR_ROWS						1
#define TISP_PARAM_CCM_EV_LIST_ROWS							1
#define TISP_PARAM_CCM_SAT_LIST_ROWS						1
#define TISP_PARAM_CCM_AWB_LIST_ROWS						1

#define TISP_PARAM_CCM_DP_CFG_COLS							1
#define TISP_PARAM_CCM_A_LINEAR_COLS						9
#define TISP_PARAM_CCM_T_LINEAR_COLS						9
#define TISP_PARAM_CCM_D_LINEAR_COLS						9
#define TISP_PARAM_CCM_EV_LIST_COLS							9
#define TISP_PARAM_CCM_SAT_LIST_COLS						9
#define TISP_PARAM_CCM_AWB_LIST_COLS						2

//SHARPEN
#define TISP_PARAM_SHARPEN_UU_NP_ARRAY_ROWS					1
#define TISP_PARAM_SHARPEN_V1_SIGMA_NP_ARRAY_ROWS			1
#define TISP_PARAM_SHARPEN_W_WEI_NP_ARRAY_ROWS				1
#define TISP_PARAM_SHARPEN_B_WEI_NP_ARRAY_ROWS				1
#define TISP_PARAM_SHARPEN_UU_THRES_ARRAY_ROWS				1
#define TISP_PARAM_SHARPEN_UU_STREN_ARRAY_ROWS				1
#define TISP_PARAM_SHARPEN_UU_PAR_ARRAY_ROWS				1
#define TISP_PARAM_SHARPEN_PIXEL_THRES_ARRAY_ROWS			1
#define TISP_PARAM_SHARPEN_W_STREN_ARRAY_ROWS				1
#define TISP_PARAM_SHARPEN_B_STREN_ARRAY_ROWS				1
#define TISP_PARAM_SHARPEN_BRIG_THRES_ARRAY_ROWS			1
#define TISP_PARAM_SHARPEN_DARK_THRES_ARRAY_ROWS			1
#define TISP_PARAM_SHARPEN_CON_PAR_ARRAY_ROWS				1

#define TISP_PARAM_SHARPEN_UU_NP_ARRAY_COLS					16
#define TISP_PARAM_SHARPEN_V1_SIGMA_NP_ARRAY_COLS			16
#define TISP_PARAM_SHARPEN_W_WEI_NP_ARRAY_COLS				16
#define TISP_PARAM_SHARPEN_B_WEI_NP_ARRAY_COLS				16
#define TISP_PARAM_SHARPEN_UU_THRES_ARRAY_COLS				9
#define TISP_PARAM_SHARPEN_UU_STREN_ARRAY_COLS				9
#define TISP_PARAM_SHARPEN_UU_PAR_ARRAY_COLS				3
#define TISP_PARAM_SHARPEN_PIXEL_THRES_ARRAY_COLS			9
#define TISP_PARAM_SHARPEN_W_STREN_ARRAY_COLS				9
#define TISP_PARAM_SHARPEN_B_STREN_ARRAY_COLS				9
#define TISP_PARAM_SHARPEN_BRIG_THRES_ARRAY_COLS			9
#define TISP_PARAM_SHARPEN_DARK_THRES_ARRAY_COLS			9
#define TISP_PARAM_SHARPEN_CON_PAR_ARRAY_COLS				8

//DPC
#define TISP_PARAM_CTR_MD_NP_ARRAY_ROWS							1
#define TISP_PARAM_RDNS_UU_NP_ARRAY_ROWS						1
#define TISP_PARAM_RDNS_G_LUM_NP_ARRAY_ROWS						1
#define TISP_PARAM_RDNS_G_STD_NP_ARRAY_ROWS						1
#define TISP_PARAM_RDNS_RB_LUM_NP_ARRAY_ROWS					1
#define TISP_PARAM_RDNS_RB_STD_NP_ARRAY_ROWS					1
#define TISP_PARAM_DPC_S_TEXT_THRES_ARRAY_ROWS					1
#define TISP_PARAM_DPC_S_CON_PAR_ARRAY_ROWS						1
#define TISP_PARAM_DPC_D_M1_LEVEL_ARRAY_ROWS					1
#define TISP_PARAM_DPC_D_M1_L0_FTHRES_ARRAY_ROWS				1
#define TISP_PARAM_DPC_D_M1_L0_DTHRES_ARRAY_ROWS				1
#define TISP_PARAM_DPC_D_M1_L1_HTHRES_ARRAY_ROWS				1
#define TISP_PARAM_DPC_D_M1_L1_LTHRES_ARRAY_ROWS				1
#define TISP_PARAM_DPC_D_M1_L1_D1_THRES_ARRAY_ROWS				1
#define TISP_PARAM_DPC_D_M1_L1_D2_THRES_ARRAY_ROWS				1
#define TISP_PARAM_DPC_D_M1_CON_PAR_ARRAY_ROWS					1
#define TISP_PARAM_DPC_D_M2_LEVEL_ARRAY_ROWS					1
#define TISP_PARAM_DPC_D_M2_L0_THRES_ARRAY_ROWS					1
#define TISP_PARAM_DPC_D_M2_L1_LDTHRES_ARRAY_ROWS				1
#define TISP_PARAM_DPC_D_M2_L1_PDTHRES_ARRAY_ROWS				1
#define TISP_PARAM_DPC_D_M2_CON_PAR_ARRAY_ROWS					1
#define TISP_PARAM_CTR_STREN_ARRAY_ROWS							1
#define TISP_PARAM_CTR_MD_THRES_ARRAY_ROWS						1
#define TISP_PARAM_CTR_EL_THRES_ARRAY_ROWS						1
#define TISP_PARAM_CTR_EH_THRES_ARRAY_ROWS						1
#define TISP_PARAM_CTR_CON_PAR_ARRAY_ROWS						1
#define TISP_PARAM_RDNS_STREN_ARRAY_ROWS						1
#define TISP_PARAM_RDNS_STD_THRES_ARRAY_ROWS					1
#define TISP_PARAM_RDNS_Y_FTHRES_ARRAY_ROWS						1
#define TISP_PARAM_RDNS_Y_TTHRES_ARRAY_ROWS						1
#define TISP_PARAM_RDNS_UV_FTHRES_ARRAY_ROWS					1
#define TISP_PARAM_RDNS_UV_TTHRES_ARRAY_ROWS					1
#define TISP_PARAM_RDNS_CON_PAR_ARRAY_ROWS						1

#define TISP_PARAM_CTR_MD_NP_ARRAY_COLS							16
#define TISP_PARAM_RDNS_UU_NP_ARRAY_COLS						16
#define TISP_PARAM_RDNS_G_LUM_NP_ARRAY_COLS						16
#define TISP_PARAM_RDNS_G_STD_NP_ARRAY_COLS						16
#define TISP_PARAM_RDNS_RB_LUM_NP_ARRAY_COLS					16
#define TISP_PARAM_RDNS_RB_STD_NP_ARRAY_COLS					16
#define TISP_PARAM_DPC_S_TEXT_THRES_ARRAY_COLS					9
#define TISP_PARAM_DPC_S_CON_PAR_ARRAY_COLS						5
#define TISP_PARAM_DPC_D_M1_LEVEL_ARRAY_COLS					9
#define TISP_PARAM_DPC_D_M1_L0_FTHRES_ARRAY_COLS				9
#define TISP_PARAM_DPC_D_M1_L0_DTHRES_ARRAY_COLS				9
#define TISP_PARAM_DPC_D_M1_L1_HTHRES_ARRAY_COLS				9
#define TISP_PARAM_DPC_D_M1_L1_LTHRES_ARRAY_COLS				9
#define TISP_PARAM_DPC_D_M1_L1_D1_THRES_ARRAY_COLS				9
#define TISP_PARAM_DPC_D_M1_L1_D2_THRES_ARRAY_COLS				9
#define TISP_PARAM_DPC_D_M1_CON_PAR_ARRAY_COLS					14
#define TISP_PARAM_DPC_D_M2_LEVEL_ARRAY_COLS					9
#define TISP_PARAM_DPC_D_M2_L0_THRES_ARRAY_COLS					9
#define TISP_PARAM_DPC_D_M2_L1_LDTHRES_ARRAY_COLS				9
#define TISP_PARAM_DPC_D_M2_L1_PDTHRES_ARRAY_COLS				9
#define TISP_PARAM_DPC_D_M2_CON_PAR_ARRAY_COLS					6
#define TISP_PARAM_CTR_STREN_ARRAY_COLS							9
#define TISP_PARAM_CTR_MD_THRES_ARRAY_COLS						9
#define TISP_PARAM_CTR_EL_THRES_ARRAY_COLS						9
#define TISP_PARAM_CTR_EH_THRES_ARRAY_COLS						9
#define TISP_PARAM_CTR_CON_PAR_ARRAY_COLS						5
#define TISP_PARAM_RDNS_STREN_ARRAY_COLS						9
#define TISP_PARAM_RDNS_STD_THRES_ARRAY_COLS					9
#define TISP_PARAM_RDNS_Y_FTHRES_ARRAY_COLS						9
#define TISP_PARAM_RDNS_Y_TTHRES_ARRAY_COLS						9
#define TISP_PARAM_RDNS_UV_FTHRES_ARRAY_COLS					9
#define TISP_PARAM_RDNS_UV_TTHRES_ARRAY_COLS					9
#define TISP_PARAM_RDNS_CON_PAR_ARRAY_COLS						10

//SDNS
#define TISP_PARAM_SDNS_TOP_FUNC_ARRAY_ROWS						1
#define TISP_PARAM_SDNS_Y_DTL_THRES_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_Y_FUS_SLOPE_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_Y_LUM_DIVOP_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_Y_DTL_SEGOP_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_Y_FUS_SEGOP_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_Y_LUM_SEGOP_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_Y_DSP_SEGOP_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_Y_BSP_SEGOP_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_Y_DTL_STREN_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_Y_FUS_STREN_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_Y_LUM_STREN_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_Y_DSP_STREN_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_Y_BSP_STREN_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_Y_DTL_NPV_0_ARRAY_ROWS						1
#define TISP_PARAM_SDNS_Y_DTL_NPV_1_ARRAY_ROWS						1
#define TISP_PARAM_SDNS_Y_DTL_NPV_2_ARRAY_ROWS						1
#define TISP_PARAM_SDNS_Y_DTL_NPV_3_ARRAY_ROWS						1
#define TISP_PARAM_SDNS_Y_DTL_NPV_4_ARRAY_ROWS						1
#define TISP_PARAM_SDNS_Y_FUS_NPV_ARRAY_ROWS  					1
#define TISP_PARAM_SDNS_Y_LUM_NPV_ARRAY_ROWS  					1
#define TISP_PARAM_SDNS_Y_DSP_NPV_ARRAY_ROWS  					1
#define TISP_PARAM_SDNS_Y_BSP_NPV_ARRAY_ROWS  					1
#define TISP_PARAM_SDNS_Y_BIL_STREN_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_Y_BIL_NPV_ARRAY_ROWS  					1
#define TISP_PARAM_SDNS_C_BAS_WEI_ARRAY_ROWS  					1
#define TISP_PARAM_SDNS_C_FUS_MOD_ARRAY_ROWS  					1
#define TISP_PARAM_SDNS_C_FLU_CAL_ARRAY_ROWS  					1
#define TISP_PARAM_SDNS_C_FLU_STREN_ARRAY_ROWS					1
#define TISP_PARAM_SDNS_C_FLU_NPV_ARRAY_ROWS  					1

#define TISP_PARAM_SDNS_TOP_FUNC_ARRAY_COLS						2
#define TISP_PARAM_SDNS_Y_DTL_THRES_ARRAY_COLS					9
#define TISP_PARAM_SDNS_Y_FUS_SLOPE_ARRAY_COLS					9
#define TISP_PARAM_SDNS_Y_LUM_DIVOP_ARRAY_COLS					9
#define TISP_PARAM_SDNS_Y_DTL_SEGOP_ARRAY_COLS					9
#define TISP_PARAM_SDNS_Y_FUS_SEGOP_ARRAY_COLS					9
#define TISP_PARAM_SDNS_Y_LUM_SEGOP_ARRAY_COLS					9
#define TISP_PARAM_SDNS_Y_DSP_SEGOP_ARRAY_COLS					9
#define TISP_PARAM_SDNS_Y_BSP_SEGOP_ARRAY_COLS					9
#define TISP_PARAM_SDNS_Y_DTL_STREN_ARRAY_COLS					9
#define TISP_PARAM_SDNS_Y_FUS_STREN_ARRAY_COLS					9
#define TISP_PARAM_SDNS_Y_LUM_STREN_ARRAY_COLS					9
#define TISP_PARAM_SDNS_Y_DSP_STREN_ARRAY_COLS					9
#define TISP_PARAM_SDNS_Y_BSP_STREN_ARRAY_COLS					9
#define TISP_PARAM_SDNS_Y_DTL_NPV_0_ARRAY_COLS						9
#define TISP_PARAM_SDNS_Y_DTL_NPV_1_ARRAY_COLS						9
#define TISP_PARAM_SDNS_Y_DTL_NPV_2_ARRAY_COLS						9
#define TISP_PARAM_SDNS_Y_DTL_NPV_3_ARRAY_COLS						9
#define TISP_PARAM_SDNS_Y_DTL_NPV_4_ARRAY_COLS						9
#define TISP_PARAM_SDNS_Y_FUS_NPV_ARRAY_COLS  					16
#define TISP_PARAM_SDNS_Y_LUM_NPV_ARRAY_COLS  					16
#define TISP_PARAM_SDNS_Y_DSP_NPV_ARRAY_COLS  					16
#define TISP_PARAM_SDNS_Y_BSP_NPV_ARRAY_COLS  					16
#define TISP_PARAM_SDNS_Y_BIL_STREN_ARRAY_COLS					9
#define TISP_PARAM_SDNS_Y_BIL_NPV_ARRAY_COLS  					15
#define TISP_PARAM_SDNS_C_BAS_WEI_ARRAY_COLS  					9
#define TISP_PARAM_SDNS_C_FUS_MOD_ARRAY_COLS  					9
#define TISP_PARAM_SDNS_C_FLU_CAL_ARRAY_COLS  					9
#define TISP_PARAM_SDNS_C_FLU_STREN_ARRAY_COLS					9
#define TISP_PARAM_SDNS_C_FLU_NPV_ARRAY_COLS  					16

//MDNS
#define TISP_PARAM_MDNS_TOP_FUNC_ARRAY_ROWS						1
#define TISP_PARAM_MDSN_STA_SIZE_ARRAY_ROWS						1
#define TISP_PARAM_MDSN_PBT_SIZE_ARRAY_ROWS						1
#define TISP_PARAM_MDSN_PBT_PONIT_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_SAD_THRES_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_STA_THRES_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_PBT_THRES_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_SAD_STREN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_STA_STREN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_PBT_STREN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_SAD_WIN_OPT_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_STA_WIN_OPT_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_PBT_WIN_OPT_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SAD_WIN_WEI_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_STA_WIN_WEI_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_PBT_WIn_WEI_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_STA_MV_NUM_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_Y_PBT_MV_NUM_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_Y_STA_MX_NUM_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_Y_PBT_MX_NUM_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_Y_SAD_NPV_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_STA_NPV_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_PBT_NPV_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_REF_WEI_MIN_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_REF_WEI_MAX_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_EDGE_TYPE_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_EDGE_WIN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_BI_THRES_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_SMJ_THRES_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_SHP_SWEI_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_SHP_MWEI_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_CS_BHOLD_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_CM_BHOLD_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_RS_BHOLD_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_RM_BHOLD_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_CS_BWIN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_CM_BWIN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_RS_BWIN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_RM_BWIN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_CS_IWIN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_CM_IWIN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_RS_IWIN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_RM_IWIN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_CS_EWIN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_CM_EWIN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_RS_EWIN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_RM_EWIN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_CS_SEGO_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_CM_SEGO_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_RS_SEGO_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_RM_SEGO_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_CS_STREN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_CM_STREN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_RS_STREN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_RM_STREN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_CS_NPV_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_CM_NPV_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_RS_NPV_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_RM_NPV_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_SHP_C_0_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_1_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_2_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_3_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_4_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_5_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_6_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_7_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_8_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_9_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_A_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_B_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_C_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_D_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_E_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_C_F_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_0_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_1_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_2_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_3_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_4_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_5_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_6_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_7_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_8_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_9_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_A_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_B_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_C_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_D_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_E_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_SHP_R_F_NPV_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_ADJ_CNR_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_FLUCT_LMT_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_ADJ_STA_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_Y_ADJ_TEDG_S_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_Y_ADJ_WEDG_S_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_Y_ADJ_TEDG_N_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_Y_ADJ_WEDG_N_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_Y_ADJ_LUM_WIN_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_Y_ADJ_TLUM_S_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_Y_ADJ_WLUM_S_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_Y_ADJ_TLUM_N_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_Y_ADJ_WLUM_N_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_C_SAD_THRES_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_C_SAD_WIN_OPT_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_C_SAD_STREN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_C_STA_STREN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_C_PBT_STREN_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_C_SAD_NPV_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_C_STA_NPV_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_C_PBT_NPV_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_C_REF_WEI_MIN_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_C_REF_WEI_MAX_ARRAY_ROWS				1
#define TISP_PARAM_MDSN_C_CUR_BLUR_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_C_REF_BLUR_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_C_SMJ_THRES_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_C_SFLA_BOH_T_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_C_SFLA_CUT_T_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_C_SFLA_BOH_S_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_C_SFLA_CUT_S_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_C_MFLA_BOH_T_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_C_MFLA_CUT_T_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_C_MFLA_BOH_S_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_C_MFLA_CUT_S_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_C_ADJ_CNR_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_C_ADJ_STA_ARRAY_ROWS					1
#define TISP_PARAM_MDSN_C_ADJ_TCRM_S_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_C_ADJ_WCRM_S_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_C_ADJ_TCRM_N_ARRAY_ROWS 				1
#define TISP_PARAM_MDSN_C_ADJ_WCRM_N_ARRAY_ROWS 				1

#define TISP_PARAM_MDNS_TOP_FUNC_ARRAY_COLS						24
#define TISP_PARAM_MDSN_STA_SIZE_ARRAY_COLS						9
#define TISP_PARAM_MDSN_PBT_SIZE_ARRAY_COLS						9
#define TISP_PARAM_MDSN_PBT_PONIT_ARRAY_COLS					2
#define TISP_PARAM_MDSN_Y_SAD_THRES_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_STA_THRES_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_PBT_THRES_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_SAD_STREN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_STA_STREN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_PBT_STREN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_SAD_WIN_OPT_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_STA_WIN_OPT_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_PBT_WIN_OPT_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SAD_WIN_WEI_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_STA_WIN_WEI_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_PBT_WIn_WEI_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_STA_MV_NUM_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_Y_PBT_MV_NUM_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_Y_STA_MX_NUM_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_Y_PBT_MX_NUM_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_Y_SAD_NPV_ARRAY_COLS					4
#define TISP_PARAM_MDSN_Y_STA_NPV_ARRAY_COLS					32
#define TISP_PARAM_MDSN_Y_PBT_NPV_ARRAY_COLS					32
#define TISP_PARAM_MDSN_Y_REF_WEI_MIN_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_REF_WEI_MAX_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_EDGE_TYPE_ARRAY_COLS					1
#define TISP_PARAM_MDSN_Y_EDGE_WIN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_BI_THRES_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_SMJ_THRES_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_SHP_SWEI_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_SHP_MWEI_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_CS_BHOLD_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_CM_BHOLD_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_RS_BHOLD_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_RM_BHOLD_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_CS_BWIN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_CM_BWIN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_RS_BWIN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_RM_BWIN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_CS_IWIN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_CM_IWIN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_RS_IWIN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_RM_IWIN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_CS_EWIN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_CM_EWIN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_RS_EWIN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_RM_EWIN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_CS_SEGO_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_CM_SEGO_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_RS_SEGO_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_RM_SEGO_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_CS_STREN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_CM_STREN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_RS_STREN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_RM_STREN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_CS_NPV_ARRAY_COLS					16
#define TISP_PARAM_MDSN_Y_CM_NPV_ARRAY_COLS					16
#define TISP_PARAM_MDSN_Y_RS_NPV_ARRAY_COLS					16
#define TISP_PARAM_MDSN_Y_RM_NPV_ARRAY_COLS					16
#define TISP_PARAM_MDSN_Y_SHP_C_0_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_1_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_2_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_3_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_4_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_5_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_6_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_7_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_8_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_9_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_A_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_B_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_C_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_D_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_E_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_C_F_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_0_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_1_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_2_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_3_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_4_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_5_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_6_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_7_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_8_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_9_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_A_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_B_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_C_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_D_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_E_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_SHP_R_F_NPV_ARRAY_COLS				9
#define TISP_PARAM_MDSN_Y_ADJ_CNR_ARRAY_COLS					4
#define TISP_PARAM_MDSN_Y_FLUCT_LMT_ARRAY_COLS					8
#define TISP_PARAM_MDSN_Y_ADJ_STA_ARRAY_COLS					9
#define TISP_PARAM_MDSN_Y_ADJ_TEDG_S_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_Y_ADJ_WEDG_S_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_Y_ADJ_TEDG_N_ARRAY_COLS 				8
#define TISP_PARAM_MDSN_Y_ADJ_WEDG_N_ARRAY_COLS 				8
#define TISP_PARAM_MDSN_Y_ADJ_LUM_WIN_ARRAY_COLS				1
#define TISP_PARAM_MDSN_Y_ADJ_TLUM_S_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_Y_ADJ_WLUM_S_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_Y_ADJ_TLUM_N_ARRAY_COLS 				16
#define TISP_PARAM_MDSN_Y_ADJ_WLUM_N_ARRAY_COLS 				16
#define TISP_PARAM_MDSN_C_SAD_THRES_ARRAY_COLS					9
#define TISP_PARAM_MDSN_C_SAD_WIN_OPT_ARRAY_COLS				9
#define TISP_PARAM_MDSN_C_SAD_STREN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_C_STA_STREN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_C_PBT_STREN_ARRAY_COLS					9
#define TISP_PARAM_MDSN_C_SAD_NPV_ARRAY_COLS					4
#define TISP_PARAM_MDSN_C_STA_NPV_ARRAY_COLS					32
#define TISP_PARAM_MDSN_C_PBT_NPV_ARRAY_COLS					32
#define TISP_PARAM_MDSN_C_REF_WEI_MIN_ARRAY_COLS				9
#define TISP_PARAM_MDSN_C_REF_WEI_MAX_ARRAY_COLS				9
#define TISP_PARAM_MDSN_C_CUR_BLUR_ARRAY_COLS					9
#define TISP_PARAM_MDSN_C_REF_BLUR_ARRAY_COLS					9
#define TISP_PARAM_MDSN_C_SMJ_THRES_ARRAY_COLS					9
#define TISP_PARAM_MDSN_C_SFLA_BOH_T_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_C_SFLA_CUT_T_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_C_SFLA_BOH_S_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_C_SFLA_CUT_S_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_C_MFLA_BOH_T_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_C_MFLA_CUT_T_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_C_MFLA_BOH_S_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_C_MFLA_CUT_S_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_C_ADJ_CNR_ARRAY_COLS					4
#define TISP_PARAM_MDSN_C_ADJ_STA_ARRAY_COLS					6
#define TISP_PARAM_MDSN_C_ADJ_TCRM_S_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_C_ADJ_WCRM_S_ARRAY_COLS 				9
#define TISP_PARAM_MDSN_C_ADJ_TCRM_N_ARRAY_COLS 				8
#define TISP_PARAM_MDSN_C_ADJ_WCRM_N_ARRAY_COLS 				8

//CLM
#define TISP_PARAM_CLM_H_LUT_ROWS								1
#define TISP_PARAM_CLM_S_LUT_ROWS								1
#define TISP_PARAM_CLM_LUT_SHIFT_ROWS							1

#define TISP_PARAM_CLM_H_LUT_COLS								30*7*5
#define TISP_PARAM_CLM_S_LUT_COLS								30*7*5
#define TISP_PARAM_CLM_LUT_SHIFT_COLS							1

//DEFOG
#define TISP_PARAM_DEFOG_WEIGHTLUT20_ROWS                       1
#define TISP_PARAM_DEFOG_WEIGHTLUT02_ROWS                       1
#define TISP_PARAM_DEFOG_WEIGHTLUT12_ROWS                       1
#define TISP_PARAM_DEFOG_WEIGHTLUT22_ROWS                       1
#define TISP_PARAM_DEFOG_WEIGHTLUT21_ROWS                       1
#define TISP_PARAM_DEFOG_CT_PAR_ARRAY_ROWS                      1
#define TISP_PARAM_DEFOG_DARK_CT_ARRAY_ROWS                     1
#define TISP_PARAM_DEFOG_OVER_EXPO_W_ARRAY_ROWS					1
#define TISP_PARAM_DEFOG_DARK_SPE_W_ARRAY_ROWS 					1
#define TISP_PARAM_DEFOG_COL_CT_ARRAY_ROWS     					1
#define TISP_PARAM_DEFOG_CENT3_W_DIS_ARRAY_ROWS					1
#define TISP_PARAM_DEFOG_CENT5_W_DIS_ARRAY_ROWS					1
#define TISP_PARAM_DEFOG_BLK_TRANS_ARRAY_ROWS  					1
#define TISP_PARAM_DEFOG_DETAIL_CT_ARRAY_ROWS  					1
#define TISP_PARAM_DEFOG_COL_VAR_ARRAY_ROWS    					1
#define TISP_PARAM_DEFOG_SOFT_CT_PAR_ARRAY_ROWS					1
#define TISP_PARAM_DEFOG_EV_LIST_ROWS                                                1
#define TISP_PARAM_DEFOG_TRSY0_LIST_ROWS						1
#define TISP_PARAM_DEFOG_TRSY1_LIST_ROWS						1
#define TISP_PARAM_DEFOG_TRSY2_LIST_ROWS						1
#define TISP_PARAM_DEFOG_TRSY3_LIST_ROWS						1
#define TISP_PARAM_DEFOG_TRSY4_LIST_ROWS						1
#define TISP_PARAM_DEFOG_RGBRA_LIST_ROWS                                                1

#define TISP_PARAM_DEFOG_WEIGHTLUT20_COLS                       32
#define TISP_PARAM_DEFOG_WEIGHTLUT02_COLS                       32
#define TISP_PARAM_DEFOG_WEIGHTLUT12_COLS                       32
#define TISP_PARAM_DEFOG_WEIGHTLUT22_COLS                       32
#define TISP_PARAM_DEFOG_WEIGHTLUT21_COLS                       32
#define TISP_PARAM_DEFOG_CT_PAR_ARRAY_COLS                      4
#define TISP_PARAM_DEFOG_DARK_CT_ARRAY_COLS                     14
#define TISP_PARAM_DEFOG_OVER_EXPO_W_ARRAY_COLS					11
#define TISP_PARAM_DEFOG_DARK_SPE_W_ARRAY_COLS 					11
#define TISP_PARAM_DEFOG_COL_CT_ARRAY_COLS     					14
#define TISP_PARAM_DEFOG_CENT3_W_DIS_ARRAY_COLS					24
#define TISP_PARAM_DEFOG_CENT5_W_DIS_ARRAY_COLS					31
#define TISP_PARAM_DEFOG_BLK_TRANS_ARRAY_COLS  				    10
#define TISP_PARAM_DEFOG_DETAIL_CT_ARRAY_COLS  					10
#define TISP_PARAM_DEFOG_COL_VAR_ARRAY_COLS    					10
#define TISP_PARAM_DEFOG_SOFT_CT_PAR_ARRAY_COLS					6
#define TISP_PARAM_DEFOG_EV_LIST_COLS                                                   9
#define TISP_PARAM_DEFOG_TRSY0_LIST_COLS						9
#define TISP_PARAM_DEFOG_TRSY1_LIST_COLS						9
#define TISP_PARAM_DEFOG_TRSY2_LIST_COLS						9
#define TISP_PARAM_DEFOG_TRSY3_LIST_COLS						9
#define TISP_PARAM_DEFOG_TRSY4_LIST_COLS						9
#define TISP_PARAM_DEFOG_RGBRA_LIST_COLS                                                9

//ADR
#define TISP_PARAM_ADR_CT_PAR_ARRAY_ROWS                         1
#define TISP_PARAM_ADR_WEIGHT_20_LUT_ARRAY_ROWS                  1
#define TISP_PARAM_ADR_WEIGHT_02_LUT_ARRAY_ROWS                  1
#define TISP_PARAM_ADR_WEIGHT_12_LUT_ARRAY_ROWS                  1
#define TISP_PARAM_ADR_WEIGHT_22_LUT_ARRAY_ROWS                  1
#define TISP_PARAM_ADR_WEIGHT_21_LUT_ARRAY_ROWS                  1
#define TISP_PARAM_ADR_WEIGHT_21_LUT_ARRAY_ROWS                  1
#define TISP_PARAM_ADR_CTC_KNEEPOINT_ARRAY_ROWS                  1
#define TISP_PARAM_ADR_MIN_KNEEPOINT_ARRAY_ROWS                  1
#define TISP_PARAM_ADR_MAP_KNEEPOINT_ARRAY_ROWS                  1
#define TISP_PARAM_ADR_COC_KNEEPOINT_ARRAY_ROWS                  1
#define TISP_PARAM_ADR_CENTRE_W_DIS_ARRAY_ROWS                   1
#define TISP_PARAM_ADR_CONTRAST_W_DIS_ARRAY_ROWS                 1
#define TISP_PARAM_ADR_STAT_BLOCK_HIST_DIFF_ARRAY_ROWS           1
#define TISP_PARAM_ADR_SOFT_TM_BASE_ARRAY_ROWS                   1
#define TISP_PARAM_ADR_SOFT_GAM_X_ARRAY_ROWS                     1
#define TISP_PARAM_ADR_SOFT_GAM_Y_ARRAY_ROWS                     1
#define TISP_PARAM_ADR_SOFT_LIGHT_END_ARRAY_ROWS                 1
#define TISP_PARAM_ADR_SOFT_BLOCK_LIGHT_ARRAY_ROWS               1
#define TISP_PARAM_ADR_SOFT_MAP_MODE_ARRAY_ROWS                  1
#define TISP_PARAM_ADR_EV_LIST_ROWS                              1
#define TISP_PARAM_ADR_LIGB_LIST_ROWS 				 1
#define TISP_PARAM_ADR_MAPB1_LIST_ROWS 				 1
#define TISP_PARAM_ADR_MAPB2_LIST_ROWS 				 1
#define TISP_PARAM_ADR_MAPB3_LIST_ROWS 				 1
#define TISP_PARAM_ADR_MAPB4_LIST_ROWS 				 1
#define TISP_PARAM_ADR_BLP2_LIST_ROWS 				 1

#define TISP_PARAM_ADR_CT_PAR_ARRAY_COLS                         8
#define TISP_PARAM_ADR_WEIGHT_20_LUT_ARRAY_COLS                 32
#define TISP_PARAM_ADR_WEIGHT_02_LUT_ARRAY_COLS                 32
#define TISP_PARAM_ADR_WEIGHT_12_LUT_ARRAY_COLS                 32
#define TISP_PARAM_ADR_WEIGHT_22_LUT_ARRAY_COLS                 32
#define TISP_PARAM_ADR_WEIGHT_21_LUT_ARRAY_COLS                 32
#define TISP_PARAM_ADR_CTC_KNEEPOINT_ARRAY_COLS                  8
#define TISP_PARAM_ADR_MIN_KNEEPOINT_ARRAY_COLS                 23
#define TISP_PARAM_ADR_MAP_KNEEPOINT_ARRAY_COLS                 23
#define TISP_PARAM_ADR_COC_KNEEPOINT_ARRAY_COLS                 21
#define TISP_PARAM_ADR_CENTRE_W_DIS_ARRAY_COLS                  31
#define TISP_PARAM_ADR_CONTRAST_W_DIS_ARRAY_COLS                32
#define TISP_PARAM_ADR_STAT_BLOCK_HIST_DIFF_ARRAY_COLS           4
#define TISP_PARAM_ADR_SOFT_TM_BASE_ARRAY_COLS                   9
#define TISP_PARAM_ADR_SOFT_GAM_X_ARRAY_COLS                    129
#define TISP_PARAM_ADR_SOFT_GAM_Y_ARRAY_COLS                    129
#define TISP_PARAM_ADR_SOFT_LIGHT_END_ARRAY_COLS                29
#define TISP_PARAM_ADR_SOFT_BLOCK_LIGHT_ARRAY_COLS              15
#define TISP_PARAM_ADR_SOFT_MAP_MODE_ARRAY_COLS                 11
#define TISP_PARAM_ADR_EV_LIST_COLS                              9
#define TISP_PARAM_ADR_LIGB_LIST_COLS 				 9
#define TISP_PARAM_ADR_MAPB1_LIST_COLS 				 9
#define TISP_PARAM_ADR_MAPB2_LIST_COLS 				 9
#define TISP_PARAM_ADR_MAPB3_LIST_COLS 				 9
#define TISP_PARAM_ADR_MAPB4_LIST_COLS 				 9
#define TISP_PARAM_ADR_BLP2_LIST_COLS 				 9

//HLDC
#define TISP_PARAM_HLDC_CON_PAR_ARRAY_ROWS                       1
#define TISP_PARAM_HLDC_CON_PAR_ARRAY_COLS                      18

typedef enum {
	//TOP BYPASS
	TISP_PARAM_TOP_START,
	TISP_PARAM_TOP_BYPASS = TISP_PARAM_TOP_START,
	TISP_PARAM_TOP_END = TISP_PARAM_TOP_BYPASS,

	//AE
	TISP_PARAM_AE_START,
	TISP_PARAM_AE_PARAMETER = TISP_PARAM_AE_START,
	TISP_PARAM_AE_SWITCH_NIGHT_MODE,
	TISP_PARAM_AE_POINTPOS,
	TISP_PARAM_AE_EXP_PARAMETER,
	TISP_PARAM_AE_EV_STEP,
	TISP_PARAM_AE_STABLE_TOL,
	TISP_PARAM_AE_EV_LIST,
	TISP_PARAM_AE_LUM_LIST,
	TISP_PARAM_AE_AT_LIST,
	TISP_PARAM_AE_DEFLICKER_PARA,
	TISP_PARAM_AE_FLICKER_T,
	TISP_PARAM_AE_SCENE_PARE,
	TISP_PARAM_AE_SCENE_MODE_TH,
	TISP_PARAM_AE_ROI_TREND_LOG2_LUT,
	TISP_PARAM_AE_ROI_TREND_WEIGHT_LUT,
	TISP_PARAM_AE_ZONE_WEIGHT,
	TISP_PARAM_AE_SCENE_ROUI_WEIGHT,
	TISP_PARAM_AE_SCENE_ROI_WEIGHT,
	TISP_PARAM_AE_RESULT,
	TISP_PARAM_AE_STAT,
	TISP_PARAM_AE_WM_Q,
	TISP_PARAM_AE_END = TISP_PARAM_AE_WM_Q,

	//AWB
	TISP_PARAM_AWB_START,
	TISP_PARAM_AWB_AWB_PARAMETER = TISP_PARAM_AWB_START,
	TISP_PARAM_AWB_PIXEL_CNT_TH,
	TISP_PARAM_AWB_LOWLIGHT_RG_TH,
	TISP_PARAM_AWB_POINTPOS,
	TISP_PARAM_AWB_COF,
	TISP_PARAM_AWB_MF_PARA,
	TISP_PARAM_AWB_MODE,
	TISP_PARAM_AWB_CT,
	TISP_PARAM_AWB_CT_LAST,
	TISP_PARAM_AWB_STATIC,
	TISP_PARAM_AWB_LIGHT_SRC,
	TISP_PARAM_AWB_LIGHT_SRC_NUM,
	TISP_PARAM_AWB_RG_POS,
	TISP_PARAM_AWB_BG_POS,
	TISP_PARAM_AWB_CT_TH_OT_LUXHIGH,
	TISP_PARAM_AWB_CT_TH_OT_LUXLOW,
	TISP_PARAM_AWB_CT_TH_IN,
	TISP_PARAM_AWB_CT_PARA_OT,
	TISP_PARAM_AWB_CT_PARA_IN,
	TISP_PARAM_AWB_DIS_TW,
	TISP_PARAM_AWB_RGBG_WEIGHT,
	TISP_PARAM_AWB_COLOR_TEMP_MESH,
	TISP_PARAM_AWB_WGHT,
	TISP_PARAM_AWB_RGBG_WEIGHT_OT,
	TISP_PARAM_AWB_LS_W_LUT,
	TISP_PARAM_AWB_END = TISP_PARAM_AWB_LS_W_LUT,

	//GAMMA
	TISP_PARAM_GAMMA_START,
	TISP_PARAM_GAMMA_RGB_LUT_SADDR = TISP_PARAM_GAMMA_START,
	TISP_PARAM_GAMMA_END = TISP_PARAM_GAMMA_RGB_LUT_SADDR,

	//GIB
	TISP_PARAM_GIB_START,
	TISP_PARAM_GIB_CONFIG_LINE = TISP_PARAM_GIB_START,
	TISP_PARAM_GIB_R_G_LINEAR,
	TISP_PARAM_GIB_B_IR_LINEAR,
	TISP_PARAM_GIB_DEIRM_BLC_R_LINEAR,
	TISP_PARAM_GIB_DEIRM_BLC_GR_LINEAR,
	TISP_PARAM_GIB_DEIRM_BLC_GB_LINEAR,
	TISP_PARAM_GIB_DEIRM_BLC_B_LINEAR,
	TISP_PARAM_GIB_DEIRM_BLC_IR_LINEAR,
	TISP_PARAM_GIB_IR_POINT,
	TISP_PARAM_GIB_IR_RESER,
	TISP_PARAM_GIB_DEIR_R_H,
	TISP_PARAM_GIB_DEIR_G_H,
	TISP_PARAM_GIB_DEIR_B_H,
	TISP_PARAM_GIB_DEIR_R_M,
	TISP_PARAM_GIB_DEIR_G_M,
	TISP_PARAM_GIB_DEIR_B_M,
	TISP_PARAM_GIB_DEIR_R_L,
	TISP_PARAM_GIB_DEIR_G_L,
	TISP_PARAM_GIB_DEIR_B_L,
	TISP_PARAM_GIB_DEIR_MATRIX_H,
	TISP_PARAM_GIB_DEIR_MATRIX_M,
	TISP_PARAM_GIB_DEIR_MATRIX_L,
	TISP_PARAM_GIB_END = TISP_PARAM_GIB_DEIR_MATRIX_L,

	//LSC
	TISP_PARAM_LSC_START,
	TISP_PARAM_LSC_LUT_NUM = TISP_PARAM_LSC_START,
	TISP_PARAM_LSC_MESH_SCALE,
	TISP_PARAM_LSC_LUT_STRIDE,
	TISP_PARAM_LSC_MESH_SIZE,
	TISP_PARAM_LSC_CT_POINTS,
	TISP_PARAM_LSC_A_LINEAR,
	TISP_PARAM_LSC_T_LINEAR,
	TISP_PARAM_LSC_D_LINEAR,
	TISP_PARAM_LSC_MESH_STR,
	TISP_PARAM_LSC_END = TISP_PARAM_LSC_MESH_STR,

	//DMSC
	TISP_PARAM_DMSC_START,
	TISP_PARAM_DMSC_UU_NP_ARRAY = TISP_PARAM_DMSC_START,
	TISP_PARAM_DMSC_SP_D_SIGMA_3_NP_ARRAY,
	TISP_PARAM_DMSC_SP_D_W_WEI_NP_ARRAY,
	TISP_PARAM_DMSC_SP_D_B_WEI_NP_ARRAY,
	TISP_PARAM_DMSC_SP_UD_W_WEI_NP_ARRAY,
	TISP_PARAM_DMSC_SP_UD_B_WEI_NP_ARRAY,
	TISP_PARAM_DMSC_OUT_OPT,
	TISP_PARAM_DMSC_HV_THRES_1_ARRAY,
	TISP_PARAM_DMSC_HV_STREN_ARRAY,
	TISP_PARAM_DMSC_AA_THRES_1_ARRAY,
	TISP_PARAM_DMSC_AA_STREN_ARRAY,
	TISP_PARAM_DMSC_HVAA_THRES_1_ARRAY,
	TISP_PARAM_DMSC_HVAA_STREN_ARRAY,
	TISP_PARAM_DMSC_DIR_PAR_ARRAY,
	TISP_PARAM_DMSC_UU_THRES_ARRAY,
	TISP_PARAM_DMSC_UU_STREN_ARRAY,
	TISP_PARAM_DMSC_UU_PAR_ARRAY,
	TISP_PARAM_DMSC_ALIAS_STREN_ARRAY,
	TISP_PARAM_DMSC_ALIAS_THRES_1_ARRAY,
	TISP_PARAM_DMSC_ALIAS_THRES_2_ARRAY,
	TISP_PARAM_DMSC_ALIAS_DIR_THRES_ARRAY,
	TISP_PARAM_DMSC_ALIAS_PAR_ARRAY,
	TISP_PARAM_DMSC_NOR_ALIAS_THRES_ARRAY,
	TISP_PARAM_DMSC_NOR_PAR_ARRAY,
	TISP_PARAM_DMSC_SP_D_W_STREN_ARRAY,
	TISP_PARAM_DMSC_SP_D_B_STREN_ARRAY,
	TISP_PARAM_DMSC_SP_D_BRIG_THRES_ARRAY,
	TISP_PARAM_DMSC_SP_D_DARK_THRES_ARRAY,
	TISP_PARAM_DMSC_SP_D_PAR_ARRAY,
	TISP_PARAM_DMSC_SP_UD_W_STREN_ARRAY,
	TISP_PARAM_DMSC_SP_UD_B_STREN_ARRAY,
	TISP_PARAM_DMSC_SP_UD_BRIG_THRES_ARRAY,
	TISP_PARAM_DMSC_SP_UD_DARK_THRES_ARRAY,
	TISP_PARAM_DMSC_SP_UD_PAR_ARRAY,
	TISP_PARAM_DMSC_SP_ALIAS_THRES_ARRAY,
	TISP_PARAM_DMSC_SP_ALIAS_PAR_ARRAY,
	TISP_PARAM_DMSC_RGB_DIR_THRES_ARRAY,
	TISP_PARAM_DMSC_RGB_ALIAS_STREN_ARRAY,
	TISP_PARAM_DMSC_RGB_ALIAS_PAR_ARRAY,
	TISP_PARAM_DMSC_FC_ALIAS_STREN_ARRAY,
	TISP_PARAM_DMSC_FC_T1_THRES_ARRAY,
	TISP_PARAM_DMSC_FC_T1_STREN_ARRAY,
	TISP_PARAM_DMSC_FC_T2_STREN_ARRAY,
	TISP_PARAM_DMSC_FC_T3_STREN_ARRAY,
	TISP_PARAM_DMSC_FC_PAR_ARRAY,
	TISP_PARAM_DMSC_END = TISP_PARAM_DMSC_FC_PAR_ARRAY,

	//CCM
	TISP_PARAM_CCM_START,
	TISP_PARAM_CCM_DP_CFG = TISP_PARAM_CCM_START,
	TISP_PARAM_CCM_A_LINEAR,
	TISP_PARAM_CCM_T_LINEAR,
	TISP_PARAM_CCM_D_LINEAR,
	TISP_PARAM_CCM_EV_LIST,
	TISP_PARAM_CCM_SAT_LIST,
	TISP_PARAM_CCM_AWB_LIST,
	TISP_PARAM_CCM_END = TISP_PARAM_CCM_AWB_LIST,

	//SHARPEN
	TISP_PARAM_SHARPEN_START,
	TISP_PARAM_SHARPEN_UU_NP_ARRAY = TISP_PARAM_SHARPEN_START,
	TISP_PARAM_SHARPEN_V1_SIGMA_NP_ARRAY,
	TISP_PARAM_SHARPEN_W_WEI_NP_ARRAY,
	TISP_PARAM_SHARPEN_B_WEI_NP_ARRAY,
	TISP_PARAM_SHARPEN_UU_THRES_ARRAY,
	TISP_PARAM_SHARPEN_UU_STREN_ARRAY,
	TISP_PARAM_SHARPEN_UU_PAR_ARRAY,
	TISP_PARAM_SHARPEN_PIXEL_THRES_ARRAY,
	TISP_PARAM_SHARPEN_W_STREN_ARRAY,
	TISP_PARAM_SHARPEN_B_STREN_ARRAY,
	TISP_PARAM_SHARPEN_BRIG_THRES_ARRAY,
	TISP_PARAM_SHARPEN_DARK_THRES_ARRAY,
	TISP_PARAM_SHARPEN_CON_PAR_ARRAY,
	TISP_PARAM_SHARPEN_END = TISP_PARAM_SHARPEN_CON_PAR_ARRAY,

	//DPC
	TISP_PARAM_DPC_START,
	TISP_PARAM_CTR_MD_NP_ARRAY = TISP_PARAM_DPC_START,
	TISP_PARAM_RDNS_UU_NP_ARRAY,
	TISP_PARAM_RDNS_G_LUM_NP_ARRAY,
	TISP_PARAM_RDNS_G_STD_NP_ARRAY,
	TISP_PARAM_RDNS_RB_LUM_NP_ARRAY,
	TISP_PARAM_RDNS_RB_STD_NP_ARRAY,
	TISP_PARAM_DPC_S_TEXT_THRES_ARRAY,
	TISP_PARAM_DPC_S_CON_PAR_ARRAY,
	TISP_PARAM_DPC_D_M1_LEVEL_ARRAY,
	TISP_PARAM_DPC_D_M1_L0_FTHRES_ARRAY,
	TISP_PARAM_DPC_D_M1_L0_DTHRES_ARRAY,
	TISP_PARAM_DPC_D_M1_L1_HTHRES_ARRAY,
	TISP_PARAM_DPC_D_M1_L1_LTHRES_ARRAY,
	TISP_PARAM_DPC_D_M1_L1_D1_THRES_ARRAY,
	TISP_PARAM_DPC_D_M1_L1_D2_THRES_ARRAY,
	TISP_PARAM_DPC_D_M1_CON_PAR_ARRAY,
	TISP_PARAM_DPC_D_M2_LEVEL_ARRAY,
	TISP_PARAM_DPC_D_M2_L0_THRES_ARRAY,
	TISP_PARAM_DPC_D_M2_L1_LDTHRES_ARRAY,
	TISP_PARAM_DPC_D_M2_L1_PDTHRES_ARRAY,
	TISP_PARAM_DPC_D_M2_CON_PAR_ARRAY,
	TISP_PARAM_CTR_STREN_ARRAY,
	TISP_PARAM_CTR_MD_THRES_ARRAY,
	TISP_PARAM_CTR_EL_THRES_ARRAY,
	TISP_PARAM_CTR_EH_THRES_ARRAY,
	TISP_PARAM_CTR_CON_PAR_ARRAY,
	TISP_PARAM_RDNS_STREN_ARRAY,
	TISP_PARAM_RDNS_STD_THRES_ARRAY,
	TISP_PARAM_RDNS_Y_FTHRES_ARRAY,
	TISP_PARAM_RDNS_Y_TTHRES_ARRAY,
	TISP_PARAM_RDNS_UV_FTHRES_ARRAY,
	TISP_PARAM_RDNS_UV_TTHRES_ARRAY,
	TISP_PARAM_RDNS_CON_PAR_ARRAY,
	TISP_PARAM_DPC_END = TISP_PARAM_RDNS_CON_PAR_ARRAY,

	//SDNS
	TISP_PARAM_SDNS_START,
	TISP_PARAM_SDNS_TOP_FUNC_ARRAY = TISP_PARAM_SDNS_START,
	TISP_PARAM_SDNS_Y_DTL_THRES_ARRAY,
	TISP_PARAM_SDNS_Y_FUS_SLOPE_ARRAY,
	TISP_PARAM_SDNS_Y_LUM_DIVOP_ARRAY,
	TISP_PARAM_SDNS_Y_DTL_SEGOP_ARRAY,
	TISP_PARAM_SDNS_Y_FUS_SEGOP_ARRAY,
	TISP_PARAM_SDNS_Y_LUM_SEGOP_ARRAY,
	TISP_PARAM_SDNS_Y_DSP_SEGOP_ARRAY,
	TISP_PARAM_SDNS_Y_BSP_SEGOP_ARRAY,
	TISP_PARAM_SDNS_Y_DTL_STREN_ARRAY,
	TISP_PARAM_SDNS_Y_FUS_STREN_ARRAY,
	TISP_PARAM_SDNS_Y_LUM_STREN_ARRAY,
	TISP_PARAM_SDNS_Y_DSP_STREN_ARRAY,
	TISP_PARAM_SDNS_Y_BSP_STREN_ARRAY,
	TISP_PARAM_SDNS_Y_DTL_NPV_0_ARRAY,
	TISP_PARAM_SDNS_Y_DTL_NPV_1_ARRAY,
	TISP_PARAM_SDNS_Y_DTL_NPV_2_ARRAY,
	TISP_PARAM_SDNS_Y_DTL_NPV_3_ARRAY,
	TISP_PARAM_SDNS_Y_DTL_NPV_4_ARRAY,
	TISP_PARAM_SDNS_Y_FUS_NPV_ARRAY,
	TISP_PARAM_SDNS_Y_LUM_NPV_ARRAY,
	TISP_PARAM_SDNS_Y_DSP_NPV_ARRAY,
	TISP_PARAM_SDNS_Y_BSP_NPV_ARRAY,
	TISP_PARAM_SDNS_Y_BIL_STREN_ARRAY,
	TISP_PARAM_SDNS_Y_BIL_NPV_ARRAY,
	TISP_PARAM_SDNS_C_BAS_WEI_ARRAY,
	TISP_PARAM_SDNS_C_FUS_MOD_ARRAY,
	TISP_PARAM_SDNS_C_FLU_CAL_ARRAY,
	TISP_PARAM_SDNS_C_FLU_STREN_ARRAY,
	TISP_PARAM_SDNS_C_FLU_NPV_ARRAY,
	TISP_PARAM_SDNS_END = TISP_PARAM_SDNS_C_FLU_NPV_ARRAY,

	//MDNS
	TISP_PARAM_MDNS_START,
	TISP_PARAM_MDNS_TOP_FUNC_ARRAY	= TISP_PARAM_MDNS_START,
	TISP_PARAM_MDSN_STA_SIZE_ARRAY,
	TISP_PARAM_MDSN_PBT_SIZE_ARRAY,
	TISP_PARAM_MDSN_PBT_PONIT_ARRAY,
	TISP_PARAM_MDSN_Y_SAD_THRES_ARRAY,
	TISP_PARAM_MDSN_Y_STA_THRES_ARRAY,
	TISP_PARAM_MDSN_Y_PBT_THRES_ARRAY,
	TISP_PARAM_MDSN_Y_SAD_STREN_ARRAY,
	TISP_PARAM_MDSN_Y_STA_STREN_ARRAY,
	TISP_PARAM_MDSN_Y_PBT_STREN_ARRAY,
	TISP_PARAM_MDSN_Y_SAD_WIN_OPT_ARRAY,
	TISP_PARAM_MDSN_Y_STA_WIN_OPT_ARRAY,
	TISP_PARAM_MDSN_Y_PBT_WIN_OPT_ARRAY,
	TISP_PARAM_MDSN_Y_SAD_WIN_WEI_ARRAY,
	TISP_PARAM_MDSN_Y_STA_WIN_WEI_ARRAY,
	TISP_PARAM_MDSN_Y_PBT_WIn_WEI_ARRAY,
	TISP_PARAM_MDSN_Y_STA_MV_NUM_ARRAY,
	TISP_PARAM_MDSN_Y_PBT_MV_NUM_ARRAY,
	TISP_PARAM_MDSN_Y_STA_MX_NUM_ARRAY,
	TISP_PARAM_MDSN_Y_PBT_MX_NUM_ARRAY,
	TISP_PARAM_MDSN_Y_SAD_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_STA_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_PBT_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_REF_WEI_MIN_ARRAY,
	TISP_PARAM_MDSN_Y_REF_WEI_MAX_ARRAY,
	TISP_PARAM_MDSN_Y_EDGE_TYPE_ARRAY,
	TISP_PARAM_MDSN_Y_EDGE_WIN_ARRAY,
	TISP_PARAM_MDSN_Y_BI_THRES_ARRAY,
	TISP_PARAM_MDSN_Y_SMJ_THRES_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_SWEI_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_MWEI_ARRAY,
	TISP_PARAM_MDSN_Y_CS_BHOLD_ARRAY,
	TISP_PARAM_MDSN_Y_CM_BHOLD_ARRAY,
	TISP_PARAM_MDSN_Y_RS_BHOLD_ARRAY,
	TISP_PARAM_MDSN_Y_RM_BHOLD_ARRAY,
	TISP_PARAM_MDSN_Y_CS_BWIN_ARRAY,
	TISP_PARAM_MDSN_Y_CM_BWIN_ARRAY,
	TISP_PARAM_MDSN_Y_RS_BWIN_ARRAY,
	TISP_PARAM_MDSN_Y_RM_BWIN_ARRAY,
	TISP_PARAM_MDSN_Y_CS_IWIN_ARRAY,
	TISP_PARAM_MDSN_Y_CM_IWIN_ARRAY,
	TISP_PARAM_MDSN_Y_RS_IWIN_ARRAY,
	TISP_PARAM_MDSN_Y_RM_IWIN_ARRAY,
	TISP_PARAM_MDSN_Y_CS_EWIN_ARRAY,
	TISP_PARAM_MDSN_Y_CM_EWIN_ARRAY,
	TISP_PARAM_MDSN_Y_RS_EWIN_ARRAY,
	TISP_PARAM_MDSN_Y_RM_EWIN_ARRAY,
	TISP_PARAM_MDSN_Y_CS_SEGO_ARRAY,
	TISP_PARAM_MDSN_Y_CM_SEGO_ARRAY,
	TISP_PARAM_MDSN_Y_RS_SEGO_ARRAY,
	TISP_PARAM_MDSN_Y_RM_SEGO_ARRAY,
	TISP_PARAM_MDSN_Y_CS_STREN_ARRAY,
	TISP_PARAM_MDSN_Y_CM_STREN_ARRAY,
	TISP_PARAM_MDSN_Y_RS_STREN_ARRAY,
	TISP_PARAM_MDSN_Y_RM_STREN_ARRAY,
	TISP_PARAM_MDSN_Y_CS_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_CM_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_RS_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_RM_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_0_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_1_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_2_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_3_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_4_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_5_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_6_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_7_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_8_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_9_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_A_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_B_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_C_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_D_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_E_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_C_F_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_0_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_1_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_2_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_3_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_4_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_5_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_6_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_7_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_8_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_9_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_A_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_B_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_C_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_D_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_E_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_SHP_R_F_NPV_ARRAY,
	TISP_PARAM_MDSN_Y_ADJ_CNR_ARRAY,
	TISP_PARAM_MDSN_Y_FLUCT_LMT_ARRAY,
	TISP_PARAM_MDSN_Y_ADJ_STA_ARRAY,
	TISP_PARAM_MDSN_Y_ADJ_TEDG_S_ARRAY,
	TISP_PARAM_MDSN_Y_ADJ_WEDG_S_ARRAY,
	TISP_PARAM_MDSN_Y_ADJ_TEDG_N_ARRAY,
	TISP_PARAM_MDSN_Y_ADJ_WEDG_N_ARRAY,
	TISP_PARAM_MDSN_Y_ADJ_LUM_WIN_ARRAY,
	TISP_PARAM_MDSN_Y_ADJ_TLUM_S_ARRAY,
	TISP_PARAM_MDSN_Y_ADJ_WLUM_S_ARRAY,
	TISP_PARAM_MDSN_Y_ADJ_TLUM_N_ARRAY,
	TISP_PARAM_MDSN_Y_ADJ_WLUM_N_ARRAY,
	TISP_PARAM_MDSN_C_SAD_THRES_ARRAY,
	TISP_PARAM_MDSN_C_SAD_WIN_OPT_ARRAY,
	TISP_PARAM_MDSN_C_SAD_STREN_ARRAY,
	TISP_PARAM_MDSN_C_STA_STREN_ARRAY,
	TISP_PARAM_MDSN_C_PBT_STREN_ARRAY,
	TISP_PARAM_MDSN_C_SAD_NPV_ARRAY,
	TISP_PARAM_MDSN_C_STA_NPV_ARRAY,
	TISP_PARAM_MDSN_C_PBT_NPV_ARRAY,
	TISP_PARAM_MDSN_C_REF_WEI_MIN_ARRAY,
	TISP_PARAM_MDSN_C_REF_WEI_MAX_ARRAY,
	TISP_PARAM_MDSN_C_CUR_BLUR_ARRAY,
	TISP_PARAM_MDSN_C_REF_BLUR_ARRAY,
	TISP_PARAM_MDSN_C_SMJ_THRES_ARRAY,
	TISP_PARAM_MDSN_C_SFLA_BOH_T_ARRAY,
	TISP_PARAM_MDSN_C_SFLA_CUT_T_ARRAY,
	TISP_PARAM_MDSN_C_SFLA_BOH_S_ARRAY,
	TISP_PARAM_MDSN_C_SFLA_CUT_S_ARRAY,
	TISP_PARAM_MDSN_C_MFLA_BOH_T_ARRAY,
	TISP_PARAM_MDSN_C_MFLA_CUT_T_ARRAY,
	TISP_PARAM_MDSN_C_MFLA_BOH_S_ARRAY,
	TISP_PARAM_MDSN_C_MFLA_CUT_S_ARRAY,
	TISP_PARAM_MDSN_C_ADJ_CNR_ARRAY,
	TISP_PARAM_MDSN_C_ADJ_STA_ARRAY,
	TISP_PARAM_MDSN_C_ADJ_TCRM_S_ARRAY,
	TISP_PARAM_MDSN_C_ADJ_WCRM_S_ARRAY,
	TISP_PARAM_MDSN_C_ADJ_TCRM_N_ARRAY,
	TISP_PARAM_MDSN_C_ADJ_WCRM_N_ARRAY,
	TISP_PARAM_MDNS_END = TISP_PARAM_MDSN_C_ADJ_WCRM_N_ARRAY,

	//CLM
	TISP_PARAM_CLM_START,
	TISP_PARAM_CLM_H_LUT = TISP_PARAM_CLM_START,
	TISP_PARAM_CLM_S_LUT,
	TISP_PARAM_CLM_LUT_SHIFT,
	TISP_PARAM_CLM_END = TISP_PARAM_CLM_LUT_SHIFT,

	//DEFOG
	TISP_PARAM_DEFOG_START,
	TISP_PARAM_DEFOG_WEIGHTLUT20 = TISP_PARAM_DEFOG_START,
	TISP_PARAM_DEFOG_WEIGHTLUT02,
	TISP_PARAM_DEFOG_WEIGHTLUT12,
	TISP_PARAM_DEFOG_WEIGHTLUT22,
	TISP_PARAM_DEFOG_WEIGHTLUT21,
	TISP_PARAM_DEFOG_CT_PAR_ARRAY,
	TISP_PARAM_DEFOG_DARK_CT_ARRAY,
	TISP_PARAM_DEFOG_OVER_EXPO_W_ARRAY,
	TISP_PARAM_DEFOG_DARK_SPE_W_ARRAY,
	TISP_PARAM_DEFOG_COL_CT_ARRAY,
	TISP_PARAM_DEFOG_CENT3_W_DIS_ARRAY,
	TISP_PARAM_DEFOG_CENT5_W_DIS_ARRAY,
	TISP_PARAM_DEFOG_BLK_TRANS_ARRAY,
	TISP_PARAM_DEFOG_DETAIL_CT_ARRAY,
	TISP_PARAM_DEFOG_COL_VAR_ARRAY,
	TISP_PARAM_DEFOG_SOFT_CT_PAR_ARRAY,
	TISP_PARAM_DEFOG_EV_LIST,
	TISP_PARAM_DEFOG_TRSY0_LIST,
	TISP_PARAM_DEFOG_TRSY1_LIST,
	TISP_PARAM_DEFOG_TRSY2_LIST,
	TISP_PARAM_DEFOG_TRSY3_LIST,
	TISP_PARAM_DEFOG_TRSY4_LIST,
	TISP_PARAM_DEFOG_RGBRA_LIST,
	TISP_PARAM_DEFOG_END = TISP_PARAM_DEFOG_RGBRA_LIST,

	//ADR
	TISP_PARAM_ADR_START,
	TISP_PARAM_ADR_CT_PAR_ARRAY = TISP_PARAM_ADR_START,
	TISP_PARAM_ADR_WEIGHT_20_LUT_ARRAY,
	TISP_PARAM_ADR_WEIGHT_02_LUT_ARRAY,
	TISP_PARAM_ADR_WEIGHT_12_LUT_ARRAY,
	TISP_PARAM_ADR_WEIGHT_22_LUT_ARRAY,
	TISP_PARAM_ADR_WEIGHT_21_LUT_ARRAY,
	TISP_PARAM_ADR_CTC_KNEEPOINT_ARRAY,
	TISP_PARAM_ADR_MIN_KNEEPOINT_ARRAY,
	TISP_PARAM_ADR_MAP_KNEEPOINT_ARRAY,
	TISP_PARAM_ADR_COC_KNEEPOINT_ARRAY,
	TISP_PARAM_ADR_CENTRE_W_DIS_ARRAY,
	TISP_PARAM_ADR_CONTRAST_W_DIS_ARRAY,
	TISP_PARAM_ADR_STAT_BLOCK_HIST_DIFF_ARRAY,
	TISP_PARAM_ADR_SOFT_TM_BASE_ARRAY,
	TISP_PARAM_ADR_SOFT_GAM_X_ARRAY,
	TISP_PARAM_ADR_SOFT_GAM_Y_ARRAY,
	TISP_PARAM_ADR_SOFT_LIGHT_END_ARRAY,
	TISP_PARAM_ADR_SOFT_BLOCK_LIGHT_ARRAY,
	TISP_PARAM_ADR_SOFT_MAP_MODE_ARRAY,
	TISP_PARAM_ADR_EV_LIST,
	TISP_PARAM_ADR_LIGB_LIST,
	TISP_PARAM_ADR_MAPB1_LIST,
	TISP_PARAM_ADR_MAPB2_LIST,
	TISP_PARAM_ADR_MAPB3_LIST,
	TISP_PARAM_ADR_MAPB4_LIST,
	TISP_PARAM_ADR_BLP2_LIST,
	TISP_PARAM_ADR_END = TISP_PARAM_ADR_BLP2_LIST,

	//HLDC
	TISP_PARAM_HLDC_START,
	TISP_PARAM_HLDC_CON_PAR_ARRAY = TISP_PARAM_HLDC_START,
	TISP_PARAM_HLDC_END = TISP_PARAM_HLDC_CON_PAR_ARRAY,

//AF
	TISP_PARAM_AF_START,
	TISP_PARAM_AF_ZONE = TISP_PARAM_AF_START,
	TISP_PARAM_AF_TH_EN,
	TISP_PARAM_AF_FIR0_V,
	TISP_PARAM_AF_FIR0_LDG,
	TISP_PARAM_AF_FIR0_CORING,
	TISP_PARAM_AF_FIR1_V,
	TISP_PARAM_AF_FIR1_LDG,
	TISP_PARAM_AF_FIR1_CORING,
	TISP_PARAM_AF_IIR0_H,
	TISP_PARAM_AF_IIR0_LDG,
	TISP_PARAM_AF_IIR0_CORING,
	TISP_PARAM_AF_IIR1_H,
	TISP_PARAM_AF_IIR1_LDG,
	TISP_PARAM_AF_IIR1_CORING,
	TISP_PARAM_AF_POINTPOS,
	TISP_PARAM_AF_TILT,
	TISP_PARAM_AF_FVW_MEAN,
	TISP_PARAM_AF_FV,
	TISP_PARAM_AF_WEIGHT,
	TISP_PARAM_AF_END = TISP_PARAM_AF_WEIGHT,

	TISP_PARAM_TOTAL_SIZE

} tisp_params;

typedef struct {
	uint8_t  name[50];
	uint32_t rows;
	uint32_t cols;
	void *ptr;
} tisp_param_info_t;

typedef struct {
	//TOP
	uint32_t TISP_PARAM_TOP_BYPASS				[TISP_PARAM_TOP_BYPASS_ROWS][ TISP_PARAM_TOP_BYPASS_COLS];
	//AE
	uint32_t TISP_PARAM_AE_PARAMETER				[TISP_PARAM_AE_PARAMETER_ROWS][ TISP_PARAM_AE_PARAMETER_COLS];
	uint32_t TISP_PARAM_AE_SWITCH_NIGHT_MODE		[TISP_PARAM_AE_SWITCH_NIGHT_MODE_ROWS][TISP_PARAM_AE_SWITCH_NIGHT_MODE_COLS];
	uint32_t TISP_PARAM_AE_POINTPOS					[TISP_PARAM_AE_POINTPOS_ROWS][TISP_PARAM_AE_POINTPOS_COLS];
	uint32_t TISP_PARAM_AE_EXP_PARAMETER			[TISP_PARAM_AE_EXP_PARAMETER_ROWS][TISP_PARAM_AE_EXP_PARAMETER_COLS];
	uint32_t TISP_PARAM_AE_EV_STEP					[TISP_PARAM_AE_EV_STEP_ROWS][TISP_PARAM_AE_EV_STEP_COLS];
	uint32_t TISP_PARAM_AE_STABLE_TOL				[TISP_PARAM_AE_STABLE_TOL_ROWS][TISP_PARAM_AE_STABLE_TOL_COLS];
	uint32_t TISP_PARAM_AE_EV_LIST					[TISP_PARAM_AE_EV_LIST_ROWS][TISP_PARAM_AE_EV_LIST_COLS];
	uint32_t TISP_PARAM_AE_LUM_LIST					[TISP_PARAM_AE_LUM_LIST_ROWS][TISP_PARAM_AE_LUM_LIST_COLS];
	uint32_t TISP_PARAM_AE_AT_LIST					[TISP_PARAM_AE_AT_LIST_ROWS][TISP_PARAM_AE_AT_LIST_COLS];
	uint32_t TISP_PARAM_AE_DEFLICKER_PARA			[TISP_PARAM_AE_DEFLICKER_PARA_ROWS][TISP_PARAM_AE_DEFLICKER_PARA_COLS];
	uint32_t TISP_PARAM_AE_FLICKER_T				[TISP_PARAM_AE_FLICKER_T_ROWS][TISP_PARAM_AE_FLICKER_T_COLS];
	uint32_t TISP_PARAM_AE_SCENE_PARE				[TISP_PARAM_AE_SCENE_PARE_ROWS][TISP_PARAM_AE_SCENE_PARE_COLS];
	uint32_t TISP_PARAM_AE_SCENE_MODE_TH			[TISP_PARAM_AE_SCENE_MODE_TH_ROWS][TISP_PARAM_AE_SCENE_MODE_TH_COLS];
	uint32_t TISP_PARAM_AE_ROI_TREND_LOG2_LUT		[TISP_PARAM_AE_ROI_TREND_LOG2_LUT_ROWS][TISP_PARAM_AE_ROI_TREND_LOG2_LUT_COLS];
	uint32_t TISP_PARAM_AE_ROI_TREND_WEIGHT_LUT		[TISP_PARAM_AE_ROI_TREND_WEIGHT_LUT_ROWS][TISP_PARAM_AE_ROI_TREND_WEIGHT_LUT_COLS];
	uint32_t TISP_PARAM_AE_ZONE_WEIGHT				[TISP_PARAM_AE_ZONE_WEIGHT_ROWS][TISP_PARAM_AE_ZONE_WEIGHT_COLS];
	uint32_t TISP_PARAM_AE_SCENE_ROUI_WEIGHT		[TISP_PARAM_AE_SCENE_ROUI_WEIGHT_ROWS][TISP_PARAM_AE_SCENE_ROUI_WEIGHT_COLS];
	uint32_t TISP_PARAM_AE_SCENE_ROI_WEIGHT			[TISP_PARAM_AE_SCENE_ROI_WEIGHT_ROWS][TISP_PARAM_AE_SCENE_ROI_WEIGHT_COLS];
	uint32_t TISP_PARAM_AE_RESULT					[TISP_PARAM_AE_RESULT_ROWS][TISP_PARAM_AE_RESULT_COLS];
	uint32_t TISP_PARAM_AE_STAT						[TISP_PARAM_AE_STAT_ROWS][TISP_PARAM_AE_STAT_COLS];
	uint32_t TISP_PARAM_AE_WM_Q						[TISP_PARAM_AE_WM_Q_ROWS][TISP_PARAM_AE_WM_Q_COLS];

	//AWB
	uint32_t TISP_PARAM_AWB_AWB_PARAMETER[TISP_PARAM_AWB_AWB_PARAMETER_ROWS][TISP_PARAM_AWB_AWB_PARAMETER_COLS];
	uint32_t TISP_PARAM_AWB_PIXEL_CNT_TH[TISP_PARAM_AWB_PIXEL_CNT_TH_ROWS][TISP_PARAM_AWB_PIXEL_CNT_TH_COLS];
	uint32_t TISP_PARAM_AWB_LOWLIGHT_RG_TH[TISP_PARAM_AWB_LOWLIGHT_RG_TH_ROWS][TISP_PARAM_AWB_LOWLIGHT_RG_TH_COLS];
	uint32_t TISP_PARAM_AWB_POINTPOS[TISP_PARAM_AWB_POINTPOS_ROWS][TISP_PARAM_AWB_POINTPOS_COLS];
	uint32_t TISP_PARAM_AWB_COF[TISP_PARAM_AWB_COF_ROWS][TISP_PARAM_AWB_COF_COLS];
	uint32_t TISP_PARAM_AWB_MF_PARA[TISP_PARAM_AWB_MF_PARA_ROWS][TISP_PARAM_AWB_MF_PARA_COLS];
	uint32_t TISP_PARAM_AWB_MODE[TISP_PARAM_AWB_MODE_ROWS][TISP_PARAM_AWB_MODE_COLS];
	uint32_t TISP_PARAM_AWB_CT[TISP_PARAM_AWB_CT_ROWS][TISP_PARAM_AWB_CT_COLS];
	uint32_t TISP_PARAM_AWB_CT_LAST[TISP_PARAM_AWB_CT_LAST_ROWS][TISP_PARAM_AWB_CT_LAST_COLS];
	uint32_t TISP_PARAM_AWB_STATIC[TISP_PARAM_AWB_STATIC_ROWS][TISP_PARAM_AWB_STATIC_COLS];
	uint32_t TISP_PARAM_AWB_LIGHT_SRC[TISP_PARAM_AWB_LIGHT_SRC_ROWS][TISP_PARAM_AWB_LIGHT_SRC_COLS];
	uint32_t TISP_PARAM_AWB_LIGHT_SRC_NUM[TISP_PARAM_AWB_LIGHT_SRC_NUM_ROWS][TISP_PARAM_AWB_LIGHT_SRC_NUM_COLS];
	uint32_t TISP_PARAM_AWB_RG_POS[TISP_PARAM_AWB_RG_POS_ROWS][TISP_PARAM_AWB_RG_POS_COLS];
	uint32_t TISP_PARAM_AWB_BG_POS[TISP_PARAM_AWB_BG_POS_ROWS][TISP_PARAM_AWB_BG_POS_COLS];
	uint32_t TISP_PARAM_AWB_CT_TH_OT_LUXHIGH[TISP_PARAM_AWB_CT_TH_OT_LUXHIGH_ROWS][TISP_PARAM_AWB_CT_TH_OT_LUXHIGH_COLS];
	uint32_t TISP_PARAM_AWB_CT_TH_OT_LUXLOW[TISP_PARAM_AWB_CT_TH_OT_LUXLOW_ROWS][TISP_PARAM_AWB_CT_TH_OT_LUXLOW_COLS];
	uint32_t TISP_PARAM_AWB_CT_TH_IN[TISP_PARAM_AWB_CT_TH_IN_ROWS][TISP_PARAM_AWB_CT_TH_IN_COLS];
	uint32_t TISP_PARAM_AWB_CT_PARA_OT[TISP_PARAM_AWB_CT_PARA_OT_ROWS][TISP_PARAM_AWB_CT_PARA_OT_COLS];
	uint32_t TISP_PARAM_AWB_CT_PARA_IN[TISP_PARAM_AWB_CT_PARA_IN_ROWS][TISP_PARAM_AWB_CT_PARA_IN_COLS];
	uint32_t TISP_PARAM_AWB_DIS_TW[TISP_PARAM_AWB_DIS_TW_ROWS][TISP_PARAM_AWB_DIS_TW_COLS];
	uint32_t TISP_PARAM_AWB_RGBG_WEIGHT[TISP_PARAM_AWB_RGBG_WEIGHT_ROWS][TISP_PARAM_AWB_RGBG_WEIGHT_COLS];
	uint32_t TISP_PARAM_AWB_COLOR_TEMP_MESH[TISP_PARAM_AWB_COLOR_TEMP_MESH_ROWS][TISP_PARAM_AWB_COLOR_TEMP_MESH_COLS];
	uint32_t TISP_PARAM_AWB_WGHT[TISP_PARAM_AWB_WGHT_ROWS][TISP_PARAM_AWB_WGHT_COLS];
	uint32_t TISP_PARAM_AWB_RGBG_WEIGHT_OT[TISP_PARAM_AWB_RGBG_WEIGHT_OT_ROWS][TISP_PARAM_AWB_RGBG_WEIGHT_OT_COLS];
	uint32_t TISP_PARAM_AWB_LS_W_LUT[TISP_PARAM_AWB_LS_W_LUT_ROWS][TISP_PARAM_AWB_LS_W_LUT_COLS];

	//GAMMA
	uint32_t TISP_PARAM_GAMMA_RGB_LUT_SADDR[TISP_PARAM_GAMMA_RGB_LUT_SADDR_ROWS][TISP_PARAM_GAMMA_RGB_LUT_SADDR_COLS];

	//GIB
	uint32_t TISP_PARAM_GIB_CONFIG_LINE[TISP_PARAM_GIB_CONFIG_LINE_ROWS][TISP_PARAM_GIB_CONFIG_LINE_COLS];
	uint32_t TISP_PARAM_GIB_R_G_LINEAR[TISP_PARAM_GIB_R_G_LINEAR_ROWS][TISP_PARAM_GIB_R_G_LINEAR_COLS];
	uint32_t TISP_PARAM_GIB_B_IR_LINEAR[TISP_PARAM_GIB_B_IR_LINEAR_ROWS][TISP_PARAM_GIB_B_IR_LINEAR_COLS];
	uint32_t TISP_PARAM_GIB_DEIRM_BLC_R_LINEAR [TISP_PARAM_GIB_DEIRM_BLC_R_LINEAR_ROWS][TISP_PARAM_GIB_DEIRM_BLC_R_LINEAR_COLS];
	uint32_t TISP_PARAM_GIB_DEIRM_BLC_GR_LINEAR[TISP_PARAM_GIB_DEIRM_BLC_GR_LINEAR_ROWS][TISP_PARAM_GIB_DEIRM_BLC_GR_LINEAR_COLS];
	uint32_t TISP_PARAM_GIB_DEIRM_BLC_GB_LINEAR[TISP_PARAM_GIB_DEIRM_BLC_GB_LINEAR_ROWS][TISP_PARAM_GIB_DEIRM_BLC_GB_LINEAR_COLS];
	uint32_t TISP_PARAM_GIB_DEIRM_BLC_B_LINEAR [TISP_PARAM_GIB_DEIRM_BLC_B_LINEAR_ROWS][TISP_PARAM_GIB_DEIRM_BLC_B_LINEAR_COLS];
	uint32_t TISP_PARAM_GIB_DEIRM_BLC_IR_LINEAR [TISP_PARAM_GIB_DEIRM_BLC_IR_LINEAR_ROWS][TISP_PARAM_GIB_DEIRM_BLC_IR_LINEAR_COLS];
	uint32_t TISP_PARAM_GIB_IR_POINT [TISP_PARAM_GIB_IR_POINT_ROWS][TISP_PARAM_GIB_IR_POINT_COLS];
	uint32_t TISP_PARAM_GIB_IR_RESER [TISP_PARAM_GIB_IR_RESER_ROWS][TISP_PARAM_GIB_IR_RESER_COLS];
	uint32_t TISP_PARAM_GIB_DEIR_R_H [TISP_PARAM_GIB_DEIR_R_H_ROWS][TISP_PARAM_GIB_DEIR_R_H_COLS];
	uint32_t TISP_PARAM_GIB_DEIR_G_H [TISP_PARAM_GIB_DEIR_G_H_ROWS][TISP_PARAM_GIB_DEIR_G_H_COLS];
	uint32_t TISP_PARAM_GIB_DEIR_B_H [TISP_PARAM_GIB_DEIR_B_H_ROWS][TISP_PARAM_GIB_DEIR_B_H_COLS];
	uint32_t TISP_PARAM_GIB_DEIR_R_M [TISP_PARAM_GIB_DEIR_R_M_ROWS][TISP_PARAM_GIB_DEIR_R_M_COLS];
	uint32_t TISP_PARAM_GIB_DEIR_G_M [TISP_PARAM_GIB_DEIR_G_M_ROWS][TISP_PARAM_GIB_DEIR_G_M_COLS];
	uint32_t TISP_PARAM_GIB_DEIR_B_M [TISP_PARAM_GIB_DEIR_B_M_ROWS][TISP_PARAM_GIB_DEIR_B_M_COLS];
	uint32_t TISP_PARAM_GIB_DEIR_R_L [TISP_PARAM_GIB_DEIR_R_L_ROWS][TISP_PARAM_GIB_DEIR_R_L_COLS];
	uint32_t TISP_PARAM_GIB_DEIR_G_L [TISP_PARAM_GIB_DEIR_G_L_ROWS][TISP_PARAM_GIB_DEIR_G_L_COLS];
	uint32_t TISP_PARAM_GIB_DEIR_B_L [TISP_PARAM_GIB_DEIR_B_L_ROWS][TISP_PARAM_GIB_DEIR_B_L_COLS];
	uint32_t TISP_PARAM_GIB_DEIR_MATRIX_H [TISP_PARAM_GIB_DEIR_MATRIX_H_ROWS][TISP_PARAM_GIB_DEIR_MATRIX_H_COLS];
	uint32_t TISP_PARAM_GIB_DEIR_MATRIX_M [TISP_PARAM_GIB_DEIR_MATRIX_M_ROWS][TISP_PARAM_GIB_DEIR_MATRIX_M_COLS];
	uint32_t TISP_PARAM_GIB_DEIR_MATRIX_L [TISP_PARAM_GIB_DEIR_MATRIX_L_ROWS][TISP_PARAM_GIB_DEIR_MATRIX_L_COLS];

	//LSC
	uint32_t TISP_PARAM_LSC_LUT_NUM[TISP_PARAM_LSC_LUT_NUM_ROWS][TISP_PARAM_LSC_LUT_NUM_COLS];
	uint32_t TISP_PARAM_LSC_MESH_SCALE[TISP_PARAM_LSC_MESH_SCALE_ROWS][TISP_PARAM_LSC_MESH_SCALE_COLS];
	uint32_t TISP_PARAM_LSC_LUT_STRIDE[TISP_PARAM_LSC_LUT_STRIDE_ROWS][TISP_PARAM_LSC_LUT_STRIDE_COLS];
	uint32_t TISP_PARAM_LSC_MESH_SIZE [TISP_PARAM_LSC_MESH_SIZE_ROWS][TISP_PARAM_LSC_MESH_SIZE_COLS];
	uint32_t TISP_PARAM_LSC_CT_POINTS [TISP_PARAM_LSC_CT_POINTS_ROWS][TISP_PARAM_LSC_CT_POINTS_COLS];
	uint32_t TISP_PARAM_LSC_A_LINEAR  [TISP_PARAM_LSC_A_LINEAR_ROWS][TISP_PARAM_LSC_A_LINEAR_COLS];
	uint32_t TISP_PARAM_LSC_T_LINEAR  [TISP_PARAM_LSC_T_LINEAR_ROWS][TISP_PARAM_LSC_T_LINEAR_COLS];
	uint32_t TISP_PARAM_LSC_D_LINEAR  [TISP_PARAM_LSC_D_LINEAR_ROWS][TISP_PARAM_LSC_D_LINEAR_COLS];
	uint32_t TISP_PARAM_LSC_MESH_STR  [TISP_PARAM_LSC_MESH_STR_ROWS][TISP_PARAM_LSC_MESH_STR_COLS];

	//DMSC
	uint32_t TISP_PARAM_DMSC_UU_NP_ARRAY				[TISP_PARAM_DMSC_UU_NP_ARRAY_ROWS][TISP_PARAM_DMSC_UU_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_D_SIGMA_3_NP_ARRAY	[TISP_PARAM_DMSC_SP_D_SIGMA_3_NP_ARRAY_ROWS][TISP_PARAM_DMSC_SP_D_SIGMA_3_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_D_W_WEI_NP_ARRAY		[TISP_PARAM_DMSC_SP_D_W_WEI_NP_ARRAY_ROWS][TISP_PARAM_DMSC_SP_D_W_WEI_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_D_B_WEI_NP_ARRAY		[TISP_PARAM_DMSC_SP_D_B_WEI_NP_ARRAY_ROWS][TISP_PARAM_DMSC_SP_D_B_WEI_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_UD_W_WEI_NP_ARRAY	[TISP_PARAM_DMSC_SP_UD_W_WEI_NP_ARRAY_ROWS][TISP_PARAM_DMSC_SP_UD_W_WEI_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_UD_B_WEI_NP_ARRAY	[TISP_PARAM_DMSC_SP_UD_B_WEI_NP_ARRAY_ROWS][TISP_PARAM_DMSC_SP_UD_B_WEI_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_OUT_OPT					[TISP_PARAM_DMSC_OUT_OPT_ROWS][TISP_PARAM_DMSC_OUT_OPT_COLS];
	uint32_t TISP_PARAM_DMSC_HV_THRES_1_ARRAY		[TISP_PARAM_DMSC_HV_THRES_1_ARRAY_ROWS][TISP_PARAM_DMSC_HV_THRES_1_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_HV_STREN_ARRAY			[TISP_PARAM_DMSC_HV_STREN_ARRAY_ROWS][TISP_PARAM_DMSC_HV_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_AA_THRES_1_ARRAY		[TISP_PARAM_DMSC_AA_THRES_1_ARRAY_ROWS][TISP_PARAM_DMSC_AA_THRES_1_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_AA_STREN_ARRAY			[TISP_PARAM_DMSC_AA_STREN_ARRAY_ROWS][TISP_PARAM_DMSC_AA_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_HVAA_THRES_1_ARRAY		[TISP_PARAM_DMSC_HVAA_THRES_1_ARRAY_ROWS][TISP_PARAM_DMSC_HVAA_THRES_1_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_HVAA_STREN_ARRAY		[TISP_PARAM_DMSC_HVAA_STREN_ARRAY_ROWS][TISP_PARAM_DMSC_HVAA_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_DIR_PAR_ARRAY			[TISP_PARAM_DMSC_DIR_PAR_ARRAY_ROWS][TISP_PARAM_DMSC_DIR_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_UU_THRES_ARRAY			[TISP_PARAM_DMSC_UU_THRES_ARRAY_ROWS][TISP_PARAM_DMSC_UU_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_UU_STREN_ARRAY			[TISP_PARAM_DMSC_UU_STREN_ARRAY_ROWS][TISP_PARAM_DMSC_UU_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_UU_PAR_ARRAY			[TISP_PARAM_DMSC_UU_PAR_ARRAY_ROWS][TISP_PARAM_DMSC_UU_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_ALIAS_STREN_ARRAY		[TISP_PARAM_DMSC_ALIAS_STREN_ARRAY_ROWS][TISP_PARAM_DMSC_ALIAS_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_ALIAS_THRES_1_ARRAY		[TISP_PARAM_DMSC_ALIAS_THRES_1_ARRAY_ROWS][TISP_PARAM_DMSC_ALIAS_THRES_1_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_ALIAS_THRES_2_ARRAY		[TISP_PARAM_DMSC_ALIAS_THRES_2_ARRAY_ROWS][TISP_PARAM_DMSC_ALIAS_THRES_2_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_ALIAS_DIR_THRES_ARRAY	[TISP_PARAM_DMSC_ALIAS_DIR_THRES_ARRAY_ROWS][TISP_PARAM_DMSC_ALIAS_DIR_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_ALIAS_PAR_ARRAY			[TISP_PARAM_DMSC_ALIAS_PAR_ARRAY_ROWS][TISP_PARAM_DMSC_ALIAS_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_NOR_ALIAS_THRES_ARRAY	[TISP_PARAM_DMSC_NOR_ALIAS_THRES_ARRAY_ROWS][TISP_PARAM_DMSC_NOR_ALIAS_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_NOR_PAR_ARRAY			[TISP_PARAM_DMSC_NOR_PAR_ARRAY_ROWS][TISP_PARAM_DMSC_NOR_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_D_W_STREN_ARRAY		[TISP_PARAM_DMSC_SP_D_W_STREN_ARRAY_ROWS][TISP_PARAM_DMSC_SP_D_W_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_D_B_STREN_ARRAY		[TISP_PARAM_DMSC_SP_D_B_STREN_ARRAY_ROWS][TISP_PARAM_DMSC_SP_D_B_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_D_BRIG_THRES_ARRAY	[TISP_PARAM_DMSC_SP_D_BRIG_THRES_ARRAY_ROWS][TISP_PARAM_DMSC_SP_D_BRIG_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_D_DARK_THRES_ARRAY	[TISP_PARAM_DMSC_SP_D_DARK_THRES_ARRAY_ROWS][TISP_PARAM_DMSC_SP_D_DARK_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_D_PAR_ARRAY			[TISP_PARAM_DMSC_SP_D_PAR_ARRAY_ROWS][TISP_PARAM_DMSC_SP_D_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_UD_W_STREN_ARRAY		[TISP_PARAM_DMSC_SP_UD_W_STREN_ARRAY_ROWS][TISP_PARAM_DMSC_SP_UD_W_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_UD_B_STREN_ARRAY		[TISP_PARAM_DMSC_SP_UD_B_STREN_ARRAY_ROWS][TISP_PARAM_DMSC_SP_UD_B_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_UD_BRIG_THRES_ARRAY	[TISP_PARAM_DMSC_SP_UD_BRIG_THRES_ARRAY_ROWS][TISP_PARAM_DMSC_SP_UD_BRIG_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_UD_DARK_THRES_ARRAY	[TISP_PARAM_DMSC_SP_UD_DARK_THRES_ARRAY_ROWS][TISP_PARAM_DMSC_SP_UD_DARK_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_UD_PAR_ARRAY			[TISP_PARAM_DMSC_SP_UD_PAR_ARRAY_ROWS][TISP_PARAM_DMSC_SP_UD_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_ALIAS_THRES_ARRAY	[TISP_PARAM_DMSC_SP_ALIAS_THRES_ARRAY_ROWS][TISP_PARAM_DMSC_SP_ALIAS_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_SP_ALIAS_PAR_ARRAY		[TISP_PARAM_DMSC_SP_ALIAS_PAR_ARRAY_ROWS][TISP_PARAM_DMSC_SP_ALIAS_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_RGB_DIR_THRES_ARRAY		[TISP_PARAM_DMSC_RGB_DIR_THRES_ARRAY_ROWS][TISP_PARAM_DMSC_RGB_DIR_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_RGB_ALIAS_STREN_ARRAY	[TISP_PARAM_DMSC_RGB_ALIAS_STREN_ARRAY_ROWS][TISP_PARAM_DMSC_RGB_ALIAS_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_RGB_ALIAS_PAR_ARRAY		[TISP_PARAM_DMSC_RGB_ALIAS_PAR_ARRAY_ROWS][TISP_PARAM_DMSC_RGB_ALIAS_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_FC_ALIAS_STREN_ARRAY	[TISP_PARAM_DMSC_FC_ALIAS_STREN_ARRAY_ROWS][TISP_PARAM_DMSC_FC_ALIAS_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_FC_T1_THRES_ARRAY		[TISP_PARAM_DMSC_FC_T1_THRES_ARRAY_ROWS][TISP_PARAM_DMSC_FC_T1_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_FC_T1_STREN_ARRAY		[TISP_PARAM_DMSC_FC_T1_STREN_ARRAY_ROWS][TISP_PARAM_DMSC_FC_T1_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_FC_T2_STREN_ARRAY		[TISP_PARAM_DMSC_FC_T2_STREN_ARRAY_ROWS][TISP_PARAM_DMSC_FC_T2_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_FC_T3_STREN_ARRAY		[TISP_PARAM_DMSC_FC_T3_STREN_ARRAY_ROWS][TISP_PARAM_DMSC_FC_T3_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_DMSC_FC_PAR_ARRAY			[TISP_PARAM_DMSC_FC_PAR_ARRAY_ROWS][TISP_PARAM_DMSC_FC_PAR_ARRAY_COLS];

	//CCM
	uint32_t TISP_PARAM_CCM_DP_CFG						[TISP_PARAM_CCM_DP_CFG_ROWS][TISP_PARAM_CCM_DP_CFG_COLS];
	uint32_t TISP_PARAM_CCM_A_LINEAR					[TISP_PARAM_CCM_A_LINEAR_ROWS][TISP_PARAM_CCM_A_LINEAR_COLS];
	uint32_t TISP_PARAM_CCM_T_LINEAR					[TISP_PARAM_CCM_T_LINEAR_ROWS][TISP_PARAM_CCM_T_LINEAR_COLS];
	uint32_t TISP_PARAM_CCM_D_LINEAR					[TISP_PARAM_CCM_D_LINEAR_ROWS][TISP_PARAM_CCM_D_LINEAR_COLS];
	uint32_t TISP_PARAM_CCM_EV_LIST						[TISP_PARAM_CCM_EV_LIST_ROWS][TISP_PARAM_CCM_EV_LIST_COLS];
	uint32_t TISP_PARAM_CCM_SAT_LIST					[TISP_PARAM_CCM_SAT_LIST_ROWS][TISP_PARAM_CCM_SAT_LIST_COLS];
 	uint32_t TISP_PARAM_CCM_AWB_LIST					[TISP_PARAM_CCM_AWB_LIST_ROWS][TISP_PARAM_CCM_AWB_LIST_COLS];


	//SHARPEN
	uint32_t TISP_PARAM_SHARPEN_UU_NP_ARRAY			[TISP_PARAM_SHARPEN_UU_NP_ARRAY_ROWS][TISP_PARAM_SHARPEN_UU_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_SHARPEN_V1_SIGMA_NP_ARRAY	[TISP_PARAM_SHARPEN_V1_SIGMA_NP_ARRAY_ROWS][TISP_PARAM_SHARPEN_V1_SIGMA_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_SHARPEN_W_WEI_NP_ARRAY		[TISP_PARAM_SHARPEN_W_WEI_NP_ARRAY_ROWS][TISP_PARAM_SHARPEN_W_WEI_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_SHARPEN_B_WEI_NP_ARRAY		[TISP_PARAM_SHARPEN_B_WEI_NP_ARRAY_ROWS][TISP_PARAM_SHARPEN_B_WEI_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_SHARPEN_UU_THRES_ARRAY		[TISP_PARAM_SHARPEN_UU_THRES_ARRAY_ROWS][TISP_PARAM_SHARPEN_UU_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_SHARPEN_UU_STREN_ARRAY		[TISP_PARAM_SHARPEN_UU_STREN_ARRAY_ROWS][TISP_PARAM_SHARPEN_UU_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_SHARPEN_UU_PAR_ARRAY			[TISP_PARAM_SHARPEN_UU_PAR_ARRAY_ROWS][TISP_PARAM_SHARPEN_UU_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_SHARPEN_PIXEL_THRES_ARRAY	[TISP_PARAM_SHARPEN_PIXEL_THRES_ARRAY_ROWS][TISP_PARAM_SHARPEN_PIXEL_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_SHARPEN_W_STREN_ARRAY		[TISP_PARAM_SHARPEN_W_STREN_ARRAY_ROWS][TISP_PARAM_SHARPEN_W_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_SHARPEN_B_STREN_ARRAY		[TISP_PARAM_SHARPEN_B_STREN_ARRAY_ROWS][TISP_PARAM_SHARPEN_B_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_SHARPEN_BRIG_THRES_ARRAY		[TISP_PARAM_SHARPEN_BRIG_THRES_ARRAY_ROWS][TISP_PARAM_SHARPEN_BRIG_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_SHARPEN_DARK_THRES_ARRAY		[TISP_PARAM_SHARPEN_DARK_THRES_ARRAY_ROWS][TISP_PARAM_SHARPEN_DARK_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_SHARPEN_CON_PAR_ARRAY		[TISP_PARAM_SHARPEN_CON_PAR_ARRAY_ROWS][TISP_PARAM_SHARPEN_CON_PAR_ARRAY_COLS];

	//DPC
	uint32_t TISP_PARAM_CTR_MD_NP_ARRAY				[TISP_PARAM_CTR_MD_NP_ARRAY_ROWS][TISP_PARAM_CTR_MD_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_RDNS_UU_NP_ARRAY				[TISP_PARAM_RDNS_UU_NP_ARRAY_ROWS][TISP_PARAM_RDNS_UU_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_RDNS_G_LUM_NP_ARRAY			[TISP_PARAM_RDNS_G_LUM_NP_ARRAY_ROWS][TISP_PARAM_RDNS_G_LUM_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_RDNS_G_STD_NP_ARRAY			[TISP_PARAM_RDNS_G_STD_NP_ARRAY_ROWS][TISP_PARAM_RDNS_G_STD_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_RDNS_RB_LUM_NP_ARRAY			[TISP_PARAM_RDNS_RB_LUM_NP_ARRAY_ROWS][TISP_PARAM_RDNS_RB_LUM_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_RDNS_RB_STD_NP_ARRAY			[TISP_PARAM_RDNS_RB_STD_NP_ARRAY_ROWS][TISP_PARAM_RDNS_RB_STD_NP_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_S_TEXT_THRES_ARRAY		[TISP_PARAM_DPC_S_TEXT_THRES_ARRAY_ROWS][TISP_PARAM_DPC_S_TEXT_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_S_CON_PAR_ARRAY			[TISP_PARAM_DPC_S_CON_PAR_ARRAY_ROWS][TISP_PARAM_DPC_S_CON_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_D_M1_LEVEL_ARRAY			[TISP_PARAM_DPC_D_M1_LEVEL_ARRAY_ROWS][TISP_PARAM_DPC_D_M1_LEVEL_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_D_M1_L0_FTHRES_ARRAY		[TISP_PARAM_DPC_D_M1_L0_FTHRES_ARRAY_ROWS][TISP_PARAM_DPC_D_M1_L0_FTHRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_D_M1_L0_DTHRES_ARRAY		[TISP_PARAM_DPC_D_M1_L0_DTHRES_ARRAY_ROWS][TISP_PARAM_DPC_D_M1_L0_DTHRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_D_M1_L1_HTHRES_ARRAY		[TISP_PARAM_DPC_D_M1_L1_HTHRES_ARRAY_ROWS][TISP_PARAM_DPC_D_M1_L1_HTHRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_D_M1_L1_LTHRES_ARRAY		[TISP_PARAM_DPC_D_M1_L1_LTHRES_ARRAY_ROWS][TISP_PARAM_DPC_D_M1_L1_LTHRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_D_M1_L1_D1_THRES_ARRAY	[TISP_PARAM_DPC_D_M1_L1_D1_THRES_ARRAY_ROWS][TISP_PARAM_DPC_D_M1_L1_D1_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_D_M1_L1_D2_THRES_ARRAY	[TISP_PARAM_DPC_D_M1_L1_D2_THRES_ARRAY_ROWS][TISP_PARAM_DPC_D_M1_L1_D2_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_D_M1_CON_PAR_ARRAY		[TISP_PARAM_DPC_D_M1_CON_PAR_ARRAY_ROWS][TISP_PARAM_DPC_D_M1_CON_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_D_M2_LEVEL_ARRAY			[TISP_PARAM_DPC_D_M2_LEVEL_ARRAY_ROWS][TISP_PARAM_DPC_D_M2_LEVEL_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_D_M2_L0_THRES_ARRAY		[TISP_PARAM_DPC_D_M2_L0_THRES_ARRAY_ROWS][TISP_PARAM_DPC_D_M2_L0_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_D_M2_L1_LDTHRES_ARRAY	[TISP_PARAM_DPC_D_M2_L1_LDTHRES_ARRAY_ROWS][TISP_PARAM_DPC_D_M2_L1_LDTHRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_D_M2_L1_PDTHRES_ARRAY	[TISP_PARAM_DPC_D_M2_L1_PDTHRES_ARRAY_ROWS][TISP_PARAM_DPC_D_M2_L1_PDTHRES_ARRAY_COLS];
	uint32_t TISP_PARAM_DPC_D_M2_CON_PAR_ARRAY		[TISP_PARAM_DPC_D_M2_CON_PAR_ARRAY_ROWS][TISP_PARAM_DPC_D_M2_CON_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_CTR_STREN_ARRAY				[TISP_PARAM_CTR_STREN_ARRAY_ROWS][TISP_PARAM_CTR_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_CTR_MD_THRES_ARRAY			[TISP_PARAM_CTR_MD_THRES_ARRAY_ROWS][TISP_PARAM_CTR_MD_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_CTR_EL_THRES_ARRAY			[TISP_PARAM_CTR_EL_THRES_ARRAY_ROWS][TISP_PARAM_CTR_EL_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_CTR_EH_THRES_ARRAY			[TISP_PARAM_CTR_EH_THRES_ARRAY_ROWS][TISP_PARAM_CTR_EH_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_CTR_CON_PAR_ARRAY			[TISP_PARAM_CTR_CON_PAR_ARRAY_ROWS][TISP_PARAM_CTR_CON_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_RDNS_STREN_ARRAY				[TISP_PARAM_RDNS_STREN_ARRAY_ROWS][TISP_PARAM_RDNS_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_RDNS_STD_THRES_ARRAY			[TISP_PARAM_RDNS_STD_THRES_ARRAY_ROWS][TISP_PARAM_RDNS_STD_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_RDNS_Y_FTHRES_ARRAY			[TISP_PARAM_RDNS_Y_FTHRES_ARRAY_ROWS][TISP_PARAM_RDNS_Y_FTHRES_ARRAY_COLS];
	uint32_t TISP_PARAM_RDNS_Y_TTHRES_ARRAY			[TISP_PARAM_RDNS_Y_TTHRES_ARRAY_ROWS][TISP_PARAM_RDNS_Y_TTHRES_ARRAY_COLS];
	uint32_t TISP_PARAM_RDNS_UV_FTHRES_ARRAY			[TISP_PARAM_RDNS_UV_FTHRES_ARRAY_ROWS][TISP_PARAM_RDNS_UV_FTHRES_ARRAY_COLS];
	uint32_t TISP_PARAM_RDNS_UV_TTHRES_ARRAY			[TISP_PARAM_RDNS_UV_TTHRES_ARRAY_ROWS][TISP_PARAM_RDNS_UV_TTHRES_ARRAY_COLS];
	uint32_t TISP_PARAM_RDNS_CON_PAR_ARRAY			[TISP_PARAM_RDNS_CON_PAR_ARRAY_ROWS][TISP_PARAM_RDNS_CON_PAR_ARRAY_COLS];

	uint32_t TISP_PARAM_SDNS_TOP_FUNC_ARRAY			[TISP_PARAM_SDNS_TOP_FUNC_ARRAY_ROWS][TISP_PARAM_SDNS_TOP_FUNC_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_DTL_THRES_ARRAY		[TISP_PARAM_SDNS_Y_DTL_THRES_ARRAY_ROWS][TISP_PARAM_SDNS_Y_DTL_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_FUS_SLOPE_ARRAY		[TISP_PARAM_SDNS_Y_FUS_SLOPE_ARRAY_ROWS][TISP_PARAM_SDNS_Y_FUS_SLOPE_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_LUM_DIVOP_ARRAY		[TISP_PARAM_SDNS_Y_LUM_DIVOP_ARRAY_ROWS][TISP_PARAM_SDNS_Y_LUM_DIVOP_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_DTL_SEGOP_ARRAY		[TISP_PARAM_SDNS_Y_DTL_SEGOP_ARRAY_ROWS][TISP_PARAM_SDNS_Y_DTL_SEGOP_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_FUS_SEGOP_ARRAY		[TISP_PARAM_SDNS_Y_FUS_SEGOP_ARRAY_ROWS][TISP_PARAM_SDNS_Y_FUS_SEGOP_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_LUM_SEGOP_ARRAY		[TISP_PARAM_SDNS_Y_LUM_SEGOP_ARRAY_ROWS][TISP_PARAM_SDNS_Y_LUM_SEGOP_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_DSP_SEGOP_ARRAY		[TISP_PARAM_SDNS_Y_DSP_SEGOP_ARRAY_ROWS][TISP_PARAM_SDNS_Y_DSP_SEGOP_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_BSP_SEGOP_ARRAY		[TISP_PARAM_SDNS_Y_BSP_SEGOP_ARRAY_ROWS][TISP_PARAM_SDNS_Y_BSP_SEGOP_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_DTL_STREN_ARRAY		[TISP_PARAM_SDNS_Y_DTL_STREN_ARRAY_ROWS][TISP_PARAM_SDNS_Y_DTL_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_FUS_STREN_ARRAY		[TISP_PARAM_SDNS_Y_FUS_STREN_ARRAY_ROWS][TISP_PARAM_SDNS_Y_FUS_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_LUM_STREN_ARRAY		[TISP_PARAM_SDNS_Y_LUM_STREN_ARRAY_ROWS][TISP_PARAM_SDNS_Y_LUM_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_DSP_STREN_ARRAY		[TISP_PARAM_SDNS_Y_DSP_STREN_ARRAY_ROWS][TISP_PARAM_SDNS_Y_DSP_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_BSP_STREN_ARRAY		[TISP_PARAM_SDNS_Y_BSP_STREN_ARRAY_ROWS][TISP_PARAM_SDNS_Y_BSP_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_DTL_NPV_0_ARRAY  		[TISP_PARAM_SDNS_Y_DTL_NPV_0_ARRAY_ROWS][TISP_PARAM_SDNS_Y_DTL_NPV_0_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_DTL_NPV_1_ARRAY  		[TISP_PARAM_SDNS_Y_DTL_NPV_1_ARRAY_ROWS][TISP_PARAM_SDNS_Y_DTL_NPV_1_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_DTL_NPV_2_ARRAY  		[TISP_PARAM_SDNS_Y_DTL_NPV_2_ARRAY_ROWS][TISP_PARAM_SDNS_Y_DTL_NPV_2_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_DTL_NPV_3_ARRAY  		[TISP_PARAM_SDNS_Y_DTL_NPV_3_ARRAY_ROWS][TISP_PARAM_SDNS_Y_DTL_NPV_3_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_DTL_NPV_4_ARRAY  		[TISP_PARAM_SDNS_Y_DTL_NPV_4_ARRAY_ROWS][TISP_PARAM_SDNS_Y_DTL_NPV_4_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_FUS_NPV_ARRAY  		[TISP_PARAM_SDNS_Y_FUS_NPV_ARRAY_ROWS][TISP_PARAM_SDNS_Y_FUS_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_LUM_NPV_ARRAY  		[TISP_PARAM_SDNS_Y_LUM_NPV_ARRAY_ROWS][TISP_PARAM_SDNS_Y_LUM_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_DSP_NPV_ARRAY  		[TISP_PARAM_SDNS_Y_DSP_NPV_ARRAY_ROWS][TISP_PARAM_SDNS_Y_DSP_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_BSP_NPV_ARRAY  		[TISP_PARAM_SDNS_Y_BSP_NPV_ARRAY_ROWS][TISP_PARAM_SDNS_Y_BSP_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_BIL_STREN_ARRAY		[TISP_PARAM_SDNS_Y_BIL_STREN_ARRAY_ROWS][TISP_PARAM_SDNS_Y_BIL_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_Y_BIL_NPV_ARRAY  		[TISP_PARAM_SDNS_Y_BIL_NPV_ARRAY_ROWS][TISP_PARAM_SDNS_Y_BIL_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_C_BAS_WEI_ARRAY  		[TISP_PARAM_SDNS_C_BAS_WEI_ARRAY_ROWS][TISP_PARAM_SDNS_C_BAS_WEI_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_C_FUS_MOD_ARRAY  		[TISP_PARAM_SDNS_C_FUS_MOD_ARRAY_ROWS][TISP_PARAM_SDNS_C_FUS_MOD_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_C_FLU_CAL_ARRAY  		[TISP_PARAM_SDNS_C_FLU_CAL_ARRAY_ROWS][TISP_PARAM_SDNS_C_FLU_CAL_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_C_FLU_STREN_ARRAY		[TISP_PARAM_SDNS_C_FLU_STREN_ARRAY_ROWS][TISP_PARAM_SDNS_C_FLU_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_SDNS_C_FLU_NPV_ARRAY  		[TISP_PARAM_SDNS_C_FLU_NPV_ARRAY_ROWS][TISP_PARAM_SDNS_C_FLU_NPV_ARRAY_COLS];

	//MDNS
	uint32_t TISP_PARAM_MDNS_TOP_FUNC_ARRAY			[TISP_PARAM_MDNS_TOP_FUNC_ARRAY_ROWS][TISP_PARAM_MDNS_TOP_FUNC_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_STA_SIZE_ARRAY	    		[TISP_PARAM_MDSN_STA_SIZE_ARRAY_ROWS][TISP_PARAM_MDSN_STA_SIZE_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_PBT_SIZE_ARRAY	    		[TISP_PARAM_MDSN_PBT_SIZE_ARRAY_ROWS][TISP_PARAM_MDSN_PBT_SIZE_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_PBT_PONIT_ARRAY    		[TISP_PARAM_MDSN_PBT_PONIT_ARRAY_ROWS][TISP_PARAM_MDSN_PBT_PONIT_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SAD_THRES_ARRAY  		[TISP_PARAM_MDSN_Y_SAD_THRES_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SAD_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_STA_THRES_ARRAY  		[TISP_PARAM_MDSN_Y_STA_THRES_ARRAY_ROWS][TISP_PARAM_MDSN_Y_STA_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_PBT_THRES_ARRAY  		[TISP_PARAM_MDSN_Y_PBT_THRES_ARRAY_ROWS][TISP_PARAM_MDSN_Y_PBT_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SAD_STREN_ARRAY  		[TISP_PARAM_MDSN_Y_SAD_STREN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SAD_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_STA_STREN_ARRAY  		[TISP_PARAM_MDSN_Y_STA_STREN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_STA_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_PBT_STREN_ARRAY  		[TISP_PARAM_MDSN_Y_PBT_STREN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_PBT_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SAD_WIN_OPT_ARRAY		[TISP_PARAM_MDSN_Y_SAD_WIN_OPT_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SAD_WIN_OPT_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_STA_WIN_OPT_ARRAY		[TISP_PARAM_MDSN_Y_STA_WIN_OPT_ARRAY_ROWS][TISP_PARAM_MDSN_Y_STA_WIN_OPT_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_PBT_WIN_OPT_ARRAY		[TISP_PARAM_MDSN_Y_PBT_WIN_OPT_ARRAY_ROWS][TISP_PARAM_MDSN_Y_PBT_WIN_OPT_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SAD_WIN_WEI_ARRAY		[TISP_PARAM_MDSN_Y_SAD_WIN_WEI_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SAD_WIN_WEI_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_STA_WIN_WEI_ARRAY		[TISP_PARAM_MDSN_Y_STA_WIN_WEI_ARRAY_ROWS][TISP_PARAM_MDSN_Y_STA_WIN_WEI_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_PBT_WIn_WEI_ARRAY		[TISP_PARAM_MDSN_Y_PBT_WIn_WEI_ARRAY_ROWS][TISP_PARAM_MDSN_Y_PBT_WIn_WEI_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_STA_MV_NUM_ARRAY 		[TISP_PARAM_MDSN_Y_STA_MV_NUM_ARRAY_ROWS][TISP_PARAM_MDSN_Y_STA_MV_NUM_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_PBT_MV_NUM_ARRAY 		[TISP_PARAM_MDSN_Y_PBT_MV_NUM_ARRAY_ROWS][TISP_PARAM_MDSN_Y_PBT_MV_NUM_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_STA_MX_NUM_ARRAY 		[TISP_PARAM_MDSN_Y_STA_MX_NUM_ARRAY_ROWS][TISP_PARAM_MDSN_Y_STA_MX_NUM_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_PBT_MX_NUM_ARRAY 		[TISP_PARAM_MDSN_Y_PBT_MX_NUM_ARRAY_ROWS][TISP_PARAM_MDSN_Y_PBT_MX_NUM_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SAD_NPV_ARRAY    		[TISP_PARAM_MDSN_Y_SAD_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SAD_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_STA_NPV_ARRAY    		[TISP_PARAM_MDSN_Y_STA_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_STA_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_PBT_NPV_ARRAY    		[TISP_PARAM_MDSN_Y_PBT_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_PBT_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_REF_WEI_MIN_ARRAY		[TISP_PARAM_MDSN_Y_REF_WEI_MIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_REF_WEI_MIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_REF_WEI_MAX_ARRAY		[TISP_PARAM_MDSN_Y_REF_WEI_MAX_ARRAY_ROWS][TISP_PARAM_MDSN_Y_REF_WEI_MAX_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_EDGE_TYPE_ARRAY  		[TISP_PARAM_MDSN_Y_EDGE_TYPE_ARRAY_ROWS][TISP_PARAM_MDSN_Y_EDGE_TYPE_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_EDGE_WIN_ARRAY   		[TISP_PARAM_MDSN_Y_EDGE_WIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_EDGE_WIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_BI_THRES_ARRAY   		[TISP_PARAM_MDSN_Y_BI_THRES_ARRAY_ROWS][TISP_PARAM_MDSN_Y_BI_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SMJ_THRES_ARRAY  		[TISP_PARAM_MDSN_Y_SMJ_THRES_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SMJ_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_SWEI_ARRAY   		[TISP_PARAM_MDSN_Y_SHP_SWEI_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_SWEI_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_MWEI_ARRAY   		[TISP_PARAM_MDSN_Y_SHP_MWEI_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_MWEI_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_CS_BHOLD_ARRAY   		[TISP_PARAM_MDSN_Y_CS_BHOLD_ARRAY_ROWS][TISP_PARAM_MDSN_Y_CS_BHOLD_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_CM_BHOLD_ARRAY   		[TISP_PARAM_MDSN_Y_CM_BHOLD_ARRAY_ROWS][TISP_PARAM_MDSN_Y_CM_BHOLD_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_RS_BHOLD_ARRAY   		[TISP_PARAM_MDSN_Y_RS_BHOLD_ARRAY_ROWS][TISP_PARAM_MDSN_Y_RS_BHOLD_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_RM_BHOLD_ARRAY   		[TISP_PARAM_MDSN_Y_RM_BHOLD_ARRAY_ROWS][TISP_PARAM_MDSN_Y_RM_BHOLD_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_CS_BWIN_ARRAY    		[TISP_PARAM_MDSN_Y_CS_BWIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_CS_BWIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_CM_BWIN_ARRAY    		[TISP_PARAM_MDSN_Y_CM_BWIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_CM_BWIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_RS_BWIN_ARRAY    		[TISP_PARAM_MDSN_Y_RS_BWIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_RS_BWIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_RM_BWIN_ARRAY    		[TISP_PARAM_MDSN_Y_RM_BWIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_RM_BWIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_CS_IWIN_ARRAY    		[TISP_PARAM_MDSN_Y_CS_IWIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_CS_IWIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_CM_IWIN_ARRAY    		[TISP_PARAM_MDSN_Y_CM_IWIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_CM_IWIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_RS_IWIN_ARRAY    		[TISP_PARAM_MDSN_Y_RS_IWIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_RS_IWIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_RM_IWIN_ARRAY    		[TISP_PARAM_MDSN_Y_RM_IWIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_RM_IWIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_CS_EWIN_ARRAY    		[TISP_PARAM_MDSN_Y_CS_EWIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_CS_EWIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_CM_EWIN_ARRAY    		[TISP_PARAM_MDSN_Y_CM_EWIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_CM_EWIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_RS_EWIN_ARRAY    		[TISP_PARAM_MDSN_Y_RS_EWIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_RS_EWIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_RM_EWIN_ARRAY    		[TISP_PARAM_MDSN_Y_RM_EWIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_RM_EWIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_CS_SEGO_ARRAY    		[TISP_PARAM_MDSN_Y_CS_SEGO_ARRAY_ROWS][TISP_PARAM_MDSN_Y_CS_SEGO_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_CM_SEGO_ARRAY    		[TISP_PARAM_MDSN_Y_CM_SEGO_ARRAY_ROWS][TISP_PARAM_MDSN_Y_CM_SEGO_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_RS_SEGO_ARRAY    		[TISP_PARAM_MDSN_Y_RS_SEGO_ARRAY_ROWS][TISP_PARAM_MDSN_Y_RS_SEGO_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_RM_SEGO_ARRAY    		[TISP_PARAM_MDSN_Y_RM_SEGO_ARRAY_ROWS][TISP_PARAM_MDSN_Y_RM_SEGO_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_CS_STREN_ARRAY   		[TISP_PARAM_MDSN_Y_CS_STREN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_CS_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_CM_STREN_ARRAY   		[TISP_PARAM_MDSN_Y_CM_STREN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_CM_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_RS_STREN_ARRAY   		[TISP_PARAM_MDSN_Y_RS_STREN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_RS_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_RM_STREN_ARRAY   		[TISP_PARAM_MDSN_Y_RM_STREN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_RM_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_CS_NPV_ARRAY	    		[TISP_PARAM_MDSN_Y_CS_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_CS_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_CM_NPV_ARRAY	    		[TISP_PARAM_MDSN_Y_CM_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_CM_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_RS_NPV_ARRAY	    		[TISP_PARAM_MDSN_Y_RS_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_RS_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_RM_NPV_ARRAY	    		[TISP_PARAM_MDSN_Y_RM_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_RM_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_0_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_0_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_0_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_1_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_1_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_1_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_2_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_2_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_2_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_3_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_3_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_3_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_4_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_4_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_4_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_5_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_5_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_5_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_6_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_6_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_6_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_7_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_7_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_7_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_8_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_8_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_8_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_9_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_9_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_9_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_A_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_A_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_A_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_B_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_B_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_B_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_C_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_C_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_C_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_D_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_D_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_D_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_E_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_E_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_E_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_C_F_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_C_F_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_C_F_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_0_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_0_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_0_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_1_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_1_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_1_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_2_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_2_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_2_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_3_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_3_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_3_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_4_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_4_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_4_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_5_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_5_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_5_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_6_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_6_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_6_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_7_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_7_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_7_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_8_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_8_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_8_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_9_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_9_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_9_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_A_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_A_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_A_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_B_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_B_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_B_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_C_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_C_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_C_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_D_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_D_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_D_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_E_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_E_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_E_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_SHP_R_F_NPV_ARRAY		[TISP_PARAM_MDSN_Y_SHP_R_F_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_Y_SHP_R_F_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_ADJ_CNR_ARRAY    		[TISP_PARAM_MDSN_Y_ADJ_CNR_ARRAY_ROWS][TISP_PARAM_MDSN_Y_ADJ_CNR_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_FLUCT_LMT_ARRAY  		[TISP_PARAM_MDSN_Y_FLUCT_LMT_ARRAY_ROWS][TISP_PARAM_MDSN_Y_FLUCT_LMT_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_ADJ_STA_ARRAY    		[TISP_PARAM_MDSN_Y_ADJ_STA_ARRAY_ROWS][TISP_PARAM_MDSN_Y_ADJ_STA_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_ADJ_TEDG_S_ARRAY 		[TISP_PARAM_MDSN_Y_ADJ_TEDG_S_ARRAY_ROWS][TISP_PARAM_MDSN_Y_ADJ_TEDG_S_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_ADJ_WEDG_S_ARRAY 		[TISP_PARAM_MDSN_Y_ADJ_WEDG_S_ARRAY_ROWS][TISP_PARAM_MDSN_Y_ADJ_WEDG_S_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_ADJ_TEDG_N_ARRAY 		[TISP_PARAM_MDSN_Y_ADJ_TEDG_N_ARRAY_ROWS][TISP_PARAM_MDSN_Y_ADJ_TEDG_N_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_ADJ_WEDG_N_ARRAY 		[TISP_PARAM_MDSN_Y_ADJ_WEDG_N_ARRAY_ROWS][TISP_PARAM_MDSN_Y_ADJ_WEDG_N_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_ADJ_LUM_WIN_ARRAY		[TISP_PARAM_MDSN_Y_ADJ_LUM_WIN_ARRAY_ROWS][TISP_PARAM_MDSN_Y_ADJ_LUM_WIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_ADJ_TLUM_S_ARRAY 		[TISP_PARAM_MDSN_Y_ADJ_TLUM_S_ARRAY_ROWS][TISP_PARAM_MDSN_Y_ADJ_TLUM_S_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_ADJ_WLUM_S_ARRAY 		[TISP_PARAM_MDSN_Y_ADJ_WLUM_S_ARRAY_ROWS][TISP_PARAM_MDSN_Y_ADJ_WLUM_S_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_ADJ_TLUM_N_ARRAY 		[TISP_PARAM_MDSN_Y_ADJ_TLUM_N_ARRAY_ROWS][TISP_PARAM_MDSN_Y_ADJ_TLUM_N_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_Y_ADJ_WLUM_N_ARRAY 		[TISP_PARAM_MDSN_Y_ADJ_WLUM_N_ARRAY_ROWS][TISP_PARAM_MDSN_Y_ADJ_WLUM_N_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_SAD_THRES_ARRAY  		[TISP_PARAM_MDSN_C_SAD_THRES_ARRAY_ROWS][TISP_PARAM_MDSN_C_SAD_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_SAD_WIN_OPT_ARRAY		[TISP_PARAM_MDSN_C_SAD_WIN_OPT_ARRAY_ROWS][TISP_PARAM_MDSN_C_SAD_WIN_OPT_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_SAD_STREN_ARRAY  		[TISP_PARAM_MDSN_C_SAD_STREN_ARRAY_ROWS][TISP_PARAM_MDSN_C_SAD_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_STA_STREN_ARRAY  		[TISP_PARAM_MDSN_C_STA_STREN_ARRAY_ROWS][TISP_PARAM_MDSN_C_STA_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_PBT_STREN_ARRAY  		[TISP_PARAM_MDSN_C_PBT_STREN_ARRAY_ROWS][TISP_PARAM_MDSN_C_PBT_STREN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_SAD_NPV_ARRAY    		[TISP_PARAM_MDSN_C_SAD_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_C_SAD_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_STA_NPV_ARRAY    		[TISP_PARAM_MDSN_C_STA_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_C_STA_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_PBT_NPV_ARRAY    		[TISP_PARAM_MDSN_C_PBT_NPV_ARRAY_ROWS][TISP_PARAM_MDSN_C_PBT_NPV_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_REF_WEI_MIN_ARRAY		[TISP_PARAM_MDSN_C_REF_WEI_MIN_ARRAY_ROWS][TISP_PARAM_MDSN_C_REF_WEI_MIN_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_REF_WEI_MAX_ARRAY		[TISP_PARAM_MDSN_C_REF_WEI_MAX_ARRAY_ROWS][TISP_PARAM_MDSN_C_REF_WEI_MAX_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_CUR_BLUR_ARRAY   		[TISP_PARAM_MDSN_C_CUR_BLUR_ARRAY_ROWS][TISP_PARAM_MDSN_C_CUR_BLUR_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_REF_BLUR_ARRAY   		[TISP_PARAM_MDSN_C_REF_BLUR_ARRAY_ROWS][TISP_PARAM_MDSN_C_REF_BLUR_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_SMJ_THRES_ARRAY  		[TISP_PARAM_MDSN_C_SMJ_THRES_ARRAY_ROWS][TISP_PARAM_MDSN_C_SMJ_THRES_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_SFLA_BOH_T_ARRAY 		[TISP_PARAM_MDSN_C_SFLA_BOH_T_ARRAY_ROWS][TISP_PARAM_MDSN_C_SFLA_BOH_T_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_SFLA_CUT_T_ARRAY 		[TISP_PARAM_MDSN_C_SFLA_CUT_T_ARRAY_ROWS][TISP_PARAM_MDSN_C_SFLA_CUT_T_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_SFLA_BOH_S_ARRAY 		[TISP_PARAM_MDSN_C_SFLA_BOH_S_ARRAY_ROWS][TISP_PARAM_MDSN_C_SFLA_BOH_S_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_SFLA_CUT_S_ARRAY 		[TISP_PARAM_MDSN_C_SFLA_CUT_S_ARRAY_ROWS][TISP_PARAM_MDSN_C_SFLA_CUT_S_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_MFLA_BOH_T_ARRAY 		[TISP_PARAM_MDSN_C_MFLA_BOH_T_ARRAY_ROWS][TISP_PARAM_MDSN_C_MFLA_BOH_T_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_MFLA_CUT_T_ARRAY 		[TISP_PARAM_MDSN_C_MFLA_CUT_T_ARRAY_ROWS][TISP_PARAM_MDSN_C_MFLA_CUT_T_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_MFLA_BOH_S_ARRAY 		[TISP_PARAM_MDSN_C_MFLA_BOH_S_ARRAY_ROWS][TISP_PARAM_MDSN_C_MFLA_BOH_S_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_MFLA_CUT_S_ARRAY 		[TISP_PARAM_MDSN_C_MFLA_CUT_S_ARRAY_ROWS][TISP_PARAM_MDSN_C_MFLA_CUT_S_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_ADJ_CNR_ARRAY    		[TISP_PARAM_MDSN_C_ADJ_CNR_ARRAY_ROWS][TISP_PARAM_MDSN_C_ADJ_CNR_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_ADJ_STA_ARRAY    		[TISP_PARAM_MDSN_C_ADJ_STA_ARRAY_ROWS][TISP_PARAM_MDSN_C_ADJ_STA_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_ADJ_TCRM_S_ARRAY 		[TISP_PARAM_MDSN_C_ADJ_TCRM_S_ARRAY_ROWS][TISP_PARAM_MDSN_C_ADJ_TCRM_S_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_ADJ_WCRM_S_ARRAY 		[TISP_PARAM_MDSN_C_ADJ_WCRM_S_ARRAY_ROWS][TISP_PARAM_MDSN_C_ADJ_WCRM_S_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_ADJ_TCRM_N_ARRAY 		[TISP_PARAM_MDSN_C_ADJ_TCRM_N_ARRAY_ROWS][TISP_PARAM_MDSN_C_ADJ_TCRM_N_ARRAY_COLS];
	uint32_t TISP_PARAM_MDSN_C_ADJ_WCRM_N_ARRAY 		[TISP_PARAM_MDSN_C_ADJ_WCRM_N_ARRAY_ROWS][TISP_PARAM_MDSN_C_ADJ_WCRM_N_ARRAY_COLS];

	//CLM
	int32_t TISP_PARAM_CLM_H_LUT						[TISP_PARAM_CLM_H_LUT_ROWS][TISP_PARAM_CLM_H_LUT_COLS];
	int32_t TISP_PARAM_CLM_S_LUT						[TISP_PARAM_CLM_S_LUT_ROWS][TISP_PARAM_CLM_S_LUT_COLS];
	uint32_t TISP_PARAM_CLM_LUT_SHIFT					[TISP_PARAM_CLM_LUT_SHIFT_ROWS][TISP_PARAM_CLM_LUT_SHIFT_COLS];

	//DEFOG
	uint32_t TISP_PARAM_DEFOG_WEIGHTLUT20               [TISP_PARAM_DEFOG_WEIGHTLUT20_ROWS][TISP_PARAM_DEFOG_WEIGHTLUT20_COLS];
	uint32_t TISP_PARAM_DEFOG_WEIGHTLUT02			    [TISP_PARAM_DEFOG_WEIGHTLUT02_ROWS][TISP_PARAM_DEFOG_WEIGHTLUT02_COLS];
	uint32_t TISP_PARAM_DEFOG_WEIGHTLUT12	     	    [TISP_PARAM_DEFOG_WEIGHTLUT12_ROWS][TISP_PARAM_DEFOG_WEIGHTLUT12_COLS];
	uint32_t TISP_PARAM_DEFOG_WEIGHTLUT22	     	    [TISP_PARAM_DEFOG_WEIGHTLUT22_ROWS][TISP_PARAM_DEFOG_WEIGHTLUT22_COLS];
	uint32_t TISP_PARAM_DEFOG_WEIGHTLUT21	     	    [TISP_PARAM_DEFOG_WEIGHTLUT21_ROWS][TISP_PARAM_DEFOG_WEIGHTLUT21_COLS];
	uint32_t TISP_PARAM_DEFOG_CT_PAR_ARRAY	     	    [TISP_PARAM_DEFOG_CT_PAR_ARRAY_ROWS][TISP_PARAM_DEFOG_CT_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_DEFOG_DARK_CT_ARRAY	     	    [TISP_PARAM_DEFOG_DARK_CT_ARRAY_ROWS][TISP_PARAM_DEFOG_DARK_CT_ARRAY_COLS];
	uint32_t TISP_PARAM_DEFOG_OVER_EXPO_W_ARRAY 		[TISP_PARAM_DEFOG_OVER_EXPO_W_ARRAY_ROWS][TISP_PARAM_DEFOG_OVER_EXPO_W_ARRAY_COLS];
	uint32_t TISP_PARAM_DEFOG_DARK_SPE_W_ARRAY  		[TISP_PARAM_DEFOG_DARK_SPE_W_ARRAY_ROWS][TISP_PARAM_DEFOG_DARK_SPE_W_ARRAY_COLS];
	uint32_t TISP_PARAM_DEFOG_COL_CT_ARRAY	    		[TISP_PARAM_DEFOG_COL_CT_ARRAY_ROWS][TISP_PARAM_DEFOG_COL_CT_ARRAY_COLS];
	uint32_t TISP_PARAM_DEFOG_CENT3_W_DIS_ARRAY 		[TISP_PARAM_DEFOG_CENT3_W_DIS_ARRAY_ROWS][TISP_PARAM_DEFOG_CENT3_W_DIS_ARRAY_COLS];
	uint32_t TISP_PARAM_DEFOG_CENT5_W_DIS_ARRAY 		[TISP_PARAM_DEFOG_CENT5_W_DIS_ARRAY_ROWS][TISP_PARAM_DEFOG_CENT5_W_DIS_ARRAY_COLS];
	uint32_t TISP_PARAM_DEFOG_BLK_TRANS_ARRAY   		[TISP_PARAM_DEFOG_BLK_TRANS_ARRAY_ROWS][TISP_PARAM_DEFOG_BLK_TRANS_ARRAY_COLS];
	uint32_t TISP_PARAM_DEFOG_DETAIL_CT_ARRAY   		[TISP_PARAM_DEFOG_DETAIL_CT_ARRAY_ROWS][TISP_PARAM_DEFOG_DETAIL_CT_ARRAY_COLS];
	uint32_t TISP_PARAM_DEFOG_COL_VAR_ARRAY	    		[TISP_PARAM_DEFOG_COL_VAR_ARRAY_ROWS][TISP_PARAM_DEFOG_COL_VAR_ARRAY_COLS];
	uint32_t TISP_PARAM_DEFOG_SOFT_CT_PAR_ARRAY 		[TISP_PARAM_DEFOG_SOFT_CT_PAR_ARRAY_ROWS][TISP_PARAM_DEFOG_SOFT_CT_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_DEFOG_EV_LIST 		[TISP_PARAM_DEFOG_EV_LIST_ROWS][TISP_PARAM_DEFOG_EV_LIST_COLS];
	uint32_t TISP_PARAM_DEFOG_TRSY0_LIST 		[TISP_PARAM_DEFOG_TRSY0_LIST_ROWS][TISP_PARAM_DEFOG_TRSY0_LIST_COLS];
	uint32_t TISP_PARAM_DEFOG_TRSY1_LIST 		[TISP_PARAM_DEFOG_TRSY1_LIST_ROWS][TISP_PARAM_DEFOG_TRSY1_LIST_COLS];
	uint32_t TISP_PARAM_DEFOG_TRSY2_LIST 		[TISP_PARAM_DEFOG_TRSY2_LIST_ROWS][TISP_PARAM_DEFOG_TRSY2_LIST_COLS];
	uint32_t TISP_PARAM_DEFOG_TRSY3_LIST 		[TISP_PARAM_DEFOG_TRSY3_LIST_ROWS][TISP_PARAM_DEFOG_TRSY3_LIST_COLS];
	uint32_t TISP_PARAM_DEFOG_TRSY4_LIST 		[TISP_PARAM_DEFOG_TRSY4_LIST_ROWS][TISP_PARAM_DEFOG_TRSY4_LIST_COLS];
	uint32_t TISP_PARAM_DEFOG_RGBRA_LIST 		[TISP_PARAM_DEFOG_RGBRA_LIST_ROWS][TISP_PARAM_DEFOG_RGBRA_LIST_COLS];

	uint32_t TISP_PARAM_ADR_CT_PAR_ARRAY                [TISP_PARAM_ADR_CT_PAR_ARRAY_ROWS][TISP_PARAM_ADR_CT_PAR_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_WEIGHT_20_LUT_ARRAY         [TISP_PARAM_ADR_WEIGHT_20_LUT_ARRAY_ROWS][TISP_PARAM_ADR_WEIGHT_20_LUT_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_WEIGHT_02_LUT_ARRAY         [TISP_PARAM_ADR_WEIGHT_02_LUT_ARRAY_ROWS][TISP_PARAM_ADR_WEIGHT_02_LUT_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_WEIGHT_12_LUT_ARRAY         [TISP_PARAM_ADR_WEIGHT_12_LUT_ARRAY_ROWS][TISP_PARAM_ADR_WEIGHT_12_LUT_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_WEIGHT_22_LUT_ARRAY         [TISP_PARAM_ADR_WEIGHT_22_LUT_ARRAY_ROWS][TISP_PARAM_ADR_WEIGHT_22_LUT_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_WEIGHT_21_LUT_ARRAY         [TISP_PARAM_ADR_WEIGHT_21_LUT_ARRAY_ROWS][TISP_PARAM_ADR_WEIGHT_21_LUT_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_CTC_KNEEPOINT_ARRAY         [TISP_PARAM_ADR_CTC_KNEEPOINT_ARRAY_ROWS][TISP_PARAM_ADR_CTC_KNEEPOINT_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_MIN_KNEEPOINT_ARRAY         [TISP_PARAM_ADR_MIN_KNEEPOINT_ARRAY_ROWS][TISP_PARAM_ADR_MIN_KNEEPOINT_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_MAP_KNEEPOINT_ARRAY         [TISP_PARAM_ADR_MAP_KNEEPOINT_ARRAY_ROWS][TISP_PARAM_ADR_MAP_KNEEPOINT_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_COC_KNEEPOINT_ARRAY         [TISP_PARAM_ADR_COC_KNEEPOINT_ARRAY_ROWS][TISP_PARAM_ADR_COC_KNEEPOINT_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_CENTRE_W_DIS_ARRAY          [TISP_PARAM_ADR_CENTRE_W_DIS_ARRAY_ROWS][TISP_PARAM_ADR_CENTRE_W_DIS_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_CONTRAST_W_DIS_ARRAY        [TISP_PARAM_ADR_CONTRAST_W_DIS_ARRAY_ROWS][TISP_PARAM_ADR_CONTRAST_W_DIS_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_STAT_BLOCK_HIST_DIFF_ARRAY  [TISP_PARAM_ADR_STAT_BLOCK_HIST_DIFF_ARRAY_ROWS][TISP_PARAM_ADR_STAT_BLOCK_HIST_DIFF_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_SOFT_TM_BASE_ARRAY          [TISP_PARAM_ADR_SOFT_TM_BASE_ARRAY_ROWS][TISP_PARAM_ADR_SOFT_TM_BASE_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_SOFT_GAM_X_ARRAY            [TISP_PARAM_ADR_SOFT_GAM_X_ARRAY_ROWS][TISP_PARAM_ADR_SOFT_GAM_X_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_SOFT_GAM_Y_ARRAY            [TISP_PARAM_ADR_SOFT_GAM_Y_ARRAY_ROWS][TISP_PARAM_ADR_SOFT_GAM_Y_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_SOFT_LIGHT_END_ARRAY        [TISP_PARAM_ADR_SOFT_LIGHT_END_ARRAY_ROWS][TISP_PARAM_ADR_SOFT_LIGHT_END_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_SOFT_BLOCK_LIGHT_ARRAY      [TISP_PARAM_ADR_SOFT_BLOCK_LIGHT_ARRAY_ROWS][TISP_PARAM_ADR_SOFT_BLOCK_LIGHT_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_SOFT_MAP_MODE_ARRAY         [TISP_PARAM_ADR_SOFT_MAP_MODE_ARRAY_ROWS][TISP_PARAM_ADR_SOFT_MAP_MODE_ARRAY_COLS];
	uint32_t TISP_PARAM_ADR_EV_LIST          [TISP_PARAM_ADR_EV_LIST_ROWS][TISP_PARAM_ADR_EV_LIST_COLS];
	uint32_t TISP_PARAM_ADR_LIGB_LIST         [TISP_PARAM_ADR_LIGB_LIST_ROWS][TISP_PARAM_ADR_LIGB_LIST_COLS];
	uint32_t TISP_PARAM_ADR_MAPB1_LIST         [TISP_PARAM_ADR_MAPB1_LIST_ROWS][TISP_PARAM_ADR_MAPB1_LIST_COLS];
	uint32_t TISP_PARAM_ADR_MAPB2_LIST         [TISP_PARAM_ADR_MAPB2_LIST_ROWS][TISP_PARAM_ADR_MAPB2_LIST_COLS];
	uint32_t TISP_PARAM_ADR_MAPB3_LIST         [TISP_PARAM_ADR_MAPB3_LIST_ROWS][TISP_PARAM_ADR_MAPB3_LIST_COLS];
	uint32_t TISP_PARAM_ADR_MAPB4_LIST         [TISP_PARAM_ADR_MAPB4_LIST_ROWS][TISP_PARAM_ADR_MAPB4_LIST_COLS];
	uint32_t TISP_PARAM_ADR_BLP2_LIST         [TISP_PARAM_ADR_BLP2_LIST_ROWS][TISP_PARAM_ADR_BLP2_LIST_COLS];

	//HLDC
	uint32_t TISP_PARAM_HLDC_CON_PAR_ARRAY              [TISP_PARAM_HLDC_CON_PAR_ARRAY_ROWS             ][TISP_PARAM_HLDC_CON_PAR_ARRAY_COLS ];

	//AF
	uint32_t TISP_PARAM_AF_ZONE[TISP_PARAM_AF_ZONE_ROWS][TISP_PARAM_AF_ZONE_COLS];
	uint32_t TISP_PARAM_AF_TH_EN[TISP_PARAM_AF_TH_EN_ROWS][TISP_PARAM_AF_TH_EN_COLS];
	uint32_t TISP_PARAM_AF_FIR0_V[TISP_PARAM_AF_FIR0_V_ROWS][TISP_PARAM_AF_FIR0_V_COLS];
	uint32_t TISP_PARAM_AF_FIR0_LDG[TISP_PARAM_AF_FIR0_LDG_ROWS][TISP_PARAM_AF_FIR0_LDG_COLS];
	uint32_t TISP_PARAM_AF_FIR0_CORING[TISP_PARAM_AF_FIR0_CORING_ROWS][TISP_PARAM_AF_FIR0_CORING_COLS];
	uint32_t TISP_PARAM_AF_FIR1_V[TISP_PARAM_AF_FIR1_V_ROWS][TISP_PARAM_AF_FIR1_V_COLS];
	uint32_t TISP_PARAM_AF_FIR1_LDG[TISP_PARAM_AF_FIR1_LDG_ROWS][TISP_PARAM_AF_FIR1_LDG_COLS];
	uint32_t TISP_PARAM_AF_FIR1_CORING[TISP_PARAM_AF_FIR1_CORING_ROWS][TISP_PARAM_AF_FIR1_CORING_COLS];
	uint32_t TISP_PARAM_AF_IIR0_H[TISP_PARAM_AF_IIR0_H_ROWS][TISP_PARAM_AF_IIR0_H_COLS];
	uint32_t TISP_PARAM_AF_IIR0_LDG[TISP_PARAM_AF_IIR0_LDG_ROWS][TISP_PARAM_AF_IIR0_LDG_COLS];
	uint32_t TISP_PARAM_AF_IIR0_CORING[TISP_PARAM_AF_IIR0_CORING_ROWS][TISP_PARAM_AF_IIR0_CORING_COLS];
	uint32_t TISP_PARAM_AF_IIR1_H[TISP_PARAM_AF_IIR1_H_ROWS][TISP_PARAM_AF_IIR1_H_COLS];
	uint32_t TISP_PARAM_AF_IIR1_LDG[TISP_PARAM_AF_IIR1_LDG_ROWS][TISP_PARAM_AF_IIR1_LDG_COLS];
	uint32_t TISP_PARAM_AF_IIR1_CORING[TISP_PARAM_AF_IIR1_CORING_ROWS][TISP_PARAM_AF_IIR1_CORING_COLS];
	uint32_t TISP_PARAM_AF_POINTPOS[TISP_PARAM_AF_POINTPOS_ROWS][TISP_PARAM_AF_POINTPOS_COLS];
	uint32_t TISP_PARAM_AF_TILT[TISP_PARAM_AF_TILT_ROWS][TISP_PARAM_AF_TILT_COLS];
	uint32_t TISP_PARAM_AF_FVW_MEAN[TISP_PARAM_AF_FVW_MEAN_ROWS][TISP_PARAM_AF_FVW_MEAN_COLS];
	uint32_t TISP_PARAM_AF_FV[TISP_PARAM_AF_FV_ROWS][TISP_PARAM_AF_FV_COLS];
	uint32_t TISP_PARAM_AF_WEIGHT[TISP_PARAM_AF_WEIGHT_ROWS][TISP_PARAM_AF_WEIGHT_COLS];
} tisp_params_data_t;

typedef struct {
	tisp_param_info_t  params_info[TISP_PARAM_TOTAL_SIZE];
	tisp_params_data_t params_data;
} tisp_params_t;

#define TISP_PARAM_DEF(x, name)						\
	.params_info[name] = {#name, name##_ROWS, name##_COLS, x.params_data.name}, \
		.params_data.name

#define TISP_PARAM_INFO(name)				\
	[name] = {#name, name##_ROWS, name##_COLS}

#endif
