OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openLANE_flow/designs/alu32/runs/run3/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openLANE_flow/designs/alu32/runs/run3/tmp/merged_unpadded.lef at line 68059.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openLANE_flow/designs/alu32/runs/run3/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openLANE_flow/designs/alu32/runs/run3/tmp/routing/20-addspacers.def
[INFO ODB-0128] Design: alu32
[INFO ODB-0130]     Created 134 pins.
[INFO ODB-0131]     Created 1870 components and 9550 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 7208 connections.
[INFO ODB-0133]     Created 747 nets and 2342 connections.
[INFO ODB-0134] Finished DEF file: /openLANE_flow/designs/alu32/runs/run3/tmp/routing/20-addspacers.def
[INFO ORD-0030] Using 1 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   alu32
Die area:                 ( 0 0 ) ( 112835 123555 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     1870
Number of terminals:      134
Number of snets:          2
Number of nets:           747

[INFO DRT-0151] Reading guide.

Number of guides:     5264

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR_M
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 101.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 20231.
[INFO DRT-0033] mcon shape region query size = 16360.
[INFO DRT-0033] met1 shape region query size = 3888.
[INFO DRT-0033] via shape region query size = 475.
[INFO DRT-0033] met2 shape region query size = 266.
[INFO DRT-0033] via2 shape region query size = 380.
[INFO DRT-0033] met3 shape region query size = 246.
[INFO DRT-0033] via3 shape region query size = 380.
[INFO DRT-0033] met4 shape region query size = 118.
[INFO DRT-0033] via4 shape region query size = 13.
[INFO DRT-0033] met5 shape region query size = 23.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 354 pins.
[INFO DRT-0081]   Complete 95 unique inst patterns.
[INFO DRT-0084]   Complete 679 groups.
#scanned instances     = 1870
#unique  instances     = 101
#stdCellGenAp          = 2538
#stdCellValidPlanarAp  = 13
#stdCellValidViaAp     = 2070
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2342
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:07, memory = 83.77 (MB), peak = 83.77 (MB)
[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 17 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 16 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1950.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1577.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 899.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 80.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 7.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2856 vertical wires in 1 frboxes and 1657 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 461 vertical wires in 1 frboxes and 626 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 91.20 (MB), peak = 91.20 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 91.34 (MB), peak = 91.34 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 122.25 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 122.25 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:06, memory = 122.27 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:06, memory = 122.27 (MB).
    Completing 50% with 101 violations.
    elapsed time = 00:00:16, memory = 152.34 (MB).
    Completing 60% with 101 violations.
    elapsed time = 00:00:17, memory = 152.34 (MB).
    Completing 70% with 189 violations.
    elapsed time = 00:00:34, memory = 159.56 (MB).
    Completing 80% with 189 violations.
    elapsed time = 00:00:37, memory = 159.69 (MB).
    Completing 90% with 351 violations.
    elapsed time = 00:01:05, memory = 139.45 (MB).
    Completing 100% with 480 violations.
    elapsed time = 00:01:05, memory = 139.45 (MB).
[INFO DRT-0199]   Number of violations = 810.
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:01:05, memory = 455.01 (MB), peak = 455.01 (MB)
Total wire length = 23977 um.
Total wire length on LAYER li1 = 82 um.
Total wire length on LAYER met1 = 10613 um.
Total wire length on LAYER met2 = 11187 um.
Total wire length on LAYER met3 = 1807 um.
Total wire length on LAYER met4 = 285 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5272.
Up-via summary (total 5272):.

-----------------------
 FR_MASTERSLICE       0
            li1    2367
           met1    2733
           met2     160
           met3      12
           met4       0
-----------------------
                   5272


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 810 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 20% with 810 violations.
    elapsed time = 00:00:02, memory = 455.07 (MB).
    Completing 30% with 810 violations.
    elapsed time = 00:00:03, memory = 455.07 (MB).
    Completing 40% with 810 violations.
    elapsed time = 00:00:04, memory = 455.07 (MB).
    Completing 50% with 735 violations.
    elapsed time = 00:00:07, memory = 455.07 (MB).
    Completing 60% with 735 violations.
    elapsed time = 00:00:11, memory = 455.07 (MB).
    Completing 70% with 630 violations.
    elapsed time = 00:00:16, memory = 455.07 (MB).
    Completing 80% with 630 violations.
    elapsed time = 00:00:23, memory = 455.07 (MB).
    Completing 90% with 454 violations.
    elapsed time = 00:00:39, memory = 455.07 (MB).
    Completing 100% with 323 violations.
    elapsed time = 00:00:39, memory = 455.07 (MB).
[INFO DRT-0199]   Number of violations = 323.
[INFO DRT-0267] cpu time = 00:00:39, elapsed time = 00:00:39, memory = 455.07 (MB), peak = 455.07 (MB)
Total wire length = 23672 um.
Total wire length on LAYER li1 = 73 um.
Total wire length on LAYER met1 = 10553 um.
Total wire length on LAYER met2 = 11076 um.
Total wire length on LAYER met3 = 1692 um.
Total wire length on LAYER met4 = 276 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5192.
Up-via summary (total 5192):.

-----------------------
 FR_MASTERSLICE       0
            li1    2362
           met1    2662
           met2     156
           met3      12
           met4       0
-----------------------
                   5192


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 323 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 20% with 323 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 30% with 323 violations.
    elapsed time = 00:00:10, memory = 455.07 (MB).
    Completing 40% with 319 violations.
    elapsed time = 00:00:10, memory = 455.07 (MB).
    Completing 50% with 319 violations.
    elapsed time = 00:00:10, memory = 455.07 (MB).
    Completing 60% with 319 violations.
    elapsed time = 00:00:22, memory = 455.07 (MB).
    Completing 70% with 304 violations.
    elapsed time = 00:00:22, memory = 455.07 (MB).
    Completing 80% with 304 violations.
    elapsed time = 00:00:34, memory = 455.07 (MB).
    Completing 90% with 345 violations.
    elapsed time = 00:00:43, memory = 455.07 (MB).
    Completing 100% with 331 violations.
    elapsed time = 00:00:43, memory = 455.07 (MB).
[INFO DRT-0199]   Number of violations = 331.
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:43, memory = 455.07 (MB), peak = 455.07 (MB)
Total wire length = 23607 um.
Total wire length on LAYER li1 = 71 um.
Total wire length on LAYER met1 = 10570 um.
Total wire length on LAYER met2 = 11053 um.
Total wire length on LAYER met3 = 1650 um.
Total wire length on LAYER met4 = 261 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5167.
Up-via summary (total 5167):.

-----------------------
 FR_MASTERSLICE       0
            li1    2366
           met1    2646
           met2     145
           met3      10
           met4       0
-----------------------
                   5167


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 331 violations.
    elapsed time = 00:00:01, memory = 455.07 (MB).
    Completing 20% with 331 violations.
    elapsed time = 00:00:04, memory = 455.07 (MB).
    Completing 30% with 331 violations.
    elapsed time = 00:00:04, memory = 455.07 (MB).
    Completing 40% with 331 violations.
    elapsed time = 00:00:04, memory = 455.07 (MB).
    Completing 50% with 291 violations.
    elapsed time = 00:00:12, memory = 455.07 (MB).
    Completing 60% with 291 violations.
    elapsed time = 00:00:12, memory = 455.07 (MB).
    Completing 70% with 232 violations.
    elapsed time = 00:00:18, memory = 455.07 (MB).
    Completing 80% with 232 violations.
    elapsed time = 00:00:18, memory = 455.07 (MB).
    Completing 90% with 145 violations.
    elapsed time = 00:00:29, memory = 455.07 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:29, memory = 455.07 (MB).
[INFO DRT-0199]   Number of violations = 33.
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:29, memory = 455.07 (MB), peak = 455.07 (MB)
Total wire length = 23577 um.
Total wire length on LAYER li1 = 66 um.
Total wire length on LAYER met1 = 9511 um.
Total wire length on LAYER met2 = 11018 um.
Total wire length on LAYER met3 = 2640 um.
Total wire length on LAYER met4 = 340 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5317.
Up-via summary (total 5317):.

-----------------------
 FR_MASTERSLICE       0
            li1    2360
           met1    2649
           met2     288
           met3      20
           met4       0
-----------------------
                   5317


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:01, memory = 455.07 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:01, memory = 455.07 (MB).
    Completing 90% with 28 violations.
    elapsed time = 00:00:03, memory = 455.07 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 455.07 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 455.07 (MB), peak = 455.07 (MB)
Total wire length = 23561 um.
Total wire length on LAYER li1 = 66 um.
Total wire length on LAYER met1 = 9445 um.
Total wire length on LAYER met2 = 11013 um.
Total wire length on LAYER met3 = 2695 um.
Total wire length on LAYER met4 = 340 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5314.
Up-via summary (total 5314):.

-----------------------
 FR_MASTERSLICE       0
            li1    2360
           met1    2646
           met2     288
           met3      20
           met4       0
-----------------------
                   5314


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 455.07 (MB), peak = 455.07 (MB)
Total wire length = 23561 um.
Total wire length on LAYER li1 = 66 um.
Total wire length on LAYER met1 = 9445 um.
Total wire length on LAYER met2 = 11013 um.
Total wire length on LAYER met3 = 2695 um.
Total wire length on LAYER met4 = 340 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5314.
Up-via summary (total 5314):.

-----------------------
 FR_MASTERSLICE       0
            li1    2360
           met1    2646
           met2     288
           met3      20
           met4       0
-----------------------
                   5314


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 455.07 (MB), peak = 455.07 (MB)
Total wire length = 23561 um.
Total wire length on LAYER li1 = 66 um.
Total wire length on LAYER met1 = 9445 um.
Total wire length on LAYER met2 = 11013 um.
Total wire length on LAYER met3 = 2695 um.
Total wire length on LAYER met4 = 340 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5314.
Up-via summary (total 5314):.

-----------------------
 FR_MASTERSLICE       0
            li1    2360
           met1    2646
           met2     288
           met3      20
           met4       0
-----------------------
                   5314


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 455.07 (MB), peak = 455.07 (MB)
Total wire length = 23561 um.
Total wire length on LAYER li1 = 66 um.
Total wire length on LAYER met1 = 9445 um.
Total wire length on LAYER met2 = 11013 um.
Total wire length on LAYER met3 = 2695 um.
Total wire length on LAYER met4 = 340 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5314.
Up-via summary (total 5314):.

-----------------------
 FR_MASTERSLICE       0
            li1    2360
           met1    2646
           met2     288
           met3      20
           met4       0
-----------------------
                   5314


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 455.07 (MB), peak = 455.07 (MB)
Total wire length = 23561 um.
Total wire length on LAYER li1 = 66 um.
Total wire length on LAYER met1 = 9445 um.
Total wire length on LAYER met2 = 11013 um.
Total wire length on LAYER met3 = 2695 um.
Total wire length on LAYER met4 = 340 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5314.
Up-via summary (total 5314):.

-----------------------
 FR_MASTERSLICE       0
            li1    2360
           met1    2646
           met2     288
           met3      20
           met4       0
-----------------------
                   5314


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 455.07 (MB), peak = 455.07 (MB)
Total wire length = 23561 um.
Total wire length on LAYER li1 = 66 um.
Total wire length on LAYER met1 = 9445 um.
Total wire length on LAYER met2 = 11013 um.
Total wire length on LAYER met3 = 2695 um.
Total wire length on LAYER met4 = 340 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5314.
Up-via summary (total 5314):.

-----------------------
 FR_MASTERSLICE       0
            li1    2360
           met1    2646
           met2     288
           met3      20
           met4       0
-----------------------
                   5314


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 455.07 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 455.07 (MB), peak = 455.07 (MB)
Total wire length = 23561 um.
Total wire length on LAYER li1 = 66 um.
Total wire length on LAYER met1 = 9445 um.
Total wire length on LAYER met2 = 11013 um.
Total wire length on LAYER met3 = 2695 um.
Total wire length on LAYER met4 = 340 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5314.
Up-via summary (total 5314):.

-----------------------
 FR_MASTERSLICE       0
            li1    2360
           met1    2646
           met2     288
           met3      20
           met4       0
-----------------------
                   5314


[INFO DRT-0198] Complete detail routing.
Total wire length = 23561 um.
Total wire length on LAYER li1 = 66 um.
Total wire length on LAYER met1 = 9445 um.
Total wire length on LAYER met2 = 11013 um.
Total wire length on LAYER met3 = 2695 um.
Total wire length on LAYER met4 = 340 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5314.
Up-via summary (total 5314):.

-----------------------
 FR_MASTERSLICE       0
            li1    2360
           met1    2646
           met2     288
           met3      20
           met4       0
-----------------------
                   5314


[INFO DRT-0267] cpu time = 00:02:56, elapsed time = 00:03:03, memory = 455.07 (MB), peak = 455.07 (MB)

[INFO DRT-0180] Post processing.
Saving to /openLANE_flow/designs/alu32/runs/run3/results/routing/21-alu32.def
