\subsection{arch Architecture Reference}
\label{classphase__shift_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{dc/d37/classphase__shift_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+280}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf simple\+\_\+reg}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf reg\+\_\+chain} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf reg\+\_\+chain\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reg\+\_\+sel\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf reg0}  {\bfseries simple\+\_\+reg}   
\item 
{\bf regx}  {\bfseries simple\+\_\+reg}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 36} of file {\bf phase\+\_\+shift.\+vhd}.



\subsubsection{Member Function Documentation}
\index{phase\+\_\+shift\+::arch@{phase\+\_\+shift\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+280@{P\+R\+O\+C\+E\+S\+S\+\_\+280}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+280@{P\+R\+O\+C\+E\+S\+S\+\_\+280}!phase\+\_\+shift\+::arch@{phase\+\_\+shift\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+280reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+280 (
\begin{DoxyParamCaption}
\item[{}]{reset\+\_\+n, }
\item[{}]{clk}
\end{DoxyParamCaption}
)}\label{classphase__shift_1_1arch_a6206a23bede10e7c6cd4fd2b1efa0f0c}


Definition at line {\bf 92} of file {\bf phase\+\_\+shift.\+vhd}.



\subsubsection{Member Data Documentation}
\index{phase\+\_\+shift\+::arch@{phase\+\_\+shift\+::arch}!reg0@{reg0}}
\index{reg0@{reg0}!phase\+\_\+shift\+::arch@{phase\+\_\+shift\+::arch}}
\paragraph[{reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg0} {\bfseries \textcolor{vhdlchar}{simple\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classphase__shift_1_1arch_aa6a228eb50181591fc3ef9d06a62bd7c}


Definition at line {\bf 76} of file {\bf phase\+\_\+shift.\+vhd}.

\index{phase\+\_\+shift\+::arch@{phase\+\_\+shift\+::arch}!reg\+\_\+chain@{reg\+\_\+chain}}
\index{reg\+\_\+chain@{reg\+\_\+chain}!phase\+\_\+shift\+::arch@{phase\+\_\+shift\+::arch}}
\paragraph[{reg\+\_\+chain}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg\+\_\+chain} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf reg\+\_\+chain\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classphase__shift_1_1arch_a714ce09302e1f046f9b128287316d36c}


Definition at line {\bf 38} of file {\bf phase\+\_\+shift.\+vhd}.

\index{phase\+\_\+shift\+::arch@{phase\+\_\+shift\+::arch}!reg\+\_\+sel\+\_\+int@{reg\+\_\+sel\+\_\+int}}
\index{reg\+\_\+sel\+\_\+int@{reg\+\_\+sel\+\_\+int}!phase\+\_\+shift\+::arch@{phase\+\_\+shift\+::arch}}
\paragraph[{reg\+\_\+sel\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg\+\_\+sel\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classphase__shift_1_1arch_a76e701e5e347ff868b8d190a2d88f0cc}


Definition at line {\bf 40} of file {\bf phase\+\_\+shift.\+vhd}.

\index{phase\+\_\+shift\+::arch@{phase\+\_\+shift\+::arch}!regx@{regx}}
\index{regx@{regx}!phase\+\_\+shift\+::arch@{phase\+\_\+shift\+::arch}}
\paragraph[{regx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf regx} {\bfseries \textcolor{vhdlchar}{simple\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classphase__shift_1_1arch_a5e4f256f48c02dcfe6b795717c874fce}


Definition at line {\bf 76} of file {\bf phase\+\_\+shift.\+vhd}.

\index{phase\+\_\+shift\+::arch@{phase\+\_\+shift\+::arch}!simple\+\_\+reg@{simple\+\_\+reg}}
\index{simple\+\_\+reg@{simple\+\_\+reg}!phase\+\_\+shift\+::arch@{phase\+\_\+shift\+::arch}}
\paragraph[{simple\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf simple\+\_\+reg} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classphase__shift_1_1arch_a4138d86822a655d1fceb6995f94ad18d}


Definition at line {\bf 42} of file {\bf phase\+\_\+shift.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/reg\+\_\+phase\+\_\+shift/{\bf phase\+\_\+shift.\+vhd}\end{DoxyCompactItemize}
