{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606017921612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606017921615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 22:05:21 2020 " "Processing started: Sat Nov 21 22:05:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606017921615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606017921615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606017921615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606017922111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606017922111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606017933015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606017933015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606017933079 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DATAP3 " "Pin \"DATAP3\" is missing source" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 728 3096 3272 744 "DATAP3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1606017933106 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DATAP2 " "Pin \"DATAP2\" is missing source" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 744 3096 3272 760 "DATAP2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1606017933106 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DATAP1 " "Pin \"DATAP1\" is missing source" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 760 3096 3272 776 "DATAP1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1606017933106 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DATAP0 " "Pin \"DATAP0\" is missing source" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 776 3096 3272 792 "DATAP0" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1606017933106 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DATAQ3 " "Pin \"DATAQ3\" is missing source" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 496 3096 3272 512 "DATAQ3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1606017933106 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DATAQ2 " "Pin \"DATAQ2\" is missing source" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 512 3096 3272 528 "DATAQ2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1606017933106 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DATAQ1 " "Pin \"DATAQ1\" is missing source" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 528 3096 3272 544 "DATAQ1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1606017933106 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DATAQ0 " "Pin \"DATAQ0\" is missing source" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 544 3096 3272 560 "DATAQ0" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1606017933106 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3to8.v 1 1 " "Using design file decoder3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "decoder3to8.v" "" { Text "U:/CPRE281/LabExam/step2/regfile/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606017933265 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606017933265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Decoder3to8:inst " "Elaborating entity \"Decoder3to8\" for hierarchy \"Decoder3to8:inst\"" {  } { { "regfile.bdf" "inst" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 496 192 320 672 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606017933265 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4b.v 1 1 " "Using design file reg4b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4b " "Found entity 1: reg4b" {  } { { "reg4b.v" "" { Text "U:/CPRE281/LabExam/step2/regfile/reg4b.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606017933388 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606017933388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4b reg4b:inst1 " "Elaborating entity \"reg4b\" for hierarchy \"reg4b:inst1\"" {  } { { "regfile.bdf" "inst1" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 72 888 1040 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606017933388 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.v 1 1 " "Using design file register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "U:/CPRE281/LabExam/step2/regfile/register.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606017933505 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606017933505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register reg4b:inst1\|register:b2v_inst " "Elaborating entity \"register\" for hierarchy \"reg4b:inst1\|register:b2v_inst\"" {  } { { "reg4b.v" "b2v_inst" { Text "U:/CPRE281/LabExam/step2/regfile/reg4b.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606017933508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux reg4b:inst1\|register:b2v_inst\|21mux:b2v_inst2 " "Elaborating entity \"21mux\" for hierarchy \"reg4b:inst1\|register:b2v_inst\|21mux:b2v_inst2\"" {  } { { "register.v" "b2v_inst2" { Text "U:/CPRE281/LabExam/step2/regfile/register.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606017933580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4b:inst1\|register:b2v_inst\|21mux:b2v_inst2 " "Elaborated megafunction instantiation \"reg4b:inst1\|register:b2v_inst\|21mux:b2v_inst2\"" {  } { { "register.v" "" { Text "U:/CPRE281/LabExam/step2/regfile/register.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606017933622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8_4b.v 1 1 " "Using design file mux8_4b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8_4b " "Found entity 1: Mux8_4b" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/LabExam/step2/regfile/mux8_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606017933694 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606017933694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8_4b Mux8_4b:inst10 " "Elaborating entity \"Mux8_4b\" for hierarchy \"Mux8_4b:inst10\"" {  } { { "regfile.bdf" "inst10" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 696 2760 2920 936 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606017933694 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATAP3 GND " "Pin \"DATAP3\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 728 3096 3272 744 "DATAP3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606017934351 "|regfile|DATAP3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAP2 GND " "Pin \"DATAP2\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 744 3096 3272 760 "DATAP2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606017934351 "|regfile|DATAP2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAP1 GND " "Pin \"DATAP1\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 760 3096 3272 776 "DATAP1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606017934351 "|regfile|DATAP1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAP0 GND " "Pin \"DATAP0\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 776 3096 3272 792 "DATAP0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606017934351 "|regfile|DATAP0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAQ3 GND " "Pin \"DATAQ3\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 496 3096 3272 512 "DATAQ3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606017934351 "|regfile|DATAQ3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAQ2 GND " "Pin \"DATAQ2\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 512 3096 3272 528 "DATAQ2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606017934351 "|regfile|DATAQ2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAQ1 GND " "Pin \"DATAQ1\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 528 3096 3272 544 "DATAQ1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606017934351 "|regfile|DATAQ1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAQ0 GND " "Pin \"DATAQ0\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 544 3096 3272 560 "DATAQ0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606017934351 "|regfile|DATAQ0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606017934351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606017935368 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606017935368 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WR " "No output dependent on input pin \"WR\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 520 24 192 536 "WR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|WR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WA2 " "No output dependent on input pin \"WA2\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 536 24 192 552 "WA2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|WA2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WA1 " "No output dependent on input pin \"WA1\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 552 24 192 568 "WA1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|WA1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WA0 " "No output dependent on input pin \"WA0\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 568 24 192 584 "WA0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|WA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 240 304 472 256 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRN " "No output dependent on input pin \"CLRN\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 224 304 472 240 "CLRN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|CLRN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[3\] " "No output dependent on input pin \"LD_DATA\[3\]\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 32 256 424 48 "LD_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|LD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[2\] " "No output dependent on input pin \"LD_DATA\[2\]\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 32 256 424 48 "LD_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|LD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[1\] " "No output dependent on input pin \"LD_DATA\[1\]\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 32 256 424 48 "LD_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|LD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[0\] " "No output dependent on input pin \"LD_DATA\[0\]\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 32 256 424 48 "LD_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|LD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RP2 " "No output dependent on input pin \"RP2\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 720 2424 2592 736 "RP2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|RP2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RP1 " "No output dependent on input pin \"RP1\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 736 2424 2592 752 "RP1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|RP1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RP0 " "No output dependent on input pin \"RP0\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 752 2424 2592 768 "RP0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|RP0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RQ2 " "No output dependent on input pin \"RQ2\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 464 2600 2768 480 "RQ2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|RQ2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RQ1 " "No output dependent on input pin \"RQ1\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 480 2600 2768 496 "RQ1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|RQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RQ0 " "No output dependent on input pin \"RQ0\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/LabExam/step2/regfile/regfile.bdf" { { 496 2600 2768 512 "RQ0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606017935539 "|regfile|RQ0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606017935539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606017935539 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606017935539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606017935539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606017935614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 22:05:35 2020 " "Processing ended: Sat Nov 21 22:05:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606017935614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606017935614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606017935614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606017935614 ""}
