<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf518 › include › mach › defBF516.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>defBF516.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the Clear BSD license or the GPL-2 (or later)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DEF_BF516_H</span>
<span class="cp">#define _DEF_BF516_H</span>

<span class="cm">/* BF516 is BF514 + EMAC */</span>
<span class="cp">#include &quot;defBF514.h&quot;</span>

<span class="cm">/* The following are the #defines needed by ADSP-BF516 that are not in the common header */</span>
<span class="cm">/* 10/100 Ethernet Controller	(0xFFC03000 - 0xFFC031FF) */</span>

<span class="cp">#define EMAC_OPMODE             0xFFC03000       </span><span class="cm">/* Operating Mode Register                              */</span><span class="cp"></span>
<span class="cp">#define EMAC_ADDRLO             0xFFC03004       </span><span class="cm">/* Address Low (32 LSBs) Register                       */</span><span class="cp"></span>
<span class="cp">#define EMAC_ADDRHI             0xFFC03008       </span><span class="cm">/* Address High (16 MSBs) Register                      */</span><span class="cp"></span>
<span class="cp">#define EMAC_HASHLO             0xFFC0300C       </span><span class="cm">/* Multicast Hash Table Low (Bins 31-0) Register        */</span><span class="cp"></span>
<span class="cp">#define EMAC_HASHHI             0xFFC03010       </span><span class="cm">/* Multicast Hash Table High (Bins 63-32) Register      */</span><span class="cp"></span>
<span class="cp">#define EMAC_STAADD             0xFFC03014       </span><span class="cm">/* Station Management Address Register                  */</span><span class="cp"></span>
<span class="cp">#define EMAC_STADAT             0xFFC03018       </span><span class="cm">/* Station Management Data Register                     */</span><span class="cp"></span>
<span class="cp">#define EMAC_FLC                0xFFC0301C       </span><span class="cm">/* Flow Control Register                                */</span><span class="cp"></span>
<span class="cp">#define EMAC_VLAN1              0xFFC03020       </span><span class="cm">/* VLAN1 Tag Register                                   */</span><span class="cp"></span>
<span class="cp">#define EMAC_VLAN2              0xFFC03024       </span><span class="cm">/* VLAN2 Tag Register                                   */</span><span class="cp"></span>
<span class="cp">#define EMAC_WKUP_CTL           0xFFC0302C       </span><span class="cm">/* Wake-Up Control/Status Register                      */</span><span class="cp"></span>
<span class="cp">#define EMAC_WKUP_FFMSK0        0xFFC03030       </span><span class="cm">/* Wake-Up Frame Filter 0 Byte Mask Register            */</span><span class="cp"></span>
<span class="cp">#define EMAC_WKUP_FFMSK1        0xFFC03034       </span><span class="cm">/* Wake-Up Frame Filter 1 Byte Mask Register            */</span><span class="cp"></span>
<span class="cp">#define EMAC_WKUP_FFMSK2        0xFFC03038       </span><span class="cm">/* Wake-Up Frame Filter 2 Byte Mask Register            */</span><span class="cp"></span>
<span class="cp">#define EMAC_WKUP_FFMSK3        0xFFC0303C       </span><span class="cm">/* Wake-Up Frame Filter 3 Byte Mask Register            */</span><span class="cp"></span>
<span class="cp">#define EMAC_WKUP_FFCMD         0xFFC03040       </span><span class="cm">/* Wake-Up Frame Filter Commands Register               */</span><span class="cp"></span>
<span class="cp">#define EMAC_WKUP_FFOFF         0xFFC03044       </span><span class="cm">/* Wake-Up Frame Filter Offsets Register                */</span><span class="cp"></span>
<span class="cp">#define EMAC_WKUP_FFCRC0        0xFFC03048       </span><span class="cm">/* Wake-Up Frame Filter 0,1 CRC-16 Register             */</span><span class="cp"></span>
<span class="cp">#define EMAC_WKUP_FFCRC1        0xFFC0304C       </span><span class="cm">/* Wake-Up Frame Filter 2,3 CRC-16 Register             */</span><span class="cp"></span>

<span class="cp">#define EMAC_SYSCTL             0xFFC03060       </span><span class="cm">/* EMAC System Control Register                         */</span><span class="cp"></span>
<span class="cp">#define EMAC_SYSTAT             0xFFC03064       </span><span class="cm">/* EMAC System Status Register                          */</span><span class="cp"></span>
<span class="cp">#define EMAC_RX_STAT            0xFFC03068       </span><span class="cm">/* RX Current Frame Status Register                     */</span><span class="cp"></span>
<span class="cp">#define EMAC_RX_STKY            0xFFC0306C       </span><span class="cm">/* RX Sticky Frame Status Register                      */</span><span class="cp"></span>
<span class="cp">#define EMAC_RX_IRQE            0xFFC03070       </span><span class="cm">/* RX Frame Status Interrupt Enables Register           */</span><span class="cp"></span>
<span class="cp">#define EMAC_TX_STAT            0xFFC03074       </span><span class="cm">/* TX Current Frame Status Register                     */</span><span class="cp"></span>
<span class="cp">#define EMAC_TX_STKY            0xFFC03078       </span><span class="cm">/* TX Sticky Frame Status Register                      */</span><span class="cp"></span>
<span class="cp">#define EMAC_TX_IRQE            0xFFC0307C       </span><span class="cm">/* TX Frame Status Interrupt Enables Register           */</span><span class="cp"></span>

<span class="cp">#define EMAC_MMC_CTL            0xFFC03080       </span><span class="cm">/* MMC Counter Control Register                         */</span><span class="cp"></span>
<span class="cp">#define EMAC_MMC_RIRQS          0xFFC03084       </span><span class="cm">/* MMC RX Interrupt Status Register                     */</span><span class="cp"></span>
<span class="cp">#define EMAC_MMC_RIRQE          0xFFC03088       </span><span class="cm">/* MMC RX Interrupt Enables Register                    */</span><span class="cp"></span>
<span class="cp">#define EMAC_MMC_TIRQS          0xFFC0308C       </span><span class="cm">/* MMC TX Interrupt Status Register                     */</span><span class="cp"></span>
<span class="cp">#define EMAC_MMC_TIRQE          0xFFC03090       </span><span class="cm">/* MMC TX Interrupt Enables Register                    */</span><span class="cp"></span>

<span class="cp">#define EMAC_RXC_OK             0xFFC03100       </span><span class="cm">/* RX Frame Successful Count                            */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_FCS            0xFFC03104       </span><span class="cm">/* RX Frame FCS Failure Count                           */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_ALIGN          0xFFC03108       </span><span class="cm">/* RX Alignment Error Count                             */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_OCTET          0xFFC0310C       </span><span class="cm">/* RX Octets Successfully Received Count                */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_DMAOVF         0xFFC03110       </span><span class="cm">/* Internal MAC Sublayer Error RX Frame Count           */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_UNICST         0xFFC03114       </span><span class="cm">/* Unicast RX Frame Count                               */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_MULTI          0xFFC03118       </span><span class="cm">/* Multicast RX Frame Count                             */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_BROAD          0xFFC0311C       </span><span class="cm">/* Broadcast RX Frame Count                             */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_LNERRI         0xFFC03120       </span><span class="cm">/* RX Frame In Range Error Count                        */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_LNERRO         0xFFC03124       </span><span class="cm">/* RX Frame Out Of Range Error Count                    */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_LONG           0xFFC03128       </span><span class="cm">/* RX Frame Too Long Count                              */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_MACCTL         0xFFC0312C       </span><span class="cm">/* MAC Control RX Frame Count                           */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_OPCODE         0xFFC03130       </span><span class="cm">/* Unsupported Op-Code RX Frame Count                   */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_PAUSE          0xFFC03134       </span><span class="cm">/* MAC Control Pause RX Frame Count                     */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_ALLFRM         0xFFC03138       </span><span class="cm">/* Overall RX Frame Count                               */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_ALLOCT         0xFFC0313C       </span><span class="cm">/* Overall RX Octet Count                               */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_TYPED          0xFFC03140       </span><span class="cm">/* Type/Length Consistent RX Frame Count                */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_SHORT          0xFFC03144       </span><span class="cm">/* RX Frame Fragment Count - Byte Count x &lt; 64          */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_EQ64           0xFFC03148       </span><span class="cm">/* Good RX Frame Count - Byte Count x = 64              */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_LT128          0xFFC0314C       </span><span class="cm">/* Good RX Frame Count - Byte Count  64 &lt; x &lt; 128       */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_LT256          0xFFC03150       </span><span class="cm">/* Good RX Frame Count - Byte Count 128 &lt;= x &lt; 256      */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_LT512          0xFFC03154       </span><span class="cm">/* Good RX Frame Count - Byte Count 256 &lt;= x &lt; 512      */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_LT1024         0xFFC03158       </span><span class="cm">/* Good RX Frame Count - Byte Count 512 &lt;= x &lt; 1024     */</span><span class="cp"></span>
<span class="cp">#define EMAC_RXC_GE1024         0xFFC0315C       </span><span class="cm">/* Good RX Frame Count - Byte Count x &gt;= 1024           */</span><span class="cp"></span>

<span class="cp">#define EMAC_TXC_OK             0xFFC03180       </span><span class="cm">/* TX Frame Successful Count                             */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_1COL           0xFFC03184       </span><span class="cm">/* TX Frames Successful After Single Collision Count     */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_GT1COL         0xFFC03188       </span><span class="cm">/* TX Frames Successful After Multiple Collisions Count  */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_OCTET          0xFFC0318C       </span><span class="cm">/* TX Octets Successfully Received Count                 */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_DEFER          0xFFC03190       </span><span class="cm">/* TX Frame Delayed Due To Busy Count                    */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_LATECL         0xFFC03194       </span><span class="cm">/* Late TX Collisions Count                              */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_XS_COL         0xFFC03198       </span><span class="cm">/* TX Frame Failed Due To Excessive Collisions Count     */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_DMAUND         0xFFC0319C       </span><span class="cm">/* Internal MAC Sublayer Error TX Frame Count            */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_CRSERR         0xFFC031A0       </span><span class="cm">/* Carrier Sense Deasserted During TX Frame Count        */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_UNICST         0xFFC031A4       </span><span class="cm">/* Unicast TX Frame Count                                */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_MULTI          0xFFC031A8       </span><span class="cm">/* Multicast TX Frame Count                              */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_BROAD          0xFFC031AC       </span><span class="cm">/* Broadcast TX Frame Count                              */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_XS_DFR         0xFFC031B0       </span><span class="cm">/* TX Frames With Excessive Deferral Count               */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_MACCTL         0xFFC031B4       </span><span class="cm">/* MAC Control TX Frame Count                            */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_ALLFRM         0xFFC031B8       </span><span class="cm">/* Overall TX Frame Count                                */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_ALLOCT         0xFFC031BC       </span><span class="cm">/* Overall TX Octet Count                                */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_EQ64           0xFFC031C0       </span><span class="cm">/* Good TX Frame Count - Byte Count x = 64               */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_LT128          0xFFC031C4       </span><span class="cm">/* Good TX Frame Count - Byte Count  64 &lt; x &lt; 128        */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_LT256          0xFFC031C8       </span><span class="cm">/* Good TX Frame Count - Byte Count 128 &lt;= x &lt; 256       */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_LT512          0xFFC031CC       </span><span class="cm">/* Good TX Frame Count - Byte Count 256 &lt;= x &lt; 512       */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_LT1024         0xFFC031D0       </span><span class="cm">/* Good TX Frame Count - Byte Count 512 &lt;= x &lt; 1024      */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_GE1024         0xFFC031D4       </span><span class="cm">/* Good TX Frame Count - Byte Count x &gt;= 1024            */</span><span class="cp"></span>
<span class="cp">#define EMAC_TXC_ABORT          0xFFC031D8       </span><span class="cm">/* Total TX Frames Aborted Count                         */</span><span class="cp"></span>

<span class="cm">/* Listing for IEEE-Supported Count Registers */</span>

<span class="cp">#define FramesReceivedOK                EMAC_RXC_OK        </span><span class="cm">/* RX Frame Successful Count                            */</span><span class="cp"></span>
<span class="cp">#define FrameCheckSequenceErrors        EMAC_RXC_FCS       </span><span class="cm">/* RX Frame FCS Failure Count                           */</span><span class="cp"></span>
<span class="cp">#define AlignmentErrors                 EMAC_RXC_ALIGN     </span><span class="cm">/* RX Alignment Error Count                             */</span><span class="cp"></span>
<span class="cp">#define OctetsReceivedOK                EMAC_RXC_OCTET     </span><span class="cm">/* RX Octets Successfully Received Count                */</span><span class="cp"></span>
<span class="cp">#define FramesLostDueToIntMACRcvError   EMAC_RXC_DMAOVF    </span><span class="cm">/* Internal MAC Sublayer Error RX Frame Count           */</span><span class="cp"></span>
<span class="cp">#define UnicastFramesReceivedOK         EMAC_RXC_UNICST    </span><span class="cm">/* Unicast RX Frame Count                               */</span><span class="cp"></span>
<span class="cp">#define MulticastFramesReceivedOK       EMAC_RXC_MULTI     </span><span class="cm">/* Multicast RX Frame Count                             */</span><span class="cp"></span>
<span class="cp">#define BroadcastFramesReceivedOK       EMAC_RXC_BROAD     </span><span class="cm">/* Broadcast RX Frame Count                             */</span><span class="cp"></span>
<span class="cp">#define InRangeLengthErrors             EMAC_RXC_LNERRI    </span><span class="cm">/* RX Frame In Range Error Count                        */</span><span class="cp"></span>
<span class="cp">#define OutOfRangeLengthField           EMAC_RXC_LNERRO    </span><span class="cm">/* RX Frame Out Of Range Error Count                    */</span><span class="cp"></span>
<span class="cp">#define FrameTooLongErrors              EMAC_RXC_LONG      </span><span class="cm">/* RX Frame Too Long Count                              */</span><span class="cp"></span>
<span class="cp">#define MACControlFramesReceived        EMAC_RXC_MACCTL    </span><span class="cm">/* MAC Control RX Frame Count                           */</span><span class="cp"></span>
<span class="cp">#define UnsupportedOpcodesReceived      EMAC_RXC_OPCODE    </span><span class="cm">/* Unsupported Op-Code RX Frame Count                   */</span><span class="cp"></span>
<span class="cp">#define PAUSEMACCtrlFramesReceived      EMAC_RXC_PAUSE     </span><span class="cm">/* MAC Control Pause RX Frame Count                     */</span><span class="cp"></span>
<span class="cp">#define FramesReceivedAll               EMAC_RXC_ALLFRM    </span><span class="cm">/* Overall RX Frame Count                               */</span><span class="cp"></span>
<span class="cp">#define OctetsReceivedAll               EMAC_RXC_ALLOCT    </span><span class="cm">/* Overall RX Octet Count                               */</span><span class="cp"></span>
<span class="cp">#define TypedFramesReceived             EMAC_RXC_TYPED     </span><span class="cm">/* Type/Length Consistent RX Frame Count                */</span><span class="cp"></span>
<span class="cp">#define FramesLenLt64Received           EMAC_RXC_SHORT     </span><span class="cm">/* RX Frame Fragment Count - Byte Count x &lt; 64          */</span><span class="cp"></span>
<span class="cp">#define FramesLenEq64Received           EMAC_RXC_EQ64      </span><span class="cm">/* Good RX Frame Count - Byte Count x = 64              */</span><span class="cp"></span>
<span class="cp">#define FramesLen65_127Received         EMAC_RXC_LT128     </span><span class="cm">/* Good RX Frame Count - Byte Count  64 &lt; x &lt; 128       */</span><span class="cp"></span>
<span class="cp">#define FramesLen128_255Received        EMAC_RXC_LT256     </span><span class="cm">/* Good RX Frame Count - Byte Count 128 &lt;= x &lt; 256      */</span><span class="cp"></span>
<span class="cp">#define FramesLen256_511Received        EMAC_RXC_LT512     </span><span class="cm">/* Good RX Frame Count - Byte Count 256 &lt;= x &lt; 512      */</span><span class="cp"></span>
<span class="cp">#define FramesLen512_1023Received       EMAC_RXC_LT1024    </span><span class="cm">/* Good RX Frame Count - Byte Count 512 &lt;= x &lt; 1024     */</span><span class="cp"></span>
<span class="cp">#define FramesLen1024_MaxReceived       EMAC_RXC_GE1024    </span><span class="cm">/* Good RX Frame Count - Byte Count x &gt;= 1024           */</span><span class="cp"></span>

<span class="cp">#define FramesTransmittedOK             EMAC_TXC_OK        </span><span class="cm">/* TX Frame Successful Count                            */</span><span class="cp"></span>
<span class="cp">#define SingleCollisionFrames           EMAC_TXC_1COL      </span><span class="cm">/* TX Frames Successful After Single Collision Count    */</span><span class="cp"></span>
<span class="cp">#define MultipleCollisionFrames         EMAC_TXC_GT1COL    </span><span class="cm">/* TX Frames Successful After Multiple Collisions Count */</span><span class="cp"></span>
<span class="cp">#define OctetsTransmittedOK             EMAC_TXC_OCTET     </span><span class="cm">/* TX Octets Successfully Received Count                */</span><span class="cp"></span>
<span class="cp">#define FramesWithDeferredXmissions     EMAC_TXC_DEFER     </span><span class="cm">/* TX Frame Delayed Due To Busy Count                   */</span><span class="cp"></span>
<span class="cp">#define LateCollisions                  EMAC_TXC_LATECL    </span><span class="cm">/* Late TX Collisions Count                             */</span><span class="cp"></span>
<span class="cp">#define FramesAbortedDueToXSColls       EMAC_TXC_XS_COL    </span><span class="cm">/* TX Frame Failed Due To Excessive Collisions Count    */</span><span class="cp"></span>
<span class="cp">#define FramesLostDueToIntMacXmitError  EMAC_TXC_DMAUND    </span><span class="cm">/* Internal MAC Sublayer Error TX Frame Count           */</span><span class="cp"></span>
<span class="cp">#define CarrierSenseErrors              EMAC_TXC_CRSERR    </span><span class="cm">/* Carrier Sense Deasserted During TX Frame Count       */</span><span class="cp"></span>
<span class="cp">#define UnicastFramesXmittedOK          EMAC_TXC_UNICST    </span><span class="cm">/* Unicast TX Frame Count                               */</span><span class="cp"></span>
<span class="cp">#define MulticastFramesXmittedOK        EMAC_TXC_MULTI     </span><span class="cm">/* Multicast TX Frame Count                             */</span><span class="cp"></span>
<span class="cp">#define BroadcastFramesXmittedOK        EMAC_TXC_BROAD     </span><span class="cm">/* Broadcast TX Frame Count                             */</span><span class="cp"></span>
<span class="cp">#define FramesWithExcessiveDeferral     EMAC_TXC_XS_DFR    </span><span class="cm">/* TX Frames With Excessive Deferral Count              */</span><span class="cp"></span>
<span class="cp">#define MACControlFramesTransmitted     EMAC_TXC_MACCTL    </span><span class="cm">/* MAC Control TX Frame Count                           */</span><span class="cp"></span>
<span class="cp">#define FramesTransmittedAll            EMAC_TXC_ALLFRM    </span><span class="cm">/* Overall TX Frame Count                               */</span><span class="cp"></span>
<span class="cp">#define OctetsTransmittedAll            EMAC_TXC_ALLOCT    </span><span class="cm">/* Overall TX Octet Count                               */</span><span class="cp"></span>
<span class="cp">#define FramesLenEq64Transmitted        EMAC_TXC_EQ64      </span><span class="cm">/* Good TX Frame Count - Byte Count x = 64              */</span><span class="cp"></span>
<span class="cp">#define FramesLen65_127Transmitted      EMAC_TXC_LT128     </span><span class="cm">/* Good TX Frame Count - Byte Count  64 &lt; x &lt; 128       */</span><span class="cp"></span>
<span class="cp">#define FramesLen128_255Transmitted     EMAC_TXC_LT256     </span><span class="cm">/* Good TX Frame Count - Byte Count 128 &lt;= x &lt; 256      */</span><span class="cp"></span>
<span class="cp">#define FramesLen256_511Transmitted     EMAC_TXC_LT512     </span><span class="cm">/* Good TX Frame Count - Byte Count 256 &lt;= x &lt; 512      */</span><span class="cp"></span>
<span class="cp">#define FramesLen512_1023Transmitted    EMAC_TXC_LT1024    </span><span class="cm">/* Good TX Frame Count - Byte Count 512 &lt;= x &lt; 1024     */</span><span class="cp"></span>
<span class="cp">#define FramesLen1024_MaxTransmitted    EMAC_TXC_GE1024    </span><span class="cm">/* Good TX Frame Count - Byte Count x &gt;= 1024           */</span><span class="cp"></span>
<span class="cp">#define TxAbortedFrames                 EMAC_TXC_ABORT     </span><span class="cm">/* Total TX Frames Aborted Count                        */</span><span class="cp"></span>

<span class="cm">/***********************************************************************************</span>
<span class="cm">** System MMR Register Bits And Macros</span>
<span class="cm">**</span>
<span class="cm">** Disclaimer:	All macros are intended to make C and Assembly code more readable.</span>
<span class="cm">**				Use these macros carefully, as any that do left shifts for field</span>
<span class="cm">**				depositing will result in the lower order bits being destroyed.  Any</span>
<span class="cm">**				macro that shifts left to properly position the bit-field should be</span>
<span class="cm">**				used as part of an OR to initialize a register and NOT as a dynamic</span>
<span class="cm">**				modifier UNLESS the lower order bits are saved and ORed back in when</span>
<span class="cm">**				the macro is used.</span>
<span class="cm">*************************************************************************************/</span>

<span class="cm">/************************  ETHERNET 10/100 CONTROLLER MASKS  ************************/</span>

<span class="cm">/* EMAC_OPMODE Masks */</span>

<span class="cp">#define	RE                 0x00000001     </span><span class="cm">/* Receiver Enable                                    */</span><span class="cp"></span>
<span class="cp">#define	ASTP               0x00000002     </span><span class="cm">/* Enable Automatic Pad Stripping On RX Frames        */</span><span class="cp"></span>
<span class="cp">#define	HU                 0x00000010     </span><span class="cm">/* Hash Filter Unicast Address                        */</span><span class="cp"></span>
<span class="cp">#define	HM                 0x00000020     </span><span class="cm">/* Hash Filter Multicast Address                      */</span><span class="cp"></span>
<span class="cp">#define	PAM                0x00000040     </span><span class="cm">/* Pass-All-Multicast Mode Enable                     */</span><span class="cp"></span>
<span class="cp">#define	PR                 0x00000080     </span><span class="cm">/* Promiscuous Mode Enable                            */</span><span class="cp"></span>
<span class="cp">#define	IFE                0x00000100     </span><span class="cm">/* Inverse Filtering Enable                           */</span><span class="cp"></span>
<span class="cp">#define	DBF                0x00000200     </span><span class="cm">/* Disable Broadcast Frame Reception                  */</span><span class="cp"></span>
<span class="cp">#define	PBF                0x00000400     </span><span class="cm">/* Pass Bad Frames Enable                             */</span><span class="cp"></span>
<span class="cp">#define	PSF                0x00000800     </span><span class="cm">/* Pass Short Frames Enable                           */</span><span class="cp"></span>
<span class="cp">#define	RAF                0x00001000     </span><span class="cm">/* Receive-All Mode                                   */</span><span class="cp"></span>
<span class="cp">#define	TE                 0x00010000     </span><span class="cm">/* Transmitter Enable                                 */</span><span class="cp"></span>
<span class="cp">#define	DTXPAD             0x00020000     </span><span class="cm">/* Disable Automatic TX Padding                       */</span><span class="cp"></span>
<span class="cp">#define	DTXCRC             0x00040000     </span><span class="cm">/* Disable Automatic TX CRC Generation                */</span><span class="cp"></span>
<span class="cp">#define	DC                 0x00080000     </span><span class="cm">/* Deferral Check                                     */</span><span class="cp"></span>
<span class="cp">#define	BOLMT              0x00300000     </span><span class="cm">/* Back-Off Limit                                     */</span><span class="cp"></span>
<span class="cp">#define	BOLMT_10           0x00000000     </span><span class="cm">/*		10-bit range                            */</span><span class="cp"></span>
<span class="cp">#define	BOLMT_8            0x00100000     </span><span class="cm">/*		8-bit range                             */</span><span class="cp"></span>
<span class="cp">#define	BOLMT_4            0x00200000     </span><span class="cm">/*		4-bit range                             */</span><span class="cp"></span>
<span class="cp">#define	BOLMT_1            0x00300000     </span><span class="cm">/*		1-bit range                             */</span><span class="cp"></span>
<span class="cp">#define	DRTY               0x00400000     </span><span class="cm">/* Disable TX Retry On Collision                      */</span><span class="cp"></span>
<span class="cp">#define	LCTRE              0x00800000     </span><span class="cm">/* Enable TX Retry On Late Collision                  */</span><span class="cp"></span>
<span class="cp">#define	RMII               0x01000000     </span><span class="cm">/* RMII/MII* Mode                                     */</span><span class="cp"></span>
<span class="cp">#define	RMII_10            0x02000000     </span><span class="cm">/* Speed Select for RMII Port (10MBit/100MBit*)       */</span><span class="cp"></span>
<span class="cp">#define	FDMODE             0x04000000     </span><span class="cm">/* Duplex Mode Enable (Full/Half*)                    */</span><span class="cp"></span>
<span class="cp">#define	LB                 0x08000000     </span><span class="cm">/* Internal Loopback Enable                           */</span><span class="cp"></span>
<span class="cp">#define	DRO                0x10000000     </span><span class="cm">/* Disable Receive Own Frames (Half-Duplex Mode)      */</span><span class="cp"></span>

<span class="cm">/* EMAC_STAADD Masks */</span>

<span class="cp">#define	STABUSY            0x00000001     </span><span class="cm">/* Initiate Station Mgt Reg Access / STA Busy Stat    */</span><span class="cp"></span>
<span class="cp">#define	STAOP              0x00000002     </span><span class="cm">/* Station Management Operation Code (Write/Read*)    */</span><span class="cp"></span>
<span class="cp">#define	STADISPRE          0x00000004     </span><span class="cm">/* Disable Preamble Generation                        */</span><span class="cp"></span>
<span class="cp">#define	STAIE              0x00000008     </span><span class="cm">/* Station Mgt. Transfer Done Interrupt Enable        */</span><span class="cp"></span>
<span class="cp">#define	REGAD              0x000007C0     </span><span class="cm">/* STA Register Address                               */</span><span class="cp"></span>
<span class="cp">#define	PHYAD              0x0000F800     </span><span class="cm">/* PHY Device Address                                 */</span><span class="cp"></span>

<span class="cp">#define	SET_REGAD(x) (((x)&amp;0x1F)&lt;&lt;  6 )   </span><span class="cm">/* Set STA Register Address                           */</span><span class="cp"></span>
<span class="cp">#define	SET_PHYAD(x) (((x)&amp;0x1F)&lt;&lt; 11 )   </span><span class="cm">/* Set PHY Device Address                             */</span><span class="cp"></span>

<span class="cm">/* EMAC_STADAT Mask */</span>

<span class="cp">#define	STADATA            0x0000FFFF     </span><span class="cm">/* Station Management Data                            */</span><span class="cp"></span>

<span class="cm">/* EMAC_FLC Masks */</span>

<span class="cp">#define	FLCBUSY            0x00000001     </span><span class="cm">/* Send Flow Ctrl Frame / Flow Ctrl Busy Status       */</span><span class="cp"></span>
<span class="cp">#define	FLCE               0x00000002     </span><span class="cm">/* Flow Control Enable                                */</span><span class="cp"></span>
<span class="cp">#define	PCF                0x00000004     </span><span class="cm">/* Pass Control Frames                                */</span><span class="cp"></span>
<span class="cp">#define	BKPRSEN            0x00000008     </span><span class="cm">/* Enable Backpressure                                */</span><span class="cp"></span>
<span class="cp">#define	FLCPAUSE           0xFFFF0000     </span><span class="cm">/* Pause Time                                         */</span><span class="cp"></span>

<span class="cp">#define	SET_FLCPAUSE(x) (((x)&amp;0xFFFF)&lt;&lt; 16) </span><span class="cm">/* Set Pause Time                                   */</span><span class="cp"></span>

<span class="cm">/* EMAC_WKUP_CTL Masks */</span>

<span class="cp">#define	CAPWKFRM           0x00000001    </span><span class="cm">/* Capture Wake-Up Frames                              */</span><span class="cp"></span>
<span class="cp">#define	MPKE               0x00000002    </span><span class="cm">/* Magic Packet Enable                                 */</span><span class="cp"></span>
<span class="cp">#define	RWKE               0x00000004    </span><span class="cm">/* Remote Wake-Up Frame Enable                         */</span><span class="cp"></span>
<span class="cp">#define	GUWKE              0x00000008    </span><span class="cm">/* Global Unicast Wake Enable                          */</span><span class="cp"></span>
<span class="cp">#define	MPKS               0x00000020    </span><span class="cm">/* Magic Packet Received Status                        */</span><span class="cp"></span>
<span class="cp">#define	RWKS               0x00000F00    </span><span class="cm">/* Wake-Up Frame Received Status, Filters 3:0          */</span><span class="cp"></span>

<span class="cm">/* EMAC_WKUP_FFCMD Masks */</span>

<span class="cp">#define	WF0_E              0x00000001    </span><span class="cm">/* Enable Wake-Up Filter 0                              */</span><span class="cp"></span>
<span class="cp">#define	WF0_T              0x00000008    </span><span class="cm">/* Wake-Up Filter 0 Addr Type (Multicast/Unicast*)      */</span><span class="cp"></span>
<span class="cp">#define	WF1_E              0x00000100    </span><span class="cm">/* Enable Wake-Up Filter 1                              */</span><span class="cp"></span>
<span class="cp">#define	WF1_T              0x00000800    </span><span class="cm">/* Wake-Up Filter 1 Addr Type (Multicast/Unicast*)      */</span><span class="cp"></span>
<span class="cp">#define	WF2_E              0x00010000    </span><span class="cm">/* Enable Wake-Up Filter 2                              */</span><span class="cp"></span>
<span class="cp">#define	WF2_T              0x00080000    </span><span class="cm">/* Wake-Up Filter 2 Addr Type (Multicast/Unicast*)      */</span><span class="cp"></span>
<span class="cp">#define	WF3_E              0x01000000    </span><span class="cm">/* Enable Wake-Up Filter 3                              */</span><span class="cp"></span>
<span class="cp">#define	WF3_T              0x08000000    </span><span class="cm">/* Wake-Up Filter 3 Addr Type (Multicast/Unicast*)      */</span><span class="cp"></span>

<span class="cm">/* EMAC_WKUP_FFOFF Masks */</span>

<span class="cp">#define	WF0_OFF            0x000000FF    </span><span class="cm">/* Wake-Up Filter 0 Pattern Offset                      */</span><span class="cp"></span>
<span class="cp">#define	WF1_OFF            0x0000FF00    </span><span class="cm">/* Wake-Up Filter 1 Pattern Offset                      */</span><span class="cp"></span>
<span class="cp">#define	WF2_OFF            0x00FF0000    </span><span class="cm">/* Wake-Up Filter 2 Pattern Offset                      */</span><span class="cp"></span>
<span class="cp">#define	WF3_OFF            0xFF000000    </span><span class="cm">/* Wake-Up Filter 3 Pattern Offset                      */</span><span class="cp"></span>

<span class="cp">#define	SET_WF0_OFF(x) (((x)&amp;0xFF)&lt;&lt;  0 ) </span><span class="cm">/* Set Wake-Up Filter 0 Byte Offset                    */</span><span class="cp"></span>
<span class="cp">#define	SET_WF1_OFF(x) (((x)&amp;0xFF)&lt;&lt;  8 ) </span><span class="cm">/* Set Wake-Up Filter 1 Byte Offset                    */</span><span class="cp"></span>
<span class="cp">#define	SET_WF2_OFF(x) (((x)&amp;0xFF)&lt;&lt; 16 ) </span><span class="cm">/* Set Wake-Up Filter 2 Byte Offset                    */</span><span class="cp"></span>
<span class="cp">#define	SET_WF3_OFF(x) (((x)&amp;0xFF)&lt;&lt; 24 ) </span><span class="cm">/* Set Wake-Up Filter 3 Byte Offset                    */</span><span class="cp"></span>
<span class="cm">/* Set ALL Offsets */</span>
<span class="cp">#define	SET_WF_OFFS(x0,x1,x2,x3) (SET_WF0_OFF((x0))|SET_WF1_OFF((x1))|SET_WF2_OFF((x2))|SET_WF3_OFF((x3)))</span>

<span class="cm">/* EMAC_WKUP_FFCRC0 Masks */</span>

<span class="cp">#define	WF0_CRC           0x0000FFFF    </span><span class="cm">/* Wake-Up Filter 0 Pattern CRC                           */</span><span class="cp"></span>
<span class="cp">#define	WF1_CRC           0xFFFF0000    </span><span class="cm">/* Wake-Up Filter 1 Pattern CRC                           */</span><span class="cp"></span>

<span class="cp">#define	SET_WF0_CRC(x) (((x)&amp;0xFFFF)&lt;&lt;   0 ) </span><span class="cm">/* Set Wake-Up Filter 0 Target CRC                   */</span><span class="cp"></span>
<span class="cp">#define	SET_WF1_CRC(x) (((x)&amp;0xFFFF)&lt;&lt;  16 ) </span><span class="cm">/* Set Wake-Up Filter 1 Target CRC                   */</span><span class="cp"></span>

<span class="cm">/* EMAC_WKUP_FFCRC1 Masks */</span>

<span class="cp">#define	WF2_CRC           0x0000FFFF    </span><span class="cm">/* Wake-Up Filter 2 Pattern CRC                           */</span><span class="cp"></span>
<span class="cp">#define	WF3_CRC           0xFFFF0000    </span><span class="cm">/* Wake-Up Filter 3 Pattern CRC                           */</span><span class="cp"></span>

<span class="cp">#define	SET_WF2_CRC(x) (((x)&amp;0xFFFF)&lt;&lt;   0 ) </span><span class="cm">/* Set Wake-Up Filter 2 Target CRC                   */</span><span class="cp"></span>
<span class="cp">#define	SET_WF3_CRC(x) (((x)&amp;0xFFFF)&lt;&lt;  16 ) </span><span class="cm">/* Set Wake-Up Filter 3 Target CRC                   */</span><span class="cp"></span>

<span class="cm">/* EMAC_SYSCTL Masks */</span>

<span class="cp">#define	PHYIE             0x00000001    </span><span class="cm">/* PHY_INT Interrupt Enable                               */</span><span class="cp"></span>
<span class="cp">#define	RXDWA             0x00000002    </span><span class="cm">/* Receive Frame DMA Word Alignment (Odd/Even*)           */</span><span class="cp"></span>
<span class="cp">#define	RXCKS             0x00000004    </span><span class="cm">/* Enable RX Frame TCP/UDP Checksum Computation           */</span><span class="cp"></span>
<span class="cp">#define	TXDWA             0x00000010    </span><span class="cm">/* Transmit Frame DMA Word Alignment (Odd/Even*)          */</span><span class="cp"></span>
<span class="cp">#define	MDCDIV            0x00003F00    </span><span class="cm">/* SCLK:MDC Clock Divisor [MDC=SCLK/(2*(N+1))]            */</span><span class="cp"></span>

<span class="cp">#define	SET_MDCDIV(x) (((x)&amp;0x3F)&lt;&lt; 8)   </span><span class="cm">/* Set MDC Clock Divisor                                 */</span><span class="cp"></span>

<span class="cm">/* EMAC_SYSTAT Masks */</span>

<span class="cp">#define	PHYINT            0x00000001    </span><span class="cm">/* PHY_INT Interrupt Status                               */</span><span class="cp"></span>
<span class="cp">#define	MMCINT            0x00000002    </span><span class="cm">/* MMC Counter Interrupt Status                           */</span><span class="cp"></span>
<span class="cp">#define	RXFSINT           0x00000004    </span><span class="cm">/* RX Frame-Status Interrupt Status                       */</span><span class="cp"></span>
<span class="cp">#define	TXFSINT           0x00000008    </span><span class="cm">/* TX Frame-Status Interrupt Status                       */</span><span class="cp"></span>
<span class="cp">#define	WAKEDET           0x00000010    </span><span class="cm">/* Wake-Up Detected Status                                */</span><span class="cp"></span>
<span class="cp">#define	RXDMAERR          0x00000020    </span><span class="cm">/* RX DMA Direction Error Status                          */</span><span class="cp"></span>
<span class="cp">#define	TXDMAERR          0x00000040    </span><span class="cm">/* TX DMA Direction Error Status                          */</span><span class="cp"></span>
<span class="cp">#define	STMDONE           0x00000080    </span><span class="cm">/* Station Mgt. Transfer Done Interrupt Status            */</span><span class="cp"></span>

<span class="cm">/* EMAC_RX_STAT, EMAC_RX_STKY, and EMAC_RX_IRQE Masks */</span>

<span class="cp">#define	RX_FRLEN          0x000007FF    </span><span class="cm">/* Frame Length In Bytes                                  */</span><span class="cp"></span>
<span class="cp">#define	RX_COMP           0x00001000    </span><span class="cm">/* RX Frame Complete                                      */</span><span class="cp"></span>
<span class="cp">#define	RX_OK             0x00002000    </span><span class="cm">/* RX Frame Received With No Errors                       */</span><span class="cp"></span>
<span class="cp">#define	RX_LONG           0x00004000    </span><span class="cm">/* RX Frame Too Long Error                                */</span><span class="cp"></span>
<span class="cp">#define	RX_ALIGN          0x00008000    </span><span class="cm">/* RX Frame Alignment Error                               */</span><span class="cp"></span>
<span class="cp">#define	RX_CRC            0x00010000    </span><span class="cm">/* RX Frame CRC Error                                     */</span><span class="cp"></span>
<span class="cp">#define	RX_LEN            0x00020000    </span><span class="cm">/* RX Frame Length Error                                  */</span><span class="cp"></span>
<span class="cp">#define	RX_FRAG           0x00040000    </span><span class="cm">/* RX Frame Fragment Error                                */</span><span class="cp"></span>
<span class="cp">#define	RX_ADDR           0x00080000    </span><span class="cm">/* RX Frame Address Filter Failed Error                   */</span><span class="cp"></span>
<span class="cp">#define	RX_DMAO           0x00100000    </span><span class="cm">/* RX Frame DMA Overrun Error                             */</span><span class="cp"></span>
<span class="cp">#define	RX_PHY            0x00200000    </span><span class="cm">/* RX Frame PHY Error                                     */</span><span class="cp"></span>
<span class="cp">#define	RX_LATE           0x00400000    </span><span class="cm">/* RX Frame Late Collision Error                          */</span><span class="cp"></span>
<span class="cp">#define	RX_RANGE          0x00800000    </span><span class="cm">/* RX Frame Length Field Out of Range Error               */</span><span class="cp"></span>
<span class="cp">#define	RX_MULTI          0x01000000    </span><span class="cm">/* RX Multicast Frame Indicator                           */</span><span class="cp"></span>
<span class="cp">#define	RX_BROAD          0x02000000    </span><span class="cm">/* RX Broadcast Frame Indicator                           */</span><span class="cp"></span>
<span class="cp">#define	RX_CTL            0x04000000    </span><span class="cm">/* RX Control Frame Indicator                             */</span><span class="cp"></span>
<span class="cp">#define	RX_UCTL           0x08000000    </span><span class="cm">/* Unsupported RX Control Frame Indicator                 */</span><span class="cp"></span>
<span class="cp">#define	RX_TYPE           0x10000000    </span><span class="cm">/* RX Typed Frame Indicator                               */</span><span class="cp"></span>
<span class="cp">#define	RX_VLAN1          0x20000000    </span><span class="cm">/* RX VLAN1 Frame Indicator                               */</span><span class="cp"></span>
<span class="cp">#define	RX_VLAN2          0x40000000    </span><span class="cm">/* RX VLAN2 Frame Indicator                               */</span><span class="cp"></span>
<span class="cp">#define	RX_ACCEPT         0x80000000    </span><span class="cm">/* RX Frame Accepted Indicator                            */</span><span class="cp"></span>

<span class="cm">/*  EMAC_TX_STAT, EMAC_TX_STKY, and EMAC_TX_IRQE Masks  */</span>

<span class="cp">#define	TX_COMP           0x00000001    </span><span class="cm">/* TX Frame Complete                                      */</span><span class="cp"></span>
<span class="cp">#define	TX_OK             0x00000002    </span><span class="cm">/* TX Frame Sent With No Errors                           */</span><span class="cp"></span>
<span class="cp">#define	TX_ECOLL          0x00000004    </span><span class="cm">/* TX Frame Excessive Collision Error                     */</span><span class="cp"></span>
<span class="cp">#define	TX_LATE           0x00000008    </span><span class="cm">/* TX Frame Late Collision Error                          */</span><span class="cp"></span>
<span class="cp">#define	TX_DMAU           0x00000010    </span><span class="cm">/* TX Frame DMA Underrun Error (STAT)                     */</span><span class="cp"></span>
<span class="cp">#define	TX_MACE           0x00000010    </span><span class="cm">/* Internal MAC Error Detected (STKY and IRQE)            */</span><span class="cp"></span>
<span class="cp">#define	TX_EDEFER         0x00000020    </span><span class="cm">/* TX Frame Excessive Deferral Error                      */</span><span class="cp"></span>
<span class="cp">#define	TX_BROAD          0x00000040    </span><span class="cm">/* TX Broadcast Frame Indicator                           */</span><span class="cp"></span>
<span class="cp">#define	TX_MULTI          0x00000080    </span><span class="cm">/* TX Multicast Frame Indicator                           */</span><span class="cp"></span>
<span class="cp">#define	TX_CCNT           0x00000F00    </span><span class="cm">/* TX Frame Collision Count                               */</span><span class="cp"></span>
<span class="cp">#define	TX_DEFER          0x00001000    </span><span class="cm">/* TX Frame Deferred Indicator                            */</span><span class="cp"></span>
<span class="cp">#define	TX_CRS            0x00002000    </span><span class="cm">/* TX Frame Carrier Sense Not Asserted Error              */</span><span class="cp"></span>
<span class="cp">#define	TX_LOSS           0x00004000    </span><span class="cm">/* TX Frame Carrier Lost During TX Error                  */</span><span class="cp"></span>
<span class="cp">#define	TX_RETRY          0x00008000    </span><span class="cm">/* TX Frame Successful After Retry                        */</span><span class="cp"></span>
<span class="cp">#define	TX_FRLEN          0x07FF0000    </span><span class="cm">/* TX Frame Length (Bytes)                                */</span><span class="cp"></span>

<span class="cm">/* EMAC_MMC_CTL Masks */</span>
<span class="cp">#define	RSTC              0x00000001    </span><span class="cm">/* Reset All Counters                                     */</span><span class="cp"></span>
<span class="cp">#define	CROLL             0x00000002    </span><span class="cm">/* Counter Roll-Over Enable                               */</span><span class="cp"></span>
<span class="cp">#define	CCOR              0x00000004    </span><span class="cm">/* Counter Clear-On-Read Mode Enable                      */</span><span class="cp"></span>
<span class="cp">#define	MMCE              0x00000008    </span><span class="cm">/* Enable MMC Counter Operation                           */</span><span class="cp"></span>

<span class="cm">/* EMAC_MMC_RIRQS and EMAC_MMC_RIRQE Masks */</span>
<span class="cp">#define	RX_OK_CNT         0x00000001    </span><span class="cm">/* RX Frames Received With No Errors                      */</span><span class="cp"></span>
<span class="cp">#define	RX_FCS_CNT        0x00000002    </span><span class="cm">/* RX Frames W/Frame Check Sequence Errors                */</span><span class="cp"></span>
<span class="cp">#define	RX_ALIGN_CNT      0x00000004    </span><span class="cm">/* RX Frames With Alignment Errors                        */</span><span class="cp"></span>
<span class="cp">#define	RX_OCTET_CNT      0x00000008    </span><span class="cm">/* RX Octets Received OK                                  */</span><span class="cp"></span>
<span class="cp">#define	RX_LOST_CNT       0x00000010    </span><span class="cm">/* RX Frames Lost Due To Internal MAC RX Error            */</span><span class="cp"></span>
<span class="cp">#define	RX_UNI_CNT        0x00000020    </span><span class="cm">/* Unicast RX Frames Received OK                          */</span><span class="cp"></span>
<span class="cp">#define	RX_MULTI_CNT      0x00000040    </span><span class="cm">/* Multicast RX Frames Received OK                        */</span><span class="cp"></span>
<span class="cp">#define	RX_BROAD_CNT      0x00000080    </span><span class="cm">/* Broadcast RX Frames Received OK                        */</span><span class="cp"></span>
<span class="cp">#define	RX_IRL_CNT        0x00000100    </span><span class="cm">/* RX Frames With In-Range Length Errors                  */</span><span class="cp"></span>
<span class="cp">#define	RX_ORL_CNT        0x00000200    </span><span class="cm">/* RX Frames With Out-Of-Range Length Errors              */</span><span class="cp"></span>
<span class="cp">#define	RX_LONG_CNT       0x00000400    </span><span class="cm">/* RX Frames With Frame Too Long Errors                   */</span><span class="cp"></span>
<span class="cp">#define	RX_MACCTL_CNT     0x00000800    </span><span class="cm">/* MAC Control RX Frames Received                         */</span><span class="cp"></span>
<span class="cp">#define	RX_OPCODE_CTL     0x00001000    </span><span class="cm">/* Unsupported Op-Code RX Frames Received                 */</span><span class="cp"></span>
<span class="cp">#define	RX_PAUSE_CNT      0x00002000    </span><span class="cm">/* PAUSEMAC Control RX Frames Received                    */</span><span class="cp"></span>
<span class="cp">#define	RX_ALLF_CNT       0x00004000    </span><span class="cm">/* All RX Frames Received                                 */</span><span class="cp"></span>
<span class="cp">#define	RX_ALLO_CNT       0x00008000    </span><span class="cm">/* All RX Octets Received                                 */</span><span class="cp"></span>
<span class="cp">#define	RX_TYPED_CNT      0x00010000    </span><span class="cm">/* Typed RX Frames Received                               */</span><span class="cp"></span>
<span class="cp">#define	RX_SHORT_CNT      0x00020000    </span><span class="cm">/* RX Frame Fragments (&lt; 64 Bytes) Received               */</span><span class="cp"></span>
<span class="cp">#define	RX_EQ64_CNT       0x00040000    </span><span class="cm">/* 64-Byte RX Frames Received                             */</span><span class="cp"></span>
<span class="cp">#define	RX_LT128_CNT      0x00080000    </span><span class="cm">/* 65-127-Byte RX Frames Received                         */</span><span class="cp"></span>
<span class="cp">#define	RX_LT256_CNT      0x00100000    </span><span class="cm">/* 128-255-Byte RX Frames Received                        */</span><span class="cp"></span>
<span class="cp">#define	RX_LT512_CNT      0x00200000    </span><span class="cm">/* 256-511-Byte RX Frames Received                        */</span><span class="cp"></span>
<span class="cp">#define	RX_LT1024_CNT     0x00400000    </span><span class="cm">/* 512-1023-Byte RX Frames Received                       */</span><span class="cp"></span>
<span class="cp">#define	RX_GE1024_CNT     0x00800000    </span><span class="cm">/* 1024-Max-Byte RX Frames Received                       */</span><span class="cp"></span>

<span class="cm">/* EMAC_MMC_TIRQS and EMAC_MMC_TIRQE Masks  */</span>

<span class="cp">#define	TX_OK_CNT         0x00000001    </span><span class="cm">/* TX Frames Sent OK                                      */</span><span class="cp"></span>
<span class="cp">#define	TX_SCOLL_CNT      0x00000002    </span><span class="cm">/* TX Frames With Single Collisions                       */</span><span class="cp"></span>
<span class="cp">#define	TX_MCOLL_CNT      0x00000004    </span><span class="cm">/* TX Frames With Multiple Collisions                     */</span><span class="cp"></span>
<span class="cp">#define	TX_OCTET_CNT      0x00000008    </span><span class="cm">/* TX Octets Sent OK                                      */</span><span class="cp"></span>
<span class="cp">#define	TX_DEFER_CNT      0x00000010    </span><span class="cm">/* TX Frames With Deferred Transmission                   */</span><span class="cp"></span>
<span class="cp">#define	TX_LATE_CNT       0x00000020    </span><span class="cm">/* TX Frames With Late Collisions                         */</span><span class="cp"></span>
<span class="cp">#define	TX_ABORTC_CNT     0x00000040    </span><span class="cm">/* TX Frames Aborted Due To Excess Collisions             */</span><span class="cp"></span>
<span class="cp">#define	TX_LOST_CNT       0x00000080    </span><span class="cm">/* TX Frames Lost Due To Internal MAC TX Error            */</span><span class="cp"></span>
<span class="cp">#define	TX_CRS_CNT        0x00000100    </span><span class="cm">/* TX Frames With Carrier Sense Errors                    */</span><span class="cp"></span>
<span class="cp">#define	TX_UNI_CNT        0x00000200    </span><span class="cm">/* Unicast TX Frames Sent                                 */</span><span class="cp"></span>
<span class="cp">#define	TX_MULTI_CNT      0x00000400    </span><span class="cm">/* Multicast TX Frames Sent                               */</span><span class="cp"></span>
<span class="cp">#define	TX_BROAD_CNT      0x00000800    </span><span class="cm">/* Broadcast TX Frames Sent                               */</span><span class="cp"></span>
<span class="cp">#define	TX_EXDEF_CTL      0x00001000    </span><span class="cm">/* TX Frames With Excessive Deferral                      */</span><span class="cp"></span>
<span class="cp">#define	TX_MACCTL_CNT     0x00002000    </span><span class="cm">/* MAC Control TX Frames Sent                             */</span><span class="cp"></span>
<span class="cp">#define	TX_ALLF_CNT       0x00004000    </span><span class="cm">/* All TX Frames Sent                                     */</span><span class="cp"></span>
<span class="cp">#define	TX_ALLO_CNT       0x00008000    </span><span class="cm">/* All TX Octets Sent                                     */</span><span class="cp"></span>
<span class="cp">#define	TX_EQ64_CNT       0x00010000    </span><span class="cm">/* 64-Byte TX Frames Sent                                 */</span><span class="cp"></span>
<span class="cp">#define	TX_LT128_CNT      0x00020000    </span><span class="cm">/* 65-127-Byte TX Frames Sent                             */</span><span class="cp"></span>
<span class="cp">#define	TX_LT256_CNT      0x00040000    </span><span class="cm">/* 128-255-Byte TX Frames Sent                            */</span><span class="cp"></span>
<span class="cp">#define	TX_LT512_CNT      0x00080000    </span><span class="cm">/* 256-511-Byte TX Frames Sent                            */</span><span class="cp"></span>
<span class="cp">#define	TX_LT1024_CNT     0x00100000    </span><span class="cm">/* 512-1023-Byte TX Frames Sent                           */</span><span class="cp"></span>
<span class="cp">#define	TX_GE1024_CNT     0x00200000    </span><span class="cm">/* 1024-Max-Byte TX Frames Sent                           */</span><span class="cp"></span>
<span class="cp">#define	TX_ABORT_CNT      0x00400000    </span><span class="cm">/* TX Frames Aborted                                      */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _DEF_BF516_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
