#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Oct 23 23:59:19 2025
# Process ID: 538918
# Current directory: /home/khyang/harvard/cs1410_lab/lab3/lab3_server
# Command line: vivado -mode batch -source test_tlc.tcl
# Log file: /home/khyang/harvard/cs1410_lab/lab3/lab3_server/vivado.log
# Journal file: /home/khyang/harvard/cs1410_lab/lab3/lab3_server/vivado.jou
# Running On: sec-academic-1.int.seas.harvard.edu, OS: Linux, CPU Frequency: 1199.842 MHz, CPU Physical cores: 26, Host memory: 539830 MB
#-----------------------------------------------------------
source test_tlc.tcl
# read_verilog source/tlc.svh source/tlc.sv source/timer.sv source/clk_divider.sv
read_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.438 ; gain = 88.992 ; free physical = 309528 ; free virtual = 346009
# synth_design -top tlc -part xc7a75tcsg324-1
Command: synth_design -top tlc -part xc7a75tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 539775
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/software/xilinx-tools-2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2406.957 ; gain = 383.703 ; free physical = 308915 ; free virtual = 345394
Synthesis current peak Physical Memory [PSS] (MB): peak = 1595.373; parent = 1476.333; children = 119.040
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3401.684; parent = 2406.961; children = 994.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tlc' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'tlc' (0#1) [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc.sv:4]
WARNING: [Synth 8-6014] Unused sequential element click_rst_prev_reg was removed.  [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc.sv:32]
WARNING: [Synth 8-6014] Unused sequential element reset_road_reg was removed.  [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc.sv:33]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2481.926 ; gain = 458.672 ; free physical = 308846 ; free virtual = 345326
Synthesis current peak Physical Memory [PSS] (MB): peak = 1595.373; parent = 1476.333; children = 119.048
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3476.652; parent = 2481.930; children = 994.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2499.738 ; gain = 476.484 ; free physical = 308912 ; free virtual = 345392
Synthesis current peak Physical Memory [PSS] (MB): peak = 1595.373; parent = 1476.333; children = 119.048
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3494.465; parent = 2499.742; children = 994.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tcsg324-1
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2507.742 ; gain = 484.488 ; free physical = 308910 ; free virtual = 345389
Synthesis current peak Physical Memory [PSS] (MB): peak = 1595.373; parent = 1476.333; children = 119.048
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3502.469; parent = 2507.746; children = 994.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2516.648 ; gain = 493.395 ; free physical = 308870 ; free virtual = 345350
Synthesis current peak Physical Memory [PSS] (MB): peak = 1595.373; parent = 1476.333; children = 119.048
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3511.375; parent = 2516.652; children = 994.723
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	  11 Input    3 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 6     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2666.820 ; gain = 643.566 ; free physical = 308763 ; free virtual = 345246
Synthesis current peak Physical Memory [PSS] (MB): peak = 1827.552; parent = 1708.546; children = 119.048
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3661.547; parent = 2666.824; children = 994.723
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2666.820 ; gain = 643.566 ; free physical = 308720 ; free virtual = 345203
Synthesis current peak Physical Memory [PSS] (MB): peak = 1830.173; parent = 1711.167; children = 119.048
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3661.547; parent = 2666.824; children = 994.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2666.820 ; gain = 643.566 ; free physical = 308659 ; free virtual = 345142
Synthesis current peak Physical Memory [PSS] (MB): peak = 1831.079; parent = 1712.073; children = 119.048
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3661.547; parent = 2666.824; children = 994.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2666.820 ; gain = 643.566 ; free physical = 308914 ; free virtual = 345397
Synthesis current peak Physical Memory [PSS] (MB): peak = 1831.314; parent = 1712.296; children = 119.048
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3661.547; parent = 2666.824; children = 994.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.820 ; gain = 643.566 ; free physical = 308922 ; free virtual = 345405
Synthesis current peak Physical Memory [PSS] (MB): peak = 1831.346; parent = 1712.327; children = 119.048
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3661.547; parent = 2666.824; children = 994.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.820 ; gain = 643.566 ; free physical = 308926 ; free virtual = 345409
Synthesis current peak Physical Memory [PSS] (MB): peak = 1831.408; parent = 1712.390; children = 119.048
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3661.547; parent = 2666.824; children = 994.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.820 ; gain = 643.566 ; free physical = 308929 ; free virtual = 345412
Synthesis current peak Physical Memory [PSS] (MB): peak = 1831.486; parent = 1712.468; children = 119.048
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3661.547; parent = 2666.824; children = 994.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.820 ; gain = 643.566 ; free physical = 308929 ; free virtual = 345412
Synthesis current peak Physical Memory [PSS] (MB): peak = 1831.502; parent = 1712.483; children = 119.048
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3661.547; parent = 2666.824; children = 994.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.820 ; gain = 643.566 ; free physical = 308928 ; free virtual = 345411
Synthesis current peak Physical Memory [PSS] (MB): peak = 1831.518; parent = 1712.499; children = 119.048
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3661.547; parent = 2666.824; children = 994.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     7|
|3     |LUT3 |     3|
|4     |LUT4 |     3|
|5     |LUT5 |    11|
|6     |LUT6 |    27|
|7     |FDRE |     7|
|8     |FDSE |     1|
|9     |IBUF |    11|
|10    |OBUF |    15|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    86|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.820 ; gain = 643.566 ; free physical = 308924 ; free virtual = 345407
Synthesis current peak Physical Memory [PSS] (MB): peak = 1831.547; parent = 1712.529; children = 119.048
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3661.547; parent = 2666.824; children = 994.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.820 ; gain = 643.566 ; free physical = 308927 ; free virtual = 345410
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.828 ; gain = 643.566 ; free physical = 308934 ; free virtual = 345417
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2669.938 ; gain = 0.000 ; free physical = 309023 ; free virtual = 345506
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.648 ; gain = 0.000 ; free physical = 308963 ; free virtual = 345446
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2b4f55f0
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2793.648 ; gain = 793.211 ; free physical = 309080 ; free virtual = 345563
# report_drc
Command: report_drc
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx-tools-2022/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Oct 23 23:59:55 2025
| Host         : sec-academic-1.int.seas.harvard.edu running 64-bit unknown
| Command      : report_drc
| Design       : tlc
| Device       : xc7a75tcsg324-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: tlc
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+----------+------------------+-----------------------------------------------------+------------+
| Rule     | Severity         | Description                                         | Violations |
+----------+------------------+-----------------------------------------------------+------------+
| NSTD-1   | Critical Warning | Unspecified I/O Standard                            | 1          |
| UCIO-1   | Critical Warning | Unconstrained Logical Port                          | 1          |
| CFGBVS-1 | Warning          | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
+----------+------------------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
NSTD-1#1 Critical Warning
Unspecified I/O Standard  
26 out of 26 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: car_ew, car_ns, click_rst, clk, clk_slow, light_ew[1:0], light_ns[1:0],
ped_sigs[3:0], rst, timer_en, timer_init[4:0], timer_load, timer_out[4:0].
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
26 out of 26 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: car_ew, car_ns, click_rst, clk, clk_slow, light_ew[1:0], light_ns[1:0],
ped_sigs[3:0], rst, timer_en, timer_init[4:0], timer_load, timer_out[4:0].
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>


report_drc completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Oct 23 23:59:55 2025...
