make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/software/libcompiler_rt'
 CC       umodsi3.o
 CC       udivsi3.o
 CC       divsi3.o
 CC       modsi3.o
 CC       comparesf2.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/compiler_rt/lib/builtins/comparesf2.c:85:1: warning: function declaration isn't a prototype [-Wstrict-prototypes]
 FNALIAS(__cmpsf2, __lesf2);
 ^
 CC       comparedf2.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/compiler_rt/lib/builtins/comparedf2.c:85:1: warning: function declaration isn't a prototype [-Wstrict-prototypes]
 FNALIAS(__cmpdf2, __ledf2);
 ^
 CC       negsf2.o
 CC       negdf2.o
 CC       addsf3.o
 CC       subsf3.o
 CC       mulsf3.o
 CC       divsf3.o
 CC       lshrdi3.o
 CC       muldi3.o
 CC       divdi3.o
 CC       ashldi3.o
 CC       ashrdi3.o
 CC       udivmoddi4.o
 CC       floatsisf.o
 CC       floatunsisf.o
 CC       fixsfsi.o
 CC       fixdfdi.o
 CC       fixunssfsi.o
 CC       fixunsdfdi.o
 CC       adddf3.o
 CC       subdf3.o
 CC       muldf3.o
 CC       divdf3.o
 CC       floatsidf.o
 CC       floatunsidf.o
 CC       floatdidf.o
 CC       fixdfsi.o
 CC       fixunsdfsi.o
 CC       clzsi2.o
 CC       ctzsi2.o
 CC       udivdi3.o
 CC       umoddi3.o
 CC       moddi3.o
 CC       ucmpdi2.o
 CC       libcompiler_rt.a
 AR       libcompiler_rt.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/software/libcompiler_rt'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/software/libbase'
 CC       crt0-or1k.o
 CC       exception.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/libbase/exception.c:28:13: warning: function declaration isn't a prototype [-Wstrict-prototypes]
 static char emerg_getc()
             ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/libbase/exception.c: In function 'emerg_getc':
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/libbase/exception.c:28:13: warning: old-style function definition [-Wold-style-definition]
 CC       libc.o
 CC       errno.o
 CC       crc16.o
 CC       crc32.o
 CC       console.o
 CC       system.o
 CC       id.o
 CC       uart.o
 CC       time.o
 CC       qsort.o
 CC       strtod.o
 CC       spiflash.o
 CC       strcasecmp.o
 CC       vsnprintf.o
 AR       libbase.a
 CC       vsnprintf-nofloat.o
 AR       libbase-nofloat.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/software/libbase'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/software/libnet'
 CC       microudp.o
 CC       tftp.o
 AR       libnet.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/software/libnet'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/software/bios'
 CC       isr.o
 CC       sdram.o
In file included from /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/bios/sdram.c:7:0:
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/software/include/generated/sdram_phy.h:21:13: warning: 'command_p2' defined but not used [-Wunused-function]
 static void command_p2(int cmd)
             ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/software/include/generated/sdram_phy.h:26:13: warning: 'command_p3' defined but not used [-Wunused-function]
 static void command_p3(int cmd)
             ^
 CC       main.o
 CC       boot-helper-or1k.o
 CC       boot.o
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
python -m litex.soc.tools.mkmscimg bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/software/bios'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/software/uip'
 CC       clock-arch.o
 CC       rtimer-arch.o
 CC       liteethmac-drv.o
 AR       libuip.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/software/uip'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/software/firmware'
 CC       bist.o
 CC       ci.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c: In function 'status_short_print':
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c:351:15: warning: unused variable 'underflows' [-Wunused-variable]
  unsigned int underflows;
               ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c: In function 'status_print':
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c:450:15: warning: unused variable 'underflows' [-Wunused-variable]
  unsigned int underflows;
               ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c: At top level:
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c:941:21: warning: 'log2' defined but not used [-Wunused-function]
 static unsigned int log2(unsigned int v)
                     ^
 CC       config.o
 CC       edid.o
 CC       encoder.o
 CC       etherbone.o
 CC       ethernet.o
 CC       fx2.o
 CC       hdmi_in0.o
 CC       hdmi_in1.o
 CC       hdmi_out0.o
 CC       hdmi_out1.o
 CC       heartbeat.o
 CC       i2c.o
 CC       isr.o
 CC       main.o
 CC       mdio.o
 CC       opsis_eeprom.o
bash /home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/version_data.sh
Updating version_data.h
Updating version_data.c
 CC       pattern.o
 CC       pll.o
 CC       processor.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/processor.c: In function 'fb_set_mode':
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/processor.c:481:15: warning: unused variable 'hdmi_out1_enabled' [-Wunused-variable]
  unsigned int hdmi_out1_enabled;
               ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/processor.c:480:15: warning: unused variable 'hdmi_out0_enabled' [-Wunused-variable]
  unsigned int hdmi_out0_enabled;
               ^
 CC       reboot.o
 CC       stdio_wrap.o
 CC       telnet.o
 CC       tofe_eeprom.o
 CC       uptime.o
 CC       version.o
 CC       version_data.o
cp /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/bios/boot-helper-or1k.S boot-helper-or1k.S
 CC       boot-helper-or1k.o
 LD       firmware.elf
chmod -x firmware.elf
 OBJCOPY  firmware.bin
chmod -x firmware.bin
python -m litex.soc.tools.mkmscimg firmware.elf
python -m litex.soc.tools.mkmscimg -f firmware.bin -o firmware.fbi
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/software/firmware'
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_lsu_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_bus_if_wb32>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_muldiv.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 39.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_muldiv>.
Parsing module <arecip_lut>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 23.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_decode>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_rnd.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 38.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_rnd>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 16.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 28.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 20.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_decode_execute_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_true_dpram_sclk.v" into library work
Parsing module <mor1kx_true_dpram_sclk>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_i2f.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 35.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_i2f>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_top.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 47.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_wb_mux_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 18.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_execute_ctrl_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v" into library work
Parsing module <mor1kx_simple_dpram_sclk>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_dmmu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_rf_cappuccino>.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" included at line 78.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_f2i.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 35.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_f2i>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_rf_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cache_lru.v" into library work
Parsing module <mor1kx_cache_lru>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_cmp.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 42.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_fcmp>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_branch_prediction>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_execute_alu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ticktimer.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ticktimer>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 14.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_store_buffer>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 37.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_tcm_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 45.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_immu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_immu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" into library work
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_wb_mux_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 28.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_avalon.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_bus_if_avalon>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" into library work
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 25: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 37: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 53: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 69: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 83: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 27.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 20.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_lsu_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_pic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cfgrs>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd" into library work
Parsing entity <rgmii_if>.
Parsing architecture <PHY_IF> of entity <rgmii_if>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11331: Port avm_d_address_o is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11418: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11427: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11488: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11529: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11666: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11697: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11725: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11756: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11784: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11815: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11843: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11874: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11902: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11933: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11961: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11992: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12020: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12051: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12079: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12110: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12138: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12169: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12197: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12228: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12256: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12287: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12315: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12346: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12374: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12405: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12433: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12464: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12492: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12523: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12551: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12582: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12610: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12636: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 77: Using initial value of netsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 90: Using initial value of netsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 109: Using initial value of netsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 122: Using initial value of netsoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 150: Using initial value of interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 156: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 258: Using initial value of phy_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 271: Using initial value of phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 272: Using initial value of phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 308: Using initial value of uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 309: Using initial value of uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 323: Using initial value of uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 356: Using initial value of uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 382: Using initial value of spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 413: Using initial value of half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 746: Using initial value of controllerinjector_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 762: Using initial value of controllerinjector_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 778: Using initial value of controllerinjector_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 794: Using initial value of controllerinjector_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 932: Using initial value of controllerinjector_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 933: Using initial value of controllerinjector_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 961: Using initial value of controllerinjector_bankmachine0_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 962: Using initial value of controllerinjector_bankmachine0_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 978: Using initial value of controllerinjector_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1026: Using initial value of controllerinjector_bankmachine1_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1027: Using initial value of controllerinjector_bankmachine1_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1043: Using initial value of controllerinjector_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1091: Using initial value of controllerinjector_bankmachine2_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1092: Using initial value of controllerinjector_bankmachine2_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1108: Using initial value of controllerinjector_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1156: Using initial value of controllerinjector_bankmachine3_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1157: Using initial value of controllerinjector_bankmachine3_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1173: Using initial value of controllerinjector_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1221: Using initial value of controllerinjector_bankmachine4_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1222: Using initial value of controllerinjector_bankmachine4_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1238: Using initial value of controllerinjector_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1286: Using initial value of controllerinjector_bankmachine5_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1287: Using initial value of controllerinjector_bankmachine5_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1303: Using initial value of controllerinjector_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1351: Using initial value of controllerinjector_bankmachine6_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1352: Using initial value of controllerinjector_bankmachine6_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1368: Using initial value of controllerinjector_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1416: Using initial value of controllerinjector_bankmachine7_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1417: Using initial value of controllerinjector_bankmachine7_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1433: Using initial value of controllerinjector_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1460: Using initial value of controllerinjector_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1461: Using initial value of controllerinjector_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1462: Using initial value of controllerinjector_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1479: Using initial value of controllerinjector_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1494: Using initial value of controllerinjector_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1495: Using initial value of controllerinjector_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1496: Using initial value of controllerinjector_nop_cas since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1497: Using initial value of controllerinjector_nop_ras since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1498: Using initial value of controllerinjector_nop_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1514: Using initial value of controllerinjector_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1517: Using initial value of controllerinjector_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1590: Using initial value of ethphy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1593: Using initial value of ethphy_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1594: Using initial value of ethphy_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1641: Using initial value of ethmac_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1656: Using initial value of ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1674: Using initial value of ethmac_preamble_checker_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1719: Using initial value of ethmac_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1754: Using initial value of ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1819: Using initial value of ethmac_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1822: Using initial value of ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 1823: Using initial value of ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 2027: Using initial value of ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 2058: Using initial value of ethmac_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 2059: Using initial value of ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 2075: Using initial value of ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 2103: Using initial value of ethmac_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 2107: Using initial value of ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 2110: Using initial value of ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 2134: Using initial value of ethmac_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 2135: Using initial value of ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 2151: Using initial value of ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 2188: Using initial value of ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 2201: Using initial value of ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 2214: Using initial value of ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 2229: Using initial value of ethmac_sram1_bus_err1 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11394: Signal <mem> in initial block is partially initialized.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3039: Assignment to opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3079: Assignment to opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3084: Assignment to opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3302: Assignment to phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3303: Assignment to phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3307: Assignment to phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3375: Assignment to uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3376: Assignment to uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3487: Assignment to half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3488: Assignment to half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3491: Assignment to half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3492: Assignment to half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3514: Assignment to dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3544: Assignment to dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3559: Assignment to dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3578: Assignment to controllerinjector_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3593: Assignment to controllerinjector_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3608: Assignment to controllerinjector_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 3623: Assignment to controllerinjector_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4034: Assignment to controllerinjector_bankmachine0_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4035: Assignment to controllerinjector_bankmachine0_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4164: Assignment to controllerinjector_bankmachine1_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4165: Assignment to controllerinjector_bankmachine1_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4294: Assignment to controllerinjector_bankmachine2_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4295: Assignment to controllerinjector_bankmachine2_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4424: Assignment to controllerinjector_bankmachine3_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4425: Assignment to controllerinjector_bankmachine3_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4554: Assignment to controllerinjector_bankmachine4_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4555: Assignment to controllerinjector_bankmachine4_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4684: Assignment to controllerinjector_bankmachine5_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4685: Assignment to controllerinjector_bankmachine5_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4814: Assignment to controllerinjector_bankmachine6_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4815: Assignment to controllerinjector_bankmachine6_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4944: Assignment to controllerinjector_bankmachine7_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 4945: Assignment to controllerinjector_bankmachine7_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5081: Assignment to controllerinjector_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5118: Assignment to controllerinjector_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5303: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5304: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5308: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5309: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5313: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5314: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5318: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5319: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5323: Assignment to roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5324: Assignment to roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5328: Assignment to roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5329: Assignment to roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5333: Assignment to roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5334: Assignment to roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5338: Assignment to roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5339: Assignment to roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5406: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5407: Assignment to word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5474: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5478: Assignment to port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5768: Assignment to ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5901: Assignment to ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5947: Assignment to ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5948: Assignment to ethmac_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 5949: Assignment to ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6119: Assignment to ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6253: Assignment to ethmac_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6257: Assignment to ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6288: Assignment to ethphy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6289: Assignment to ethphy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6291: Assignment to ethphy_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6292: Assignment to ethphy_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6294: Assignment to ethphy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6344: Assignment to ethmac_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6387: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6390: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6394: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6397: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6422: Assignment to ethmac_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6423: Assignment to ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6538: Assignment to ethmac_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6539: Assignment to ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6625: Assignment to ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6626: Assignment to ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6628: Assignment to ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6629: Assignment to ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6630: Assignment to ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6632: Assignment to ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6633: Assignment to ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6635: Assignment to ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6636: Assignment to ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6637: Assignment to ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6643: Assignment to ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6644: Assignment to ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6650: Assignment to ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6651: Assignment to ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6665: Assignment to interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6666: Assignment to interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6670: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6697: Assignment to netsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6698: Assignment to netsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6700: Assignment to netsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6701: Assignment to netsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6702: Assignment to netsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6708: Assignment to netsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6709: Assignment to netsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6712: Assignment to netsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6715: Assignment to netsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6716: Assignment to netsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6718: Assignment to spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6719: Assignment to spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6721: Assignment to spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6722: Assignment to spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6723: Assignment to spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6748: Assignment to netsoc_csrbank0_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6749: Assignment to netsoc_csrbank0_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6750: Assignment to netsoc_csrbank0_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6751: Assignment to netsoc_csrbank0_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6752: Assignment to netsoc_csrbank0_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6753: Assignment to netsoc_csrbank0_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6754: Assignment to netsoc_csrbank0_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6755: Assignment to netsoc_csrbank0_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6756: Assignment to netsoc_csrbank0_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6757: Assignment to netsoc_csrbank0_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6758: Assignment to ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6759: Assignment to ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6764: Assignment to ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6766: Assignment to netsoc_csrbank0_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6767: Assignment to netsoc_csrbank0_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6774: Assignment to ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6775: Assignment to ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6780: Assignment to netsoc_csrbank0_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6781: Assignment to netsoc_csrbank0_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6803: Assignment to netsoc_csrbank1_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6804: Assignment to netsoc_csrbank1_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6811: Assignment to netsoc_csrbank2_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6812: Assignment to netsoc_csrbank2_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6819: Assignment to netsoc_csrbank3_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6820: Assignment to netsoc_csrbank3_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6821: Assignment to netsoc_csrbank3_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6822: Assignment to netsoc_csrbank3_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6823: Assignment to netsoc_csrbank3_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6824: Assignment to netsoc_csrbank3_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6825: Assignment to netsoc_csrbank3_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6826: Assignment to netsoc_csrbank3_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6827: Assignment to netsoc_csrbank3_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6828: Assignment to netsoc_csrbank3_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6829: Assignment to netsoc_csrbank3_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6830: Assignment to netsoc_csrbank3_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6831: Assignment to netsoc_csrbank3_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6832: Assignment to netsoc_csrbank3_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6833: Assignment to netsoc_csrbank3_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6834: Assignment to netsoc_csrbank3_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6835: Assignment to netsoc_csrbank3_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6836: Assignment to netsoc_csrbank3_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6837: Assignment to netsoc_csrbank3_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6838: Assignment to netsoc_csrbank3_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6839: Assignment to netsoc_csrbank3_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6840: Assignment to netsoc_csrbank3_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6841: Assignment to netsoc_csrbank3_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6842: Assignment to netsoc_csrbank3_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6843: Assignment to netsoc_csrbank3_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6844: Assignment to netsoc_csrbank3_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6845: Assignment to netsoc_csrbank3_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6846: Assignment to netsoc_csrbank3_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6847: Assignment to netsoc_csrbank3_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6848: Assignment to netsoc_csrbank3_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6849: Assignment to netsoc_csrbank3_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6850: Assignment to netsoc_csrbank3_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6851: Assignment to netsoc_csrbank3_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6852: Assignment to netsoc_csrbank3_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6853: Assignment to netsoc_csrbank3_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6854: Assignment to netsoc_csrbank3_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6855: Assignment to netsoc_csrbank3_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6856: Assignment to netsoc_csrbank3_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6857: Assignment to netsoc_csrbank3_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6858: Assignment to netsoc_csrbank3_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6859: Assignment to netsoc_csrbank3_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6860: Assignment to netsoc_csrbank3_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6861: Assignment to netsoc_csrbank3_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6862: Assignment to netsoc_csrbank3_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6863: Assignment to netsoc_csrbank3_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6864: Assignment to netsoc_csrbank3_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6865: Assignment to netsoc_csrbank3_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6866: Assignment to netsoc_csrbank3_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6867: Assignment to netsoc_csrbank3_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6868: Assignment to netsoc_csrbank3_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6869: Assignment to netsoc_csrbank3_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6870: Assignment to netsoc_csrbank3_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6871: Assignment to netsoc_csrbank3_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6872: Assignment to netsoc_csrbank3_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6873: Assignment to netsoc_csrbank3_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6874: Assignment to netsoc_csrbank3_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6875: Assignment to netsoc_csrbank3_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6876: Assignment to netsoc_csrbank3_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6877: Assignment to netsoc_csrbank3_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6878: Assignment to netsoc_csrbank3_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6879: Assignment to netsoc_csrbank3_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6880: Assignment to netsoc_csrbank3_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6881: Assignment to netsoc_csrbank3_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6882: Assignment to netsoc_csrbank3_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6883: Assignment to netsoc_csrbank3_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6884: Assignment to netsoc_csrbank3_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6885: Assignment to netsoc_csrbank3_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6886: Assignment to netsoc_csrbank3_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6887: Assignment to netsoc_csrbank3_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6888: Assignment to netsoc_csrbank3_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6889: Assignment to netsoc_csrbank3_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6890: Assignment to netsoc_csrbank3_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6891: Assignment to netsoc_csrbank3_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6892: Assignment to netsoc_csrbank3_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6893: Assignment to netsoc_csrbank3_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6894: Assignment to netsoc_csrbank3_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6895: Assignment to netsoc_csrbank3_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6896: Assignment to netsoc_csrbank3_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6897: Assignment to netsoc_csrbank3_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6898: Assignment to netsoc_csrbank3_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6899: Assignment to netsoc_csrbank3_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6900: Assignment to netsoc_csrbank3_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6901: Assignment to netsoc_csrbank3_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6902: Assignment to netsoc_csrbank3_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6903: Assignment to netsoc_csrbank3_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6904: Assignment to netsoc_csrbank3_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6905: Assignment to netsoc_csrbank3_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6906: Assignment to netsoc_csrbank3_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6954: Assignment to netsoc_csrbank4_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6955: Assignment to netsoc_csrbank4_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 6984: Assignment to controllerinjector_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7000: Assignment to netsoc_csrbank5_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7001: Assignment to netsoc_csrbank5_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7002: Assignment to netsoc_csrbank5_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7003: Assignment to netsoc_csrbank5_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7004: Assignment to netsoc_csrbank5_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7005: Assignment to netsoc_csrbank5_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7006: Assignment to netsoc_csrbank5_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7007: Assignment to netsoc_csrbank5_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7010: Assignment to controllerinjector_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7026: Assignment to netsoc_csrbank5_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7027: Assignment to netsoc_csrbank5_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7028: Assignment to netsoc_csrbank5_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7029: Assignment to netsoc_csrbank5_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7030: Assignment to netsoc_csrbank5_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7031: Assignment to netsoc_csrbank5_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7032: Assignment to netsoc_csrbank5_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7033: Assignment to netsoc_csrbank5_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7036: Assignment to controllerinjector_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7052: Assignment to netsoc_csrbank5_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7053: Assignment to netsoc_csrbank5_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7054: Assignment to netsoc_csrbank5_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7055: Assignment to netsoc_csrbank5_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7056: Assignment to netsoc_csrbank5_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7057: Assignment to netsoc_csrbank5_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7058: Assignment to netsoc_csrbank5_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7059: Assignment to netsoc_csrbank5_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7062: Assignment to controllerinjector_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7078: Assignment to netsoc_csrbank5_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7079: Assignment to netsoc_csrbank5_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7080: Assignment to netsoc_csrbank5_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7081: Assignment to netsoc_csrbank5_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7082: Assignment to netsoc_csrbank5_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7083: Assignment to netsoc_csrbank5_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7084: Assignment to netsoc_csrbank5_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7085: Assignment to netsoc_csrbank5_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7086: Assignment to controllerinjector_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7088: Assignment to netsoc_csrbank5_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7089: Assignment to netsoc_csrbank5_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7090: Assignment to netsoc_csrbank5_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7091: Assignment to netsoc_csrbank5_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7092: Assignment to netsoc_csrbank5_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7093: Assignment to netsoc_csrbank5_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7094: Assignment to netsoc_csrbank5_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7095: Assignment to netsoc_csrbank5_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7096: Assignment to netsoc_csrbank5_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7097: Assignment to netsoc_csrbank5_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7098: Assignment to netsoc_csrbank5_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7099: Assignment to netsoc_csrbank5_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7100: Assignment to netsoc_csrbank5_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7101: Assignment to netsoc_csrbank5_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7194: Assignment to netsoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7196: Assignment to netsoc_csrbank6_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7197: Assignment to netsoc_csrbank6_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7198: Assignment to netsoc_csrbank6_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7199: Assignment to netsoc_csrbank6_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7200: Assignment to netsoc_csrbank6_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7201: Assignment to netsoc_csrbank6_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7202: Assignment to netsoc_csrbank6_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7203: Assignment to netsoc_csrbank6_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7204: Assignment to netsoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7205: Assignment to netsoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7231: Assignment to netsoc_csrbank7_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7232: Assignment to netsoc_csrbank7_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7233: Assignment to netsoc_csrbank7_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7234: Assignment to netsoc_csrbank7_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7235: Assignment to uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 7236: Assignment to uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 8786: Assignment to ethmac_rx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 9029: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 9030: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 8995: Assignment to half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 9072: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 9073: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 9113: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 9296: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 9062: Assignment to ethmac_writer_re ignored, since the identifier is never used

Elaborating module <mor1kx(DBUS_WB_TYPE="B3_REGISTERED_FEEDBACK",FEATURE_ADDC="ENABLED",FEATURE_CMOV="ENABLED",FEATURE_DATACACHE="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_INSTRUCTIONCACHE="ENABLED",FEATURE_OVERFLOW="NONE",FEATURE_RANGE="NONE",FEATURE_SYSCALL="NONE",FEATURE_TIMER="NONE",FEATURE_TRAP="NONE",IBUS_WB_TYPE="B3_REGISTERED_FEEDBACK",OPTION_CPU0="CAPPUCCINO",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_PIC_TRIGGER="LEVEL",OPTION_RESET_PC=1'b0)>.

Elaborating module <mor1kx_bus_if_wb32(BUS_IF_TYPE="B3_REGISTERED_FEEDBACK",BURST_LENGTH=4)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v" Line 57. $display mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK

Elaborating module
<mor1kx_cpu(OPTION_OPERAND_WIDTH=32,OPTION_CPU="CAPPUCCINO",FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="NONE",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="NONE",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_PIC="ENABLED",FEATURE_TIMER="NONE",FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_SYSCALL="NONE",FEATURE_TRAP="NONE",FEATURE_RANGE="NONE",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DSX="ENABLED",FEATURE_OVERFLOW="NONE",FEATURE_CARRY_FLAG="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,OPTION_RF_ADDR_WIDTH=5,OPTION_RF_WORDS=32,OPTIO
N_RESET_PC=1'b0,FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",OPTION_SHIFTER="BARREL",FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8,FEATURE_MULTICORE="NONE",FEATURE_TRACEPORT_EXEC="NONE")>.

Elaborating module
<mor1kx_cpu_cappuccino(OPTION_OPERAND_WIDTH=32,FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="NONE",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="NONE",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_PIC="ENABLED",FEATURE_TIMER="NONE",FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_MULTICORE="NONE",FEATURE_TRACEPORT_EXEC="NONE",FEATURE_SYSCALL="NONE",FEATURE_TRAP="NONE",FEATURE_RANGE="NONE",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="NONE",FEATURE_CARRY_FLAG="ENABLED",OPTIO
N_RF_ADDR_WIDTH=5,OPTION_RF_WORDS=32,OPTION_RESET_PC=1'b0,FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_MSYNC="ENABLED",FEATURE_PSYNC="NONE",FEATURE_CSYNC="NONE",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",OPTION_SHIFTER="BARREL",FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8)>.

Elaborating module <mor1kx_fetch_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="NONE",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1)>.

Elaborating module <mor1kx_icache(OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'b01010,DATA_WIDTH=32,ENABLE_BYPASS=0)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=4'b1000,DATA_WIDTH=32'b010100,ENABLE_BYPASS=0)>.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v" Line 137: Net <immu_phys_addr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v" Line 148: Net <tlb_reload_addr[31]> does not have a driver.

Elaborating module <mor1kx_decode(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,OPTION_RF_ADDR_WIDTH=5,FEATURE_SYSCALL="NONE",FEATURE_TRAP="NONE",FEATURE_RANGE="NONE",FEATURE_MAC="NONE",FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_MSYNC="ENABLED",FEATURE_PSYNC="NONE",FEATURE_CSYNC="NONE",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v" Line 296: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <mor1kx_decode_execute_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,OPTION_RF_ADDR_WIDTH=5,FEATURE_SYSCALL="NONE",FEATURE_TRAP="NONE",FEATURE_FPU="NONE",FEATURE_MULTIPLIER="THREESTAGE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" Line 669: Assignment to execute_opc_insn_o ignored, since the identifier is never used

Elaborating module <mor1kx_branch_prediction(OPTION_OPERAND_WIDTH=32)>.

Elaborating module <mor1kx_execute_alu(OPTION_OPERAND_WIDTH=32,FEATURE_OVERFLOW="NONE",FEATURE_CARRY_FLAG="ENABLED",FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",FEATURE_FPU="NONE",OPTION_SHIFTER="BARREL",CALCULATE_BRANCH_DEST="FALSE")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" Line 430: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" Line 640: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <mor1kx_lsu_cappuccino(FEATURE_DATACACHE="ENABLED",OPTION_OPERAND_WIDTH=32,OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="NONE",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8,FEATURE_ATOMIC="ENABLED")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" Line 264: Assignment to except_dtlb_miss_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" Line 272: Assignment to except_dpagefault_r ignored, since the identifier is never used

Elaborating module <mor1kx_store_buffer(DEPTH_WIDTH=8,OPTION_OPERAND_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" Line 64: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" Line 70: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=8,DATA_WIDTH=32'sb01100101,ENABLE_BYPASS=1)>.

Elaborating module <mor1kx_dcache(OPTION_OPERAND_WIDTH=32,OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE")>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'b01010,DATA_WIDTH=32,ENABLE_BYPASS=1)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=4'b1000,DATA_WIDTH=32'b010100,ENABLE_BYPASS=1'b0)>.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" Line 204: Net <snoop_way_out[0][19]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" Line 212: Net <snoop_way_hit[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" Line 168: Net <dmmu_phys_addr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" Line 177: Net <tlb_reload_addr[31]> does not have a driver.

Elaborating module <mor1kx_wb_mux_cappuccino(OPTION_OPERAND_WIDTH=32)>.

Elaborating module <mor1kx_rf_cappuccino(OPTION_OPERAND_WIDTH=32,FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,OPTION_RF_ADDR_WIDTH=5,OPTION_RF_WORDS=32,FEATURE_DEBUGUNIT="NONE")>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'sb0101,DATA_WIDTH=32,CLEAR_ON_INIT=0,ENABLE_BYPASS=0)>.

Elaborating module <mor1kx_execute_ctrl_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,FEATURE_FPU="NONE",FEATURE_MULTIPLIER="THREESTAGE")>.

Elaborating module <mor1kx_ctrl_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,FEATURE_PIC="ENABLED",FEATURE_TIMER="NONE",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,FEATURE_DMMU="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,FEATURE_IMMU="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_FPU="NONE",FEATURE_MULTICORE="NONE",FEATURE_SYSCALL="NONE",FEATURE_TRAP="NONE",FEATURE_RANGE="NONE",FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="NONE",FEATURE_CARRY_FLAG="ENABLED")>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 713: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 718: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <mor1kx_cfgrs(FEATURE_PIC="ENABLED",FEATURE_TIMER="NONE",OPTION_PIC_TRIGGER="LEVEL",FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="NONE",FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,FEATURE_DMMU="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,FEATURE_IMMU="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_FPU="NONE",FEATURE_SYSCALL="NONE",FEATURE_TRAP="NONE",FEATURE_RANGE="NONE",FEATURE_DELAYSLOT="ENABLED",FEATURE_EVBAR="ENABLED")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 995: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <mor1kx_pic(OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 1117: Assignment to spr_read ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 301: Net <pstep[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 304: Net <stepped_into_exception> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 305: Net <stepped_into_rfe> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 308: Net <stall_on_trap> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 542: Assignment to spr_bus_addr_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 543: Assignment to spr_bus_we_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 544: Assignment to spr_bus_stb_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 545: Assignment to spr_bus_dat_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 546: Assignment to spr_sr_o ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 521: Input port spr_bus_dat_dmmu_i[31] is not connected on this instance

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11461: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11464: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11559: Assignment to opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11572: Assignment to uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11586: Assignment to uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12673: Assignment to controllerinjector_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12687: Assignment to controllerinjector_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12701: Assignment to controllerinjector_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12715: Assignment to controllerinjector_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12729: Assignment to controllerinjector_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12743: Assignment to controllerinjector_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12757: Assignment to controllerinjector_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12771: Assignment to controllerinjector_bankmachine7_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module rgmii_if

Elaborating entity <rgmii_if> (architecture <PHY_IF>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12856: Assignment to ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12872: Assignment to ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12888: Assignment to ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12902: Assignment to ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12918: Assignment to ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12934: Assignment to ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 12948: Assignment to ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 13162: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 13182: Assignment to encoder_rst ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" Line 11355: Input port avm_d_readdata_i[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v".
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
WARNING:Xst:2898 - Port 'avm_d_readdata_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_readdata_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_addr_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_dat_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'multicore_coreid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'multicore_numcores_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'snoop_adr_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_d_waitrequest_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_d_readdatavalid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_waitrequest_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_readdatavalid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_stb_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_we_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_stall_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'snoop_en_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <iwbm_cti_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <iwbm_bte_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <dwbm_cti_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <dwbm_bte_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <avm_d_address_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <avm_d_byteenable_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <avm_d_burstcount_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <avm_d_writedata_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <avm_i_address_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <avm_i_byteenable_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <avm_i_burstcount_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <du_dat_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <traceport_exec_pc_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <traceport_exec_insn_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <traceport_exec_wbdata_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <traceport_exec_wbreg_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <avm_d_read_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <avm_d_write_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <avm_i_read_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <du_ack_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <du_stall_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <traceport_exec_valid_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 11355: Output port <traceport_exec_wben_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 12824: Output port <clock_speed> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 12824: Output port <link_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 12824: Output port <duplex_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 12824: Output port <crs_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 12824: Output port <col_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gateware/top.v" line 12824: Output port <rx_er_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 4096x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 512x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 512x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Register <half_rate_phy_record1_cke> equivalent to <half_rate_phy_record0_cke> has been removed
    Register <dfi_dfi_p3_rddata_valid> equivalent to <dfi_dfi_p2_rddata_valid> has been removed
    Register <half_rate_phy_record1_odt> equivalent to <half_rate_phy_record0_odt> has been removed
    Register <memadr_27> equivalent to <memadr_20> has been removed
    Register <memadr_26> equivalent to <memadr_20> has been removed
    Register <memadr_25> equivalent to <memadr_20> has been removed
    Register <memadr_24> equivalent to <memadr_20> has been removed
    Register <memadr_23> equivalent to <memadr_20> has been removed
    Register <memadr_22> equivalent to <memadr_20> has been removed
    Register <memadr_21> equivalent to <memadr_20> has been removed
    Register <half_rate_phy_record1_reset_n> equivalent to <half_rate_phy_record0_reset_n> has been removed
    Register <ethphy_rx_dv_d> equivalent to <ethphy_source_valid> has been removed
    Register <memadr_12> equivalent to <memadr_11> has been removed
    Found 1-bit register for signal <ethphy_source_valid>.
    Found 8-bit register for signal <ethphy_source_payload_data>.
    Found 4-bit register for signal <ethmac_rx_gap_checker_counter>.
    Found 1-bit register for signal <ethmac_rx_gap_checker_counter_ce>.
    Found 3-bit register for signal <ethmac_preamble_checker_cnt>.
    Found 1-bit register for signal <ethmac_preamble_checker_discard>.
    Found 2-bit register for signal <clockdomainsrenamer3_state>.
    Found 32-bit register for signal <ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <clockdomainsrenamer5_state>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_first>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <ethmac_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 8-bit register for signal <ethphy_tx_data>.
    Found 1-bit register for signal <ethphy_tx_valid>.
    Found 4-bit register for signal <ethmac_tx_gap_inserter_counter>.
    Found 1-bit register for signal <ethmac_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <ethmac_preamble_inserter_cnt>.
    Found 2-bit register for signal <clockdomainsrenamer2_state>.
    Found 2-bit register for signal <ethmac_crc32_inserter_cnt>.
    Found 32-bit register for signal <ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <clockdomainsrenamer4_state>.
    Found 16-bit register for signal <ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <clockdomainsrenamer6_state>.
    Found 1-bit register for signal <ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 11-bit register for signal <crg_por>.
    Found 1-bit register for signal <half_rate_phy_phase_sel>.
    Found 1-bit register for signal <half_rate_phy_phase_half>.
    Found 1-bit register for signal <half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <half_rate_phy_record0_odt>.
    Found 15-bit register for signal <half_rate_phy_record0_address>.
    Found 3-bit register for signal <half_rate_phy_record0_bank>.
    Found 1-bit register for signal <half_rate_phy_record0_cke>.
    Found 1-bit register for signal <half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <half_rate_phy_record1_address>.
    Found 3-bit register for signal <half_rate_phy_record1_bank>.
    Found 1-bit register for signal <half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <half_rate_phy_postamble>.
    Found 5-bit register for signal <half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <half_rate_phy_r_dfi_wrdata_en>.
    Found 1-bit register for signal <netsoc_rom_bus_ack>.
    Found 1-bit register for signal <netsoc_sram_bus_ack>.
    Found 1-bit register for signal <netsoc_interface_we>.
    Found 8-bit register for signal <netsoc_interface_dat_w>.
    Found 14-bit register for signal <netsoc_interface_adr>.
    Found 32-bit register for signal <netsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <netsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <netsoc_counter>.
    Found 32-bit register for signal <netsoc_value>.
    Found 32-bit register for signal <netsoc_value_status>.
    Found 1-bit register for signal <netsoc_zero_pending>.
    Found 1-bit register for signal <netsoc_zero_old_trigger>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 1-bit register for signal <opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <opsis_i2c_samp_count>.
    Found 1-bit register for signal <opsis_i2c_samp_carry>.
    Found 1-bit register for signal <opsis_i2c_scl_i>.
    Found 1-bit register for signal <opsis_i2c_sda_i>.
    Found 1-bit register for signal <opsis_i2c_scl_r>.
    Found 1-bit register for signal <opsis_i2c_sda_r>.
    Found 4-bit register for signal <opsis_i2c_counter>.
    Found 8-bit register for signal <opsis_i2c_din>.
    Found 1-bit register for signal <opsis_i2c_is_read>.
    Found 1-bit register for signal <opsis_i2c_data_drv>.
    Found 1-bit register for signal <opsis_i2c_data_bit>.
    Found 4-bit register for signal <opsisi2c_state>.
    Found 1-bit register for signal <phy_sink_ready>.
    Found 8-bit register for signal <phy_tx_reg>.
    Found 4-bit register for signal <phy_tx_bitcount>.
    Found 1-bit register for signal <phy_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <phy_phase_accumulator_tx>.
    Found 1-bit register for signal <phy_uart_clk_txen>.
    Found 1-bit register for signal <phy_source_valid>.
    Found 1-bit register for signal <phy_rx_r>.
    Found 1-bit register for signal <phy_rx_busy>.
    Found 4-bit register for signal <phy_rx_bitcount>.
    Found 8-bit register for signal <phy_source_payload_data>.
    Found 8-bit register for signal <phy_rx_reg>.
    Found 32-bit register for signal <phy_phase_accumulator_rx>.
    Found 1-bit register for signal <phy_uart_clk_rxen>.
    Found 1-bit register for signal <uart_tx_pending>.
    Found 1-bit register for signal <uart_tx_old_trigger>.
    Found 1-bit register for signal <uart_rx_pending>.
    Found 1-bit register for signal <uart_rx_old_trigger>.
    Found 4-bit register for signal <uart_tx_fifo_produce>.
    Found 4-bit register for signal <uart_tx_fifo_consume>.
    Found 5-bit register for signal <uart_tx_fifo_level>.
    Found 4-bit register for signal <uart_rx_fifo_produce>.
    Found 4-bit register for signal <uart_rx_fifo_consume>.
    Found 5-bit register for signal <uart_rx_fifo_level>.
    Found 1-bit register for signal <spiflash4x_clk>.
    Found 4-bit register for signal <spiflash_dqi>.
    Found 2-bit register for signal <spiflash_i1>.
    Found 32-bit register for signal <spiflash_sr>.
    Found 1-bit register for signal <spiflash_dq_oe>.
    Found 1-bit register for signal <spiflash4x_cs_n>.
    Found 1-bit register for signal <spiflash_bus_ack>.
    Found 8-bit register for signal <spiflash_counter>.
    Found 26-bit register for signal <front_panel_count>.
    Found 1-bit register for signal <phase_sys>.
    Found 32-bit register for signal <dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <controllerinjector_phaseinjector0_status>.
    Found 32-bit register for signal <controllerinjector_phaseinjector1_status>.
    Found 32-bit register for signal <controllerinjector_phaseinjector2_status>.
    Found 32-bit register for signal <controllerinjector_phaseinjector3_status>.
    Found 1-bit register for signal <controllerinjector_cmd_payload_cas>.
    Found 1-bit register for signal <controllerinjector_cmd_payload_ras>.
    Found 1-bit register for signal <controllerinjector_cmd_payload_we>.
    Found 1-bit register for signal <controllerinjector_seq_done>.
    Found 5-bit register for signal <controllerinjector_counter>.
    Found 8-bit register for signal <controllerinjector_count>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <controllerinjector_bankmachine0_has_openrow>.
    Found 14-bit register for signal <controllerinjector_bankmachine0_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_consume>.
    Found 4-bit register for signal <controllerinjector_bankmachine0_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_count>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <controllerinjector_bankmachine1_has_openrow>.
    Found 14-bit register for signal <controllerinjector_bankmachine1_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_consume>.
    Found 4-bit register for signal <controllerinjector_bankmachine1_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_count>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <controllerinjector_bankmachine2_has_openrow>.
    Found 14-bit register for signal <controllerinjector_bankmachine2_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_consume>.
    Found 4-bit register for signal <controllerinjector_bankmachine2_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_count>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <controllerinjector_bankmachine3_has_openrow>.
    Found 14-bit register for signal <controllerinjector_bankmachine3_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_consume>.
    Found 4-bit register for signal <controllerinjector_bankmachine3_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_count>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 1-bit register for signal <controllerinjector_bankmachine4_has_openrow>.
    Found 14-bit register for signal <controllerinjector_bankmachine4_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine4_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine4_consume>.
    Found 4-bit register for signal <controllerinjector_bankmachine4_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine4_count>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 1-bit register for signal <controllerinjector_bankmachine5_has_openrow>.
    Found 14-bit register for signal <controllerinjector_bankmachine5_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine5_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine5_consume>.
    Found 4-bit register for signal <controllerinjector_bankmachine5_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine5_count>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 1-bit register for signal <controllerinjector_bankmachine6_has_openrow>.
    Found 14-bit register for signal <controllerinjector_bankmachine6_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine6_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine6_consume>.
    Found 4-bit register for signal <controllerinjector_bankmachine6_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine6_count>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 1-bit register for signal <controllerinjector_bankmachine7_has_openrow>.
    Found 14-bit register for signal <controllerinjector_bankmachine7_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine7_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine7_consume>.
    Found 4-bit register for signal <controllerinjector_bankmachine7_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine7_count>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 5-bit register for signal <controllerinjector_time0>.
    Found 4-bit register for signal <controllerinjector_time1>.
    Found 3-bit register for signal <controllerinjector_choose_cmd_grant>.
    Found 3-bit register for signal <controllerinjector_choose_req_grant>.
    Found 14-bit register for signal <controllerinjector_dfi_p0_address>.
    Found 3-bit register for signal <controllerinjector_dfi_p0_bank>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_cas_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_ras_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_we_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_rddata_en>.
    Found 14-bit register for signal <controllerinjector_dfi_p1_address>.
    Found 3-bit register for signal <controllerinjector_dfi_p1_bank>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_cas_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_ras_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_we_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_rddata_en>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_wrdata_en>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_valid>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_ready>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <controllerinjector_bandwidth_counter>.
    Found 1-bit register for signal <controllerinjector_bandwidth_period>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nreads_r>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nwrites_r>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nreads>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nwrites>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nreads_status>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready0>.
    Found 1-bit register for signal <new_master_wdata_ready1>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 2-bit register for signal <adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbonebridge_state>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <ethmac_writer_counter>.
    Found 1-bit register for signal <ethmac_writer_slot>.
    Found 1-bit register for signal <ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <ethmac_writer_fifo_consume>.
    Found 2-bit register for signal <ethmac_writer_fifo_level>.
    Found 2-bit register for signal <liteethmacsramwriter_state>.
    Found 11-bit register for signal <ethmac_reader_counter>.
    Found 1-bit register for signal <ethmac_reader_done_pending>.
    Found 1-bit register for signal <ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <ethmac_reader_fifo_consume>.
    Found 2-bit register for signal <ethmac_reader_fifo_level>.
    Found 2-bit register for signal <liteethmacsramreader_state>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <ethmac_slave_sel_r>.
    Found 1-bit register for signal <netsoc_grant>.
    Found 6-bit register for signal <netsoc_slave_sel_r>.
    Found 8-bit register for signal <netsoc_interface0_dat_r>.
    Found 1-bit register for signal <ethmac_writer_storage_full>.
    Found 1-bit register for signal <ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <ethmac_reader_eventmanager_storage_full>.
    Found 8-bit register for signal <netsoc_interface1_dat_r>.
    Found 1-bit register for signal <ethphy_crg_storage_full>.
    Found 3-bit register for signal <ethphy_mdio_storage_full>.
    Found 8-bit register for signal <netsoc_interface2_dat_r>.
    Found 2-bit register for signal <front_panel_leds_storage_full>.
    Found 8-bit register for signal <netsoc_interface3_dat_r>.
    Found 8-bit register for signal <netsoc_interface4_dat_r>.
    Found 8-bit register for signal <opsis_i2c_master_storage_full>.
    Found 1-bit register for signal <opsis_i2c_fx2_reset_storage_full>.
    Found 8-bit register for signal <opsis_i2c_shift_reg_storage_full>.
    Found 2-bit register for signal <opsis_i2c_status_storage_full>.
    Found 7-bit register for signal <opsis_i2c_slave_addr_storage_full>.
    Found 1-bit register for signal <opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <opsisi2c_storage_full>.
    Found 8-bit register for signal <netsoc_interface5_dat_r>.
    Found 4-bit register for signal <controllerinjector_storage_full>.
    Found 6-bit register for signal <controllerinjector_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <controllerinjector_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <controllerinjector_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <controllerinjector_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<0>>.
    Found 6-bit register for signal <controllerinjector_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <controllerinjector_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector2_wrdata_storage_full<0>>.
    Found 6-bit register for signal <controllerinjector_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <controllerinjector_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector3_wrdata_storage_full<0>>.
    Found 8-bit register for signal <netsoc_interface6_dat_r>.
    Found 1-bit register for signal <netsoc_load_storage_full<31>>.
    Found 1-bit register for signal <netsoc_load_storage_full<30>>.
    Found 1-bit register for signal <netsoc_load_storage_full<29>>.
    Found 1-bit register for signal <netsoc_load_storage_full<28>>.
    Found 1-bit register for signal <netsoc_load_storage_full<27>>.
    Found 1-bit register for signal <netsoc_load_storage_full<26>>.
    Found 1-bit register for signal <netsoc_load_storage_full<25>>.
    Found 1-bit register for signal <netsoc_load_storage_full<24>>.
    Found 1-bit register for signal <netsoc_load_storage_full<23>>.
    Found 1-bit register for signal <netsoc_load_storage_full<22>>.
    Found 1-bit register for signal <netsoc_load_storage_full<21>>.
    Found 1-bit register for signal <netsoc_load_storage_full<20>>.
    Found 1-bit register for signal <netsoc_load_storage_full<19>>.
    Found 1-bit register for signal <netsoc_load_storage_full<18>>.
    Found 1-bit register for signal <netsoc_load_storage_full<17>>.
    Found 1-bit register for signal <netsoc_load_storage_full<16>>.
    Found 1-bit register for signal <netsoc_load_storage_full<15>>.
    Found 1-bit register for signal <netsoc_load_storage_full<14>>.
    Found 1-bit register for signal <netsoc_load_storage_full<13>>.
    Found 1-bit register for signal <netsoc_load_storage_full<12>>.
    Found 1-bit register for signal <netsoc_load_storage_full<11>>.
    Found 1-bit register for signal <netsoc_load_storage_full<10>>.
    Found 1-bit register for signal <netsoc_load_storage_full<9>>.
    Found 1-bit register for signal <netsoc_load_storage_full<8>>.
    Found 1-bit register for signal <netsoc_load_storage_full<7>>.
    Found 1-bit register for signal <netsoc_load_storage_full<6>>.
    Found 1-bit register for signal <netsoc_load_storage_full<5>>.
    Found 1-bit register for signal <netsoc_load_storage_full<4>>.
    Found 1-bit register for signal <netsoc_load_storage_full<3>>.
    Found 1-bit register for signal <netsoc_load_storage_full<2>>.
    Found 1-bit register for signal <netsoc_load_storage_full<1>>.
    Found 1-bit register for signal <netsoc_load_storage_full<0>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<31>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<30>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<29>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<28>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<27>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<26>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<25>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<24>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<23>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<22>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<21>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<20>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<19>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<18>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<17>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<16>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<15>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<14>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<13>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<12>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<11>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<10>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<9>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<8>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<7>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<6>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<5>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<4>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<3>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<2>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<1>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<0>>.
    Found 1-bit register for signal <netsoc_en_storage_full>.
    Found 1-bit register for signal <netsoc_eventmanager_storage_full>.
    Found 8-bit register for signal <netsoc_interface7_dat_r>.
    Found 2-bit register for signal <uart_storage_full>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <phase_sel>.
    Found 1-bit register for signal <phase_sys2x>.
    Found 1-bit register for signal <wr_data_en_d>.
    Found 2-bit register for signal <rddata_valid>.
    Found 32-bit register for signal <rddata0>.
    Found 32-bit register for signal <rddata1>.
    Found 1-bit register for signal <half_rate_phy_phase_sys>.
    Found 1-bit register for signal <half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <half_rate_phy_rddata_sr>.
    Found 32-bit register for signal <memdat>.
    Found 12-bit register for signal <memadr>.
    Found 9-bit register for signal <memadr_11>.
    Found 42-bit register for signal <memdat_1>.
    Found 42-bit register for signal <memdat_2>.
    Found 32-bit register for signal <memdat_3>.
    Found 32-bit register for signal <memdat_4>.
    Found 8-bit register for signal <memdat_5>.
    Found 9-bit register for signal <memadr_20>.
    Found 8-bit register for signal <memdat_6>.
    Found 8-bit register for signal <memdat_7>.
    Found 8-bit register for signal <memdat_8>.
    Found 8-bit register for signal <memdat_9>.
    Found 8-bit register for signal <memdat_10>.
    Found 8-bit register for signal <memdat_11>.
    Found 8-bit register for signal <memdat_12>.
    Found 1-bit register for signal <controllerinjector_cmd_payload_a>.
    Found finite state machine <FSM_0> for signal <clockdomainsrenamer3_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <clockdomainsrenamer5_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <clockdomainsrenamer2_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <clockdomainsrenamer4_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <controllerinjector_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <controllerinjector_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <litedramwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 57                                             |
    | Inputs             | 13                                             |
    | Outputs            | 6                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_1839_OUT> created at line 8839.
    Found 2-bit subtractor for signal <ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_1885_OUT> created at line 8931.
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_1920_OUT> created at line 8988.
    Found 32-bit subtractor for signal <netsoc_value[31]_GND_1_o_sub_1945_OUT> created at line 9095.
    Found 5-bit subtractor for signal <uart_tx_fifo_level[4]_GND_1_o_sub_2005_OUT> created at line 9261.
    Found 5-bit subtractor for signal <uart_rx_fifo_level[4]_GND_1_o_sub_2014_OUT> created at line 9276.
    Found 26-bit subtractor for signal <front_panel_count[25]_GND_1_o_sub_2038_OUT> created at line 9323.
    Found 8-bit subtractor for signal <controllerinjector_count[7]_GND_1_o_sub_2054_OUT> created at line 9379.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine0_level[3]_GND_1_o_sub_2065_OUT> created at line 9405.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine0_count[2]_GND_1_o_sub_2068_OUT> created at line 9410.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine1_level[3]_GND_1_o_sub_2079_OUT> created at line 9436.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine1_count[2]_GND_1_o_sub_2082_OUT> created at line 9441.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine2_level[3]_GND_1_o_sub_2093_OUT> created at line 9467.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine2_count[2]_GND_1_o_sub_2096_OUT> created at line 9472.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine3_level[3]_GND_1_o_sub_2107_OUT> created at line 9498.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine3_count[2]_GND_1_o_sub_2110_OUT> created at line 9503.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine4_level[3]_GND_1_o_sub_2121_OUT> created at line 9529.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine4_count[2]_GND_1_o_sub_2124_OUT> created at line 9534.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine5_level[3]_GND_1_o_sub_2135_OUT> created at line 9560.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine5_count[2]_GND_1_o_sub_2138_OUT> created at line 9565.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine6_level[3]_GND_1_o_sub_2149_OUT> created at line 9591.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine6_count[2]_GND_1_o_sub_2152_OUT> created at line 9596.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine7_level[3]_GND_1_o_sub_2163_OUT> created at line 9622.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine7_count[2]_GND_1_o_sub_2166_OUT> created at line 9627.
    Found 5-bit subtractor for signal <controllerinjector_time0[4]_GND_1_o_sub_2169_OUT> created at line 9637.
    Found 4-bit subtractor for signal <controllerinjector_time1[3]_GND_1_o_sub_2172_OUT> created at line 9644.
    Found 2-bit subtractor for signal <ethmac_writer_fifo_level[1]_GND_1_o_sub_2328_OUT> created at line 10208.
    Found 2-bit subtractor for signal <ethmac_reader_fifo_level[1]_GND_1_o_sub_2338_OUT> created at line 10237.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_912_OUT> created at line 6186.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_915_OUT> created at line 6195.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_934_OUT> created at line 6229.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_937_OUT> created at line 6238.
    Found 4-bit adder for signal <ethmac_rx_gap_checker_counter[3]_GND_1_o_add_1820_OUT> created at line 8794.
    Found 3-bit adder for signal <ethmac_preamble_checker_cnt[2]_GND_1_o_add_1823_OUT> created at line 8802.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_1829_OUT> created at line 8823.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_1833_OUT> created at line 8830.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_1836_OUT> created at line 8835.
    Found 2-bit adder for signal <ethmac_rx_converter_converter_demux[1]_GND_1_o_add_1845_OUT> created at line 8856.
    Found 4-bit adder for signal <ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_1878_OUT> created at line 8915.
    Found 3-bit adder for signal <ethmac_preamble_inserter_cnt[2]_GND_1_o_add_1881_OUT> created at line 8923.
    Found 16-bit adder for signal <ethmac_padding_inserter_counter[15]_GND_1_o_add_1889_OUT> created at line 8945.
    Found 2-bit adder for signal <ethmac_tx_converter_converter_mux[1]_GND_1_o_add_1892_OUT> created at line 8962.
    Found 1-bit adder for signal <half_rate_phy_phase_sel_PWR_1_o_add_1925_OUT<0>> created at line 8999.
    Found 1-bit adder for signal <half_rate_phy_phase_half_PWR_1_o_add_1926_OUT<0>> created at line 9001.
    Found 2-bit adder for signal <netsoc_counter[1]_GND_1_o_add_1940_OUT> created at line 9085.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_1949_OUT> created at line 9111.
    Found 4-bit adder for signal <n6978> created at line 9118.
    Found 4-bit adder for signal <opsis_i2c_counter[3]_GND_1_o_add_1956_OUT> created at line 9132.
    Found 4-bit adder for signal <phy_tx_bitcount[3]_GND_1_o_add_1970_OUT> created at line 9183.
    Found 33-bit adder for signal <n6984> created at line 9199.
    Found 4-bit adder for signal <phy_rx_bitcount[3]_GND_1_o_add_1982_OUT> created at line 9212.
    Found 33-bit adder for signal <n6988> created at line 9231.
    Found 4-bit adder for signal <uart_tx_fifo_produce[3]_GND_1_o_add_1998_OUT> created at line 9250.
    Found 4-bit adder for signal <uart_tx_fifo_consume[3]_GND_1_o_add_2000_OUT> created at line 9253.
    Found 5-bit adder for signal <uart_tx_fifo_level[4]_GND_1_o_add_2002_OUT> created at line 9257.
    Found 4-bit adder for signal <uart_rx_fifo_produce[3]_GND_1_o_add_2007_OUT> created at line 9265.
    Found 4-bit adder for signal <uart_rx_fifo_consume[3]_GND_1_o_add_2009_OUT> created at line 9268.
    Found 5-bit adder for signal <uart_rx_fifo_level[4]_GND_1_o_add_2011_OUT> created at line 9272.
    Found 2-bit adder for signal <spiflash_i1[1]_GND_1_o_add_2019_OUT> created at line 9288.
    Found 8-bit adder for signal <spiflash_counter[7]_GND_1_o_add_2032_OUT> created at line 9314.
    Found 5-bit adder for signal <controllerinjector_counter[4]_GND_1_o_add_2049_OUT> created at line 9370.
    Found 3-bit adder for signal <controllerinjector_bankmachine0_produce[2]_GND_1_o_add_2058_OUT> created at line 9394.
    Found 3-bit adder for signal <controllerinjector_bankmachine0_consume[2]_GND_1_o_add_2060_OUT> created at line 9397.
    Found 4-bit adder for signal <controllerinjector_bankmachine0_level[3]_GND_1_o_add_2062_OUT> created at line 9401.
    Found 3-bit adder for signal <controllerinjector_bankmachine1_produce[2]_GND_1_o_add_2072_OUT> created at line 9425.
    Found 3-bit adder for signal <controllerinjector_bankmachine1_consume[2]_GND_1_o_add_2074_OUT> created at line 9428.
    Found 4-bit adder for signal <controllerinjector_bankmachine1_level[3]_GND_1_o_add_2076_OUT> created at line 9432.
    Found 3-bit adder for signal <controllerinjector_bankmachine2_produce[2]_GND_1_o_add_2086_OUT> created at line 9456.
    Found 3-bit adder for signal <controllerinjector_bankmachine2_consume[2]_GND_1_o_add_2088_OUT> created at line 9459.
    Found 4-bit adder for signal <controllerinjector_bankmachine2_level[3]_GND_1_o_add_2090_OUT> created at line 9463.
    Found 3-bit adder for signal <controllerinjector_bankmachine3_produce[2]_GND_1_o_add_2100_OUT> created at line 9487.
    Found 3-bit adder for signal <controllerinjector_bankmachine3_consume[2]_GND_1_o_add_2102_OUT> created at line 9490.
    Found 4-bit adder for signal <controllerinjector_bankmachine3_level[3]_GND_1_o_add_2104_OUT> created at line 9494.
    Found 3-bit adder for signal <controllerinjector_bankmachine4_produce[2]_GND_1_o_add_2114_OUT> created at line 9518.
    Found 3-bit adder for signal <controllerinjector_bankmachine4_consume[2]_GND_1_o_add_2116_OUT> created at line 9521.
    Found 4-bit adder for signal <controllerinjector_bankmachine4_level[3]_GND_1_o_add_2118_OUT> created at line 9525.
    Found 3-bit adder for signal <controllerinjector_bankmachine5_produce[2]_GND_1_o_add_2128_OUT> created at line 9549.
    Found 3-bit adder for signal <controllerinjector_bankmachine5_consume[2]_GND_1_o_add_2130_OUT> created at line 9552.
    Found 4-bit adder for signal <controllerinjector_bankmachine5_level[3]_GND_1_o_add_2132_OUT> created at line 9556.
    Found 3-bit adder for signal <controllerinjector_bankmachine6_produce[2]_GND_1_o_add_2142_OUT> created at line 9580.
    Found 3-bit adder for signal <controllerinjector_bankmachine6_consume[2]_GND_1_o_add_2144_OUT> created at line 9583.
    Found 4-bit adder for signal <controllerinjector_bankmachine6_level[3]_GND_1_o_add_2146_OUT> created at line 9587.
    Found 3-bit adder for signal <controllerinjector_bankmachine7_produce[2]_GND_1_o_add_2156_OUT> created at line 9611.
    Found 3-bit adder for signal <controllerinjector_bankmachine7_consume[2]_GND_1_o_add_2158_OUT> created at line 9614.
    Found 4-bit adder for signal <controllerinjector_bankmachine7_level[3]_GND_1_o_add_2160_OUT> created at line 9618.
    Found 25-bit adder for signal <n7056> created at line 10152.
    Found 24-bit adder for signal <controllerinjector_bandwidth_nreads[23]_GND_1_o_add_2291_OUT> created at line 10161.
    Found 24-bit adder for signal <controllerinjector_bandwidth_nwrites[23]_GND_1_o_add_2293_OUT> created at line 10164.
    Found 32-bit adder for signal <ethmac_writer_counter[31]_GND_1_o_add_2319_OUT> created at line 10190.
    Found 1-bit adder for signal <ethmac_writer_slot_PWR_1_o_add_2322_OUT<0>> created at line 10194.
    Found 1-bit adder for signal <ethmac_writer_fifo_produce_PWR_1_o_add_2323_OUT<0>> created at line 10197.
    Found 1-bit adder for signal <ethmac_writer_fifo_consume_PWR_1_o_add_2324_OUT<0>> created at line 10200.
    Found 2-bit adder for signal <ethmac_writer_fifo_level[1]_GND_1_o_add_2325_OUT> created at line 10204.
    Found 11-bit adder for signal <ethmac_reader_counter[10]_GND_1_o_add_2330_OUT> created at line 10216.
    Found 1-bit adder for signal <ethmac_reader_fifo_produce_PWR_1_o_add_2333_OUT<0>> created at line 10226.
    Found 1-bit adder for signal <ethmac_reader_fifo_consume_PWR_1_o_add_2334_OUT<0>> created at line 10229.
    Found 2-bit adder for signal <ethmac_reader_fifo_level[1]_GND_1_o_add_2335_OUT> created at line 10233.
    Found 4-bit adder for signal <half_rate_phy_bitslip_cnt[3]_GND_1_o_add_2669_OUT> created at line 11305.
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_807_OUT>
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_checker_ref>
    Found 512x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 32-bit 4-to-1 multiplexer for signal <interface0_wb_sdram_dat_r> created at line 5387.
    Found 1-bit 3-to-1 multiplexer for signal <interface_ack> created at line 5486.
    Found 8-bit 4-to-1 multiplexer for signal <ethmac_crc32_inserter_cnt[1]_ethmac_crc32_inserter_value[7]_wide_mux_841_OUT> created at line 5837.
    Found 10-bit 4-to-1 multiplexer for signal <ethmac_tx_converter_converter_source_payload_data> created at line 6104.
    Found 1-bit 3-to-1 multiplexer for signal <ethmac_writer_counter_ce> created at line 6450.
    Found 1-bit 3-to-1 multiplexer for signal <ethmac_writer_ongoing> created at line 6450.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 7344.
    Found 14-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 7373.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 7431.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 7460.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 7518.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 7547.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 7576.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 7605.
    Found 14-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 7634.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 7692.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 7721.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 7779.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 7808.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 7837.
    Found 14-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 8298.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 8315.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 8332.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 8349.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 8366.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 8383.
    Found 14-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 8417.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 8434.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 8451.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 8468.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 8485.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed20> created at line 8502.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed21> created at line 8519.
    Found 40-bit 4-to-1 multiplexer for signal <ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_1848_OUT> created at line 8869.
    Found 8-bit 4-to-1 multiplexer for signal <netsoc_interface1_adr[1]_GND_1_o_wide_mux_2342_OUT> created at line 10352.
    Found 8-bit 8-to-1 multiplexer for signal <netsoc_interface4_adr[2]_GND_1_o_wide_mux_2350_OUT> created at line 10526.
    Found 8-bit 63-to-1 multiplexer for signal <netsoc_interface5_adr[5]_GND_1_o_wide_mux_2358_OUT> created at line 10582.
    Found 8-bit 21-to-1 multiplexer for signal <netsoc_interface6_adr[4]_GND_1_o_wide_mux_2369_OUT> created at line 10886.
    Found 8-bit 7-to-1 multiplexer for signal <netsoc_interface7_adr[2]_GND_1_o_wide_mux_2371_OUT> created at line 10976.
    Found 1-bit 8-to-1 multiplexer for signal <_n11338> created at line 9147.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 11558
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 11589
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 11589
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 11589
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 11589
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 12842
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 12951
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 12954
    Found 7-bit comparator equal for signal <opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_14_o> created at line 3115
    Found 14-bit comparator equal for signal <controllerinjector_bankmachine0_hit> created at line 4014
    Found 14-bit comparator equal for signal <controllerinjector_bankmachine1_hit> created at line 4144
    Found 14-bit comparator equal for signal <controllerinjector_bankmachine2_hit> created at line 4274
    Found 14-bit comparator equal for signal <controllerinjector_bankmachine3_hit> created at line 4404
    Found 14-bit comparator equal for signal <controllerinjector_bankmachine4_hit> created at line 4534
    Found 14-bit comparator equal for signal <controllerinjector_bankmachine5_hit> created at line 4664
    Found 14-bit comparator equal for signal <controllerinjector_bankmachine6_hit> created at line 4794
    Found 14-bit comparator equal for signal <controllerinjector_bankmachine7_hit> created at line 4924
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine0_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_535_o> created at line 5103
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine0_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_536_o> created at line 5103
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine1_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_537_o> created at line 5104
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine1_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_538_o> created at line 5104
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine2_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_539_o> created at line 5105
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine2_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_540_o> created at line 5105
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine3_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_541_o> created at line 5106
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine3_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_542_o> created at line 5106
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine4_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_543_o> created at line 5107
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine4_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_544_o> created at line 5107
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine5_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_545_o> created at line 5108
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine5_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_546_o> created at line 5108
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine6_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_547_o> created at line 5109
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine6_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_548_o> created at line 5109
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine7_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_549_o> created at line 5110
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine7_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_550_o> created at line 5110
    Found 23-bit comparator equal for signal <tag_do_tag[22]_GND_1_o_equal_759_o> created at line 5422
    Found 8-bit comparator not equal for signal <ethmac_preamble_checker_match> created at line 5709
    Found 16-bit comparator greater for signal <_n12043> created at line 5997
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[6]_ethmac_tx_cdc_consume_wdomain[6]_equal_905_o> created at line 6176
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[5]_ethmac_tx_cdc_consume_wdomain[5]_equal_906_o> created at line 6176
    Found 5-bit comparator not equal for signal <n1993> created at line 6176
    Found 7-bit comparator not equal for signal <n1996> created at line 6177
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[6]_ethmac_rx_cdc_consume_wdomain[6]_equal_927_o> created at line 6219
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[5]_ethmac_rx_cdc_consume_wdomain[5]_equal_928_o> created at line 6219
    Found 5-bit comparator not equal for signal <n2029> created at line 6219
    Found 7-bit comparator equal for signal <n2032> created at line 6220
    Found 32-bit comparator greater for signal <ethmac_writer_counter[31]_GND_1_o_LessThan_982_o> created at line 6453
    Found 11-bit comparator greater for signal <n2188> created at line 6505
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_1814_o> created at line 8773
    Found 1-bit comparator equal for signal <half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1925_o> created at line 8996
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_1949_o> created at line 9110
    Found 1-bit comparator equal for signal <phase_sys2x_phase_sys_equal_2668_o> created at line 11290
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_2725_o> created at line 11553
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_cmd_payload_a<1:3>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_cmd_payload_a<4:13>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  39 RAM(s).
	inferred  85 Adder/Subtractor(s).
	inferred 2453 D-type flip-flop(s).
	inferred  43 Comparator(s).
	inferred 1037 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred  21 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <mor1kx>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_CPU0 = "CAPPUCCINO"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "NONE"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "NONE"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "NONE"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "NONE"
        FEATURE_TRAP = "NONE"
        FEATURE_RANGE = "NONE"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "NONE"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 1'b0
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_SHIFTER = "BARREL"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
        BUS_IF_TYPE = "WISHBONE32"
        IBUS_WB_TYPE = "B3_REGISTERED_FEEDBACK"
        DBUS_WB_TYPE = "B3_REGISTERED_FEEDBACK"
WARNING:Xst:2898 - Port 'spr_bus_dat_dmmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_immu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_mac_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_pmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_pcu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_fpu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_dmmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_immu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_mac_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_pmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_pcu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_fpu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:647 - Input <avm_d_readdata_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_readdata_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_d_waitrequest_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_d_readdatavalid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_waitrequest_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_readdatavalid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_addr_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_dat_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_sr_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_we_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_stb_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <avm_d_address_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_byteenable_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_burstcount_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_writedata_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_address_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_byteenable_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_burstcount_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_read_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_write_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_read_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mor1kx> synthesized.

Synthesizing Unit <mor1kx_bus_if_wb32>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v".
        BUS_IF_TYPE = "B3_REGISTERED_FEEDBACK"
        BURST_LENGTH = 4
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbm_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mor1kx_bus_if_wb32> synthesized.

Synthesizing Unit <mor1kx_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_CPU = "CAPPUCCINO"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "NONE"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "NONE"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "NONE"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "NONE"
        FEATURE_TRAP = "NONE"
        FEATURE_RANGE = "NONE"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "NONE"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 1'b0
        OPTION_TCM_FETCHER = "DISABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        OPTION_SHIFTER = "BARREL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
WARNING:Xst:647 - Input <spr_bus_dat_dmmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_immu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_dmmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_immu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mor1kx_cpu> synthesized.

Synthesizing Unit <mor1kx_cpu_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "NONE"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "NONE"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "NONE"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "NONE"
        FEATURE_TRAP = "NONE"
        FEATURE_RANGE = "NONE"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "NONE"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 1'b0
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        OPTION_SHIFTER = "BARREL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" line 626: Output port <execute_opc_insn_o> of the instance <mor1kx_decode_execute_cappuccino> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" line 1374: Output port <ctrl_bubble_o> of the instance <mor1kx_ctrl_cappuccino> is unconnected or connected to loadless signal.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_insn_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_pc_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_valid_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    Summary:
	no macro.
Unit <mor1kx_cpu_cappuccino> synthesized.

Synthesizing Unit <mor1kx_fetch_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "NONE"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
WARNING:Xst:647 - Input <supervisor_mode_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_ctrl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <spr_bus_dat_immu_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <immu_phys_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tlb_reload_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <spr_bus_ack_immu_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <fetching_brcond>.
    Found 1-bit register for signal <fetching_mispredicted_branch>.
    Found 1-bit register for signal <ctrl_branch_exception_r>.
    Found 32-bit register for signal <pc_fetch>.
    Found 1-bit register for signal <fetch_exception_taken_o>.
    Found 1-bit register for signal <fetch_valid_o>.
    Found 32-bit register for signal <decode_insn_o>.
    Found 32-bit register for signal <pc_decode_o>.
    Found 1-bit register for signal <decode_except_ibus_err_o>.
    Found 1-bit register for signal <decode_except_itlb_miss_o>.
    Found 1-bit register for signal <decode_except_ipagefault_o>.
    Found 1-bit register for signal <nop_ack>.
    Found 1-bit register for signal <imem_err>.
    Found 1-bit register for signal <ibus_ack>.
    Found 1-bit register for signal <exception_while_tlb_reload>.
    Found 1-bit register for signal <ibus_req>.
    Found 32-bit register for signal <ibus_adr>.
    Found 3-bit register for signal <state>.
    Found 32-bit register for signal <ibus_dat>.
    Found 1-bit register for signal <ic_enable_r>.
    Found 1-bit register for signal <flush>.
    Found finite state machine <FSM_21> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <pc_fetch[31]_GND_6_o_add_6_OUT> created at line 241.
    Found 4-bit adder for signal <next_ibus_adr<3:0>> created at line 371.
    Found 1-bit 4-to-1 multiplexer for signal <_n0341> created at line 384.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_ack<0:0>> (without init value) have a constant value of 0 in block <mor1kx_fetch_cappuccino>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 173 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_fetch_cappuccino> synthesized.

Synthesizing Unit <mor1kx_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
WARNING:Xst:647 - Input <cpu_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wradr_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <spr_bus_dat_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <spr_bus_ack_o>.
    Found 4-bit register for signal <state>.
    Found 4-bit register for signal <refill_valid>.
    Found 8-bit register for signal <invalidate_adr>.
    Found 4-bit register for signal <refill_valid_r>.
    Found finite state machine <FSM_22> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 38                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <n0107> created at line 230.
    Found 1-bit 4-to-1 multiplexer for signal <refill_done> created at line 233.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_adr_match_i[3]_refill_valid_r[3]_Mux_16_o> created at line 234.
    Found 19-bit comparator equal for signal <check_way_match> created at line 203
    Found 27-bit comparator equal for signal <cpu_adr_match_i[30]_wradr_i[30]_equal_18_o> created at line 235
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_icache> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 32'b00000000000000000000000000001010
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_1> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 4'b1000
        DATA_WIDTH = 32'b00000000000000000000000000010100
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 256x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 20-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_2> synthesized.

Synthesizing Unit <mor1kx_decode>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_SYSCALL = "NONE"
        FEATURE_TRAP = "NONE"
        FEATURE_RANGE = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator greater for signal <decode_op_jbr_o> created at line 212
    Summary:
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <mor1kx_decode> synthesized.

Synthesizing Unit <mor1kx_decode_execute_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_SYSCALL = "NONE"
        FEATURE_TRAP = "NONE"
        FEATURE_DELAY_SLOT = "ENABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_FPU = "NONE"
        FEATURE_INBUILT_CHECKERS = "ENABLED"
WARNING:Xst:647 - Input <decode_op_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_except_syscall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_except_trap_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <execute_op_add_o>.
    Found 1-bit register for signal <execute_op_mul_o>.
    Found 1-bit register for signal <execute_op_mul_signed_o>.
    Found 1-bit register for signal <execute_op_mul_unsigned_o>.
    Found 1-bit register for signal <execute_op_div_o>.
    Found 1-bit register for signal <execute_op_div_signed_o>.
    Found 1-bit register for signal <execute_op_div_unsigned_o>.
    Found 1-bit register for signal <execute_op_shift_o>.
    Found 1-bit register for signal <execute_op_ffl1_o>.
    Found 1-bit register for signal <execute_op_movhi_o>.
    Found 1-bit register for signal <execute_op_msync_o>.
    Found 1-bit register for signal <execute_op_mfspr_o>.
    Found 1-bit register for signal <execute_op_mtspr_o>.
    Found 1-bit register for signal <execute_op_lsu_load_o>.
    Found 1-bit register for signal <execute_op_lsu_store_o>.
    Found 1-bit register for signal <execute_op_lsu_atomic_o>.
    Found 1-bit register for signal <execute_op_setflag_o>.
    Found 1-bit register for signal <execute_op_jbr_o>.
    Found 1-bit register for signal <execute_op_jr_o>.
    Found 1-bit register for signal <execute_op_jal_o>.
    Found 1-bit register for signal <execute_op_brcond_o>.
    Found 1-bit register for signal <execute_op_branch_o>.
    Found 1-bit register for signal <execute_op_rfe_o>.
    Found 1-bit register for signal <execute_rf_wb_o>.
    Found 5-bit register for signal <execute_rfd_adr_o>.
    Found 2-bit register for signal <execute_lsu_length_o>.
    Found 1-bit register for signal <execute_lsu_zext_o>.
    Found 16-bit register for signal <execute_imm16_o>.
    Found 32-bit register for signal <execute_immediate_o>.
    Found 1-bit register for signal <execute_immediate_sel_o>.
    Found 10-bit register for signal <execute_immjbr_upper_o>.
    Found 4-bit register for signal <execute_opc_alu_o>.
    Found 4-bit register for signal <execute_opc_alu_secondary_o>.
    Found 6-bit register for signal <execute_opc_insn_o>.
    Found 1-bit register for signal <execute_adder_do_sub_o>.
    Found 1-bit register for signal <execute_adder_do_carry_o>.
    Found 1-bit register for signal <execute_except_syscall_o>.
    Found 1-bit register for signal <execute_except_trap_o>.
    Found 1-bit register for signal <execute_except_illegal_o>.
    Found 1-bit register for signal <execute_except_ibus_err_o>.
    Found 1-bit register for signal <execute_except_itlb_miss_o>.
    Found 1-bit register for signal <execute_except_ipagefault_o>.
    Found 1-bit register for signal <execute_except_ibus_align_o>.
    Found 1-bit register for signal <decode_valid_o>.
    Found 32-bit register for signal <pc_execute_o>.
    Found 32-bit register for signal <execute_mispredict_target_o>.
    Found 1-bit register for signal <execute_predicted_flag_o>.
    Found 32-bit register for signal <execute_jal_result_o>.
    Found 1-bit register for signal <execute_bubble_o>.
    Found 1-bit register for signal <execute_op_alu_o>.
    Found 32-bit adder for signal <branch_to_imm_target> created at line 486.
    Found 32-bit adder for signal <next_pc_after_branch_insn> created at line 511.
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_ctrl_rfd_adr_i[4]_equal_42_o> created at line 477
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_ctrl_rfd_adr_i[4]_equal_43_o> created at line 478
    Found 1-bit comparator equal for signal <decode_opc_insn_i[2]_predicted_flag_i_equal_45_o> created at line 484
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_execute_rfd_adr_o[4]_equal_60_o> created at line 551
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_execute_rfd_adr_o[4]_equal_61_o> created at line 552
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  58 Multiplexer(s).
Unit <mor1kx_decode_execute_cappuccino> synthesized.

Synthesizing Unit <mor1kx_branch_prediction>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v".
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <immjbr_upper_i<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit comparator not equal for signal <n0000> created at line 45
    Summary:
	inferred   1 Comparator(s).
Unit <mor1kx_branch_prediction> synthesized.

Synthesizing Unit <mor1kx_execute_alu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v".
        OPTION_OPERAND_WIDTH = 32
        FEATURE_OVERFLOW = "NONE"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_SHIFTER = "BARREL"
        CALCULATE_BRANCH_DEST = "FALSE"
WARNING:Xst:647 - Input <imm16_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_immediate_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fpu_round_mode_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <immjbr_upper_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_rfa_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_rfb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_decode_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_ctrl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipeline_flush_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_immediate_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_mul_signed_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jbr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <threestagemultiply.mul_opb>.
    Found 32-bit register for signal <threestagemultiply.mul_result1>.
    Found 32-bit register for signal <threestagemultiply.mul_result2>.
    Found 3-bit register for signal <threestagemultiply.mul_valid_shr>.
    Found 1-bit register for signal <div_done>.
    Found 6-bit register for signal <div_count>.
    Found 32-bit register for signal <div_n>.
    Found 32-bit register for signal <div_d>.
    Found 32-bit register for signal <div_r>.
    Found 1-bit register for signal <div_neg>.
    Found 1-bit register for signal <div_by_zero_r>.
    Found 32-bit register for signal <threestagemultiply.mul_opa>.
    Found 33-bit subtractor for signal <div_sub> created at line 416.
    Found 33-bit adder for signal <n0410> created at line 203.
    Found 33-bit adder for signal <n0264> created at line 203.
    Found 32-bit adder for signal <rfa_i[31]_GND_13_o_add_38_OUT> created at line 451.
    Found 32-bit adder for signal <rfb_i[31]_GND_13_o_add_41_OUT> created at line 454.
    Found 32-bit adder for signal <div_n[31]_GND_13_o_add_55_OUT> created at line 469.
    Found 6-bit subtractor for signal <GND_13_o_GND_13_o_sub_30_OUT<5:0>> created at line 430.
    Found 32x32-bit multiplier for signal <n0292> created at line 236.
    Found 64-bit shifter logical right for signal <n0285> created at line 640
    Found 1-bit 13-to-1 multiplexer for signal <flag_set> created at line 714.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<0>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<1>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<2>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<3>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<4>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<5>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<6>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<7>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<8>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<9>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<10>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<11>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<12>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<13>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<14>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<15>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<16>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<17>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<18>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<19>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<20>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<21>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<22>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<23>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<24>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<25>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<26>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<27>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<28>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<29>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<30>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<31>> created at line 766.
    Found 1-bit comparator equal for signal <a[31]_b_mux[31]_equal_10_o> created at line 210
    Found 32-bit comparator equal for signal <a_eq_b> created at line 599
    Found 1-bit comparator equal for signal <adder_result_sign_adder_signed_overflow_equal_127_o> created at line 601
    Summary:
	inferred   1 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred 236 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred 120 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <mor1kx_execute_alu> synthesized.

Synthesizing Unit <mor1kx_lsu_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v".
        FEATURE_DATACACHE = "ENABLED"
        OPTION_OPERAND_WIDTH = 32
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "NONE"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_ATOMIC = "ENABLED"
WARNING:Xst:647 - Input <decode_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <supervisor_mode_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_en_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" line 730: Output port <cpu_err_o> of the instance <dcache_gen.mor1kx_dcache> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <spr_bus_dat_dmmu_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dmmu_phys_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tlb_reload_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <spr_bus_ack_dmmu_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <except_dbus>.
    Found 1-bit register for signal <store_buffer_err_o>.
    Found 1-bit register for signal <dc_refill_r>.
    Found 1-bit register for signal <dbus_err>.
    Found 1-bit register for signal <dbus_ack>.
    Found 1-bit register for signal <write_done>.
    Found 1-bit register for signal <tlb_reload_done>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <dbus_req_o>.
    Found 32-bit register for signal <dbus_adr>.
    Found 1-bit register for signal <dbus_we>.
    Found 4-bit register for signal <dbus_bsel_o>.
    Found 32-bit register for signal <dbus_dat>.
    Found 1-bit register for signal <dbus_atomic>.
    Found 1-bit register for signal <last_write>.
    Found 1-bit register for signal <atomic_reserve>.
    Found 32-bit register for signal <atomic_addr>.
    Found 1-bit register for signal <atomic_gen.atomic_flag_set>.
    Found 1-bit register for signal <atomic_gen.atomic_flag_clear>.
    Found 1-bit register for signal <store_buffer_write_pending>.
    Found 1-bit register for signal <dc_enable_r>.
    Found 1-bit register for signal <access_done>.
    Found finite state machine <FSM_23> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 34                                             |
    | Inputs             | 22                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <next_dbus_adr<3:0>> created at line 389.
    Found 4-bit 3-to-1 multiplexer for signal <dbus_bsel> created at line 290.
    Found 32-bit 4-to-1 multiplexer for signal <dbus_dat_aligned> created at line 316.
    Found 1-bit 7-to-1 multiplexer for signal <state[2]_dbus_req_o_Mux_67_o> created at line 402.
    Found 32-bit 7-to-1 multiplexer for signal <state[2]_dbus_adr[31]_wide_mux_68_OUT> created at line 402.
    Found 32-bit 4-to-1 multiplexer for signal <_n0515> created at line 117.
    Found 32-bit comparator equal for signal <store_buffer_wadr[31]_atomic_addr[31]_equal_88_o> created at line 537
    Found 32-bit comparator equal for signal <dbus_adr[31]_atomic_addr[31]_equal_94_o> created at line 548
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_ack<0:0>> (without init value) have a constant value of 0 in block <mor1kx_lsu_cappuccino>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 116 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  70 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_lsu_cappuccino> synthesized.

Synthesizing Unit <mor1kx_store_buffer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v".
        DEPTH_WIDTH = 8
        OPTION_OPERAND_WIDTH = 32
    Found 9-bit register for signal <read_pointer>.
    Found 9-bit register for signal <write_pointer>.
    Found 9-bit adder for signal <write_pointer[8]_GND_17_o_add_6_OUT> created at line 64.
    Found 9-bit adder for signal <read_pointer[8]_GND_17_o_add_11_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0002> created at line 56
    Found 8-bit comparator equal for signal <write_pointer[7]_read_pointer[7]_equal_4_o> created at line 57
    Found 9-bit comparator equal for signal <empty_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <mor1kx_store_buffer> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 8
        DATA_WIDTH = 101
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1
    Found 256x101-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <bypass_gen.bypass>.
    Found 101-bit register for signal <rdata>.
    Found 101-bit register for signal <bypass_gen.din_r>.
    Found 8-bit comparator equal for signal <waddr[7]_raddr[7]_equal_6_o> created at line 56
    Summary:
	inferred   1 RAM(s).
	inferred 203 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mor1kx_simple_dpram_sclk_3> synthesized.

Synthesizing Unit <mor1kx_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
WARNING:Xst:647 - Input <cpu_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wradr_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_adr_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <spr_bus_dat_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <snoop_way_out<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <snoop_way_hit> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cpu_err_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <write_pending>.
    Found 4-bit register for signal <refill_valid_r>.
    Found 8-bit register for signal <invalidate_adr>.
    Found 4-bit register for signal <refill_valid>.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_24> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 53                                             |
    | Inputs             | 17                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <n0210> created at line 285.
    Found 1-bit 4-to-1 multiplexer for signal <refill_done> created at line 288.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_adr_match_i[3]_refill_valid_r[3]_Mux_15_o> created at line 289.
    Found 19-bit comparator equal for signal <check_way_match> created at line 244
    Found 27-bit comparator equal for signal <cpu_adr_match_i[30]_wradr_i[30]_equal_17_o> created at line 290
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  56 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_dcache> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 32'b00000000000000000000000000001010
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <bypass_gen.bypass>.
    Found 32-bit register for signal <rdata>.
    Found 32-bit register for signal <bypass_gen.din_r>.
    Found 10-bit comparator equal for signal <waddr[9]_raddr[9]_equal_6_o> created at line 56
    Summary:
	inferred   1 RAM(s).
	inferred  65 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mor1kx_simple_dpram_sclk_4> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_5>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 4'b1000
        DATA_WIDTH = 32'b00000000000000000000000000010100
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1'b0
    Found 256x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 20-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_5> synthesized.

Synthesizing Unit <mor1kx_wb_mux_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_op_mul>.
    Found 32-bit register for signal <rf_result>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <mor1kx_wb_mux_cappuccino> synthesized.

Synthesizing Unit <mor1kx_rf_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v".
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        FEATURE_DEBUGUNIT = "NONE"
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <spr_bus_addr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_ctrl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <execute_hazard_a>.
    Found 1-bit register for signal <execute_hazard_b>.
    Found 32-bit register for signal <execute_hazard_result_r>.
    Found 1-bit register for signal <ctrl_hazard_a>.
    Found 1-bit register for signal <ctrl_hazard_b>.
    Found 32-bit register for signal <ctrl_hazard_result_r>.
    Found 1-bit register for signal <wb_hazard_a>.
    Found 1-bit register for signal <wb_hazard_b>.
    Found 32-bit register for signal <wb_hazard_result>.
    Found 32-bit register for signal <wb_to_decode_result_a>.
    Found 1-bit register for signal <wb_to_decode_bypass_a>.
    Found 1-bit register for signal <use_last_wb_a>.
    Found 32-bit register for signal <wb_to_decode_result_b>.
    Found 1-bit register for signal <wb_to_decode_bypass_b>.
    Found 1-bit register for signal <use_last_wb_b>.
    Found 32-bit register for signal <execute_rfa>.
    Found 32-bit register for signal <execute_rfb>.
    Found 1-bit register for signal <flushing>.
    Found 5-bit comparator equal for signal <execute_rfd_adr_i[4]_decode_rfa_adr_i[4]_equal_3_o> created at line 123
    Found 5-bit comparator equal for signal <execute_rfd_adr_i[4]_decode_rfb_adr_i[4]_equal_4_o> created at line 125
    Found 5-bit comparator equal for signal <wb_rfd_adr_i[4]_fetch_rfa_adr_i[4]_equal_23_o> created at line 183
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_wb_rfd_adr_i[4]_equal_24_o> created at line 186
    Found 5-bit comparator equal for signal <ctrl_rfd_adr_i[4]_decode_rfa_adr_i[4]_equal_29_o> created at line 194
    Found 5-bit comparator equal for signal <wb_rfd_adr_i[4]_fetch_rfb_adr_i[4]_equal_33_o> created at line 211
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_wb_rfd_adr_i[4]_equal_34_o> created at line 214
    Found 5-bit comparator equal for signal <ctrl_rfd_adr_i[4]_decode_rfb_adr_i[4]_equal_39_o> created at line 222
    Summary:
	inferred 235 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <mor1kx_rf_cappuccino> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_6>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 5
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 32x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_6> synthesized.

Synthesizing Unit <mor1kx_execute_ctrl_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_FPU = "NONE"
        FEATURE_MULTIPLIER = "THREESTAGE"
WARNING:Xst:647 - Input <fpcsr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fpcsr_set_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ctrl_except_itlb_miss_o>.
    Found 1-bit register for signal <ctrl_except_ipagefault_o>.
    Found 1-bit register for signal <ctrl_except_ibus_align_o>.
    Found 1-bit register for signal <ctrl_except_illegal_o>.
    Found 1-bit register for signal <ctrl_except_syscall_o>.
    Found 1-bit register for signal <ctrl_except_trap_o>.
    Found 1-bit register for signal <ctrl_except_dbus_o>.
    Found 1-bit register for signal <ctrl_except_align_o>.
    Found 1-bit register for signal <ctrl_except_dtlb_miss_o>.
    Found 1-bit register for signal <ctrl_except_dpagefault_o>.
    Found 32-bit register for signal <ctrl_alu_result_o>.
    Found 32-bit register for signal <ctrl_lsu_adr_o>.
    Found 32-bit register for signal <ctrl_rfb_o>.
    Found 1-bit register for signal <ctrl_flag_set_o>.
    Found 1-bit register for signal <ctrl_flag_clear_o>.
    Found 1-bit register for signal <ctrl_carry_set_o>.
    Found 1-bit register for signal <ctrl_carry_clear_o>.
    Found 1-bit register for signal <ctrl_overflow_set_o>.
    Found 1-bit register for signal <ctrl_overflow_clear_o>.
    Found 32-bit register for signal <pc_ctrl_o>.
    Found 12-bit register for signal <ctrl_fpcsr_o>.
    Found 1-bit register for signal <ctrl_fpcsr_set_o>.
    Found 1-bit register for signal <ctrl_op_mfspr_o>.
    Found 1-bit register for signal <ctrl_op_mtspr_o>.
    Found 1-bit register for signal <ctrl_op_rfe_o>.
    Found 1-bit register for signal <ctrl_op_msync_o>.
    Found 1-bit register for signal <ctrl_op_lsu_load_o>.
    Found 1-bit register for signal <ctrl_op_lsu_store_o>.
    Found 1-bit register for signal <ctrl_op_lsu_atomic_o>.
    Found 2-bit register for signal <ctrl_lsu_length_o>.
    Found 1-bit register for signal <ctrl_lsu_zext_o>.
    Found 1-bit register for signal <ctrl_rf_wb_o>.
    Found 5-bit register for signal <ctrl_rfd_adr_o>.
    Found 1-bit register for signal <wb_rf_wb_o>.
    Found 5-bit register for signal <wb_rfd_adr_o>.
    Found 1-bit register for signal <ctrl_except_ibus_err_o>.
    WARNING:Xst:2404 -  FFs/Latches <ctrl_op_mul_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
Unit <mor1kx_execute_ctrl_cappuccino> synthesized.

Synthesizing Unit <mor1kx_ctrl_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        FEATURE_SYSCALL = "NONE"
        FEATURE_TRAP = "NONE"
        FEATURE_RANGE = "NONE"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        FEATURE_DMMU = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        FEATURE_IMMU = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "NONE"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_PMU = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_FPU = "NONE"
        FEATURE_MULTICORE = "NONE"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_NUM_SHADOW_GPR = 0
        FEATURE_OVERFLOW = "NONE"
        FEATURE_CARRY_FLAG = "ENABLED"
        SPR_SR_WIDTH = 16
        SPR_SR_RESET_VALUE = 16'b1000000000000001
WARNING:Xst:647 - Input <ctrl_alu_result_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_fpcsr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_dmmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_immu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_mac_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_pmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_pcu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <multicore_coreid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <multicore_numcores_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_overflow_set_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_overflow_clear_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_fpcsr_set_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <du_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <du_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_dmmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_immu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_mac_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_pmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_pcu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" line 1038: Output port <spr_picmr_o> of the instance <pic.mor1kx_pic> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pstep<2:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stepped_into_exception> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stepped_into_rfe> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stall_on_trap> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <exception_pc_addr>.
    Found 1-bit register for signal <padv_ctrl>.
    Found 1-bit register for signal <execute_waiting_r>.
    Found 1-bit register for signal <decode_execute_halt>.
    Found 1-bit register for signal <exception_r>.
    Found 1-bit register for signal <exception_taken>.
    Found 32-bit register for signal <last_branch_insn_pc>.
    Found 1-bit register for signal <waiting_for_fetch>.
    Found 1-bit register for signal <doing_rfe_r>.
    Found 12-bit register for signal <spr_fpcsr>.
    Found 1-bit register for signal <spr_sr<14>>.
    Found 1-bit register for signal <spr_sr<13>>.
    Found 1-bit register for signal <spr_sr<12>>.
    Found 1-bit register for signal <spr_sr<11>>.
    Found 1-bit register for signal <spr_sr<10>>.
    Found 1-bit register for signal <spr_sr<9>>.
    Found 1-bit register for signal <spr_sr<8>>.
    Found 1-bit register for signal <spr_sr<7>>.
    Found 1-bit register for signal <spr_sr<6>>.
    Found 1-bit register for signal <spr_sr<5>>.
    Found 1-bit register for signal <spr_sr<4>>.
    Found 1-bit register for signal <spr_sr<3>>.
    Found 1-bit register for signal <spr_sr<2>>.
    Found 1-bit register for signal <spr_sr<1>>.
    Found 1-bit register for signal <spr_sr<0>>.
    Found 16-bit register for signal <spr_esr>.
    Found 1-bit register for signal <ctrl_bubble_o>.
    Found 32-bit register for signal <spr_epcr>.
    Found 32-bit register for signal <spr_eear>.
    Found 32-bit register for signal <spr_ppc>.
    Found 32-bit register for signal <spr_npc>.
    Found 32-bit register for signal <spr_evbar>.
    Found 1-bit register for signal <execute_delay_slot>.
    Found 1-bit register for signal <ctrl_delay_slot>.
    Found 1-bit register for signal <ctrl_stage_exceptions>.
    Found 32-bit subtractor for signal <pc_ctrl_i[31]_GND_26_o_sub_3_OUT> created at line 365.
    Found 32-bit adder for signal <pc_ctrl_i[31]_spr_epcr[31]_mux_98_OUT> created at line 770.
    WARNING:Xst:2404 -  FFs/Latches <du_npc_written<0:0>> (without init value) have a constant value of 0 in block <mor1kx_ctrl_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <cpu_stall<0:0>> (without init value) have a constant value of 0 in block <mor1kx_ctrl_cappuccino>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 278 D-type flip-flop(s).
	inferred  29 Multiplexer(s).
Unit <mor1kx_ctrl_cappuccino> synthesized.

Synthesizing Unit <mor1kx_cfgrs>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v".
        FEATURE_SYSCALL = "NONE"
        FEATURE_TRAP = "NONE"
        FEATURE_RANGE = "NONE"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        FEATURE_DMMU = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        FEATURE_IMMU = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_PIC = "ENABLED"
        FEATURE_TIMER = "NONE"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_PMU = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_PIC_TRIGGER = "LEVEL"
        FEATURE_DSX = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_NUM_SHADOW_GPR = 0
        FEATURE_OVERFLOW = "NONE"
        FEATURE_DELAYSLOT = "ENABLED"
        FEATURE_EVBAR = "ENABLED"
        FEATURE_AECSR = "NONE"
WARNING:Xst:653 - Signal <spr_dmmucfgr<14:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <spr_immucfgr<14:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mor1kx_cfgrs> synthesized.

Synthesizing Unit <mor1kx_pic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v".
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
WARNING:Xst:647 - Input <spr_addr_i<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <spr_picmr>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mor1kx_pic> synthesized.

Synthesizing Unit <rgmii_if>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd".
    Found 1-bit register for signal <gmii_rxd_reg<2>>.
    Found 1-bit register for signal <gmii_rxd_reg<1>>.
    Found 1-bit register for signal <gmii_rxd_reg<0>>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <link_status>.
    Found 2-bit register for signal <clock_speed>.
    Found 1-bit register for signal <duplex_status>.
    Found 1-bit register for signal <gmii_rxd_reg<3>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <rgmii_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 46
 1024x32-bit dual-port RAM                             : 2
 16x10-bit dual-port RAM                               : 2
 256x101-bit dual-port RAM                             : 1
 256x20-bit dual-port RAM                              : 2
 2x14-bit dual-port RAM                                : 1
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 4096x32-bit dual-port RAM                             : 1
 512x128-bit dual-port RAM                             : 1
 512x24-bit dual-port RAM                              : 1
 512x32-bit dual-port RAM                              : 2
 512x8-bit dual-port RAM                               : 16
 5x12-bit dual-port RAM                                : 1
 64x42-bit dual-port RAM                               : 2
 8192x32-bit single-port Read Only RAM                 : 1
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 103
 1-bit adder                                           : 7
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 4
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 1
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 26-bit subtractor                                     : 1
 3-bit adder                                           : 20
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 8
 32-bit adder                                          : 8
 32-bit subtractor                                     : 2
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 4-bit adder                                           : 15
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 5
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
# Registers                                            : 598
 1-bit register                                        : 306
 10-bit register                                       : 1
 101-bit register                                      : 2
 11-bit register                                       : 2
 12-bit register                                       : 3
 14-bit register                                       : 11
 15-bit register                                       : 3
 16-bit register                                       : 3
 2-bit register                                        : 16
 20-bit register                                       : 2
 24-bit register                                       : 6
 25-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 40
 32-bit register                                       : 68
 4-bit register                                        : 32
 40-bit register                                       : 1
 42-bit register                                       : 2
 5-bit register                                        : 8
 57-bit register                                       : 1
 6-bit register                                        : 9
 7-bit register                                        : 18
 8-bit register                                        : 58
 9-bit register                                        : 4
# Comparators                                          : 72
 1-bit comparator equal                                : 25
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 1
 11-bit comparator greater                             : 2
 14-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 19-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 12
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 2
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 1
# Multiplexers                                         : 1475
 1-bit 13-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1051
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 46
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 1
 10-bit 4-to-1 multiplexer                             : 1
 101-bit 2-to-1 multiplexer                            : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 1
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 10
 20-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 21
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 187
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 32
 4-bit 3-to-1 multiplexer                              : 1
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 49
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 25
# Xors                                                 : 112
 1-bit xor2                                            : 70
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 7-bit xor2                                            : 4

=========================================================================
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal eth_rx_clk and eth_tx_clk eth_tx_clk signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mor1kx_execute_alu>.
The following registers are absorbed into counter <div_count>: 1 register on signal <div_count>.
	Found pipelined multiplier on signal <n0292>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0292 by adding 5 register level(s).
Unit <mor1kx_execute_alu> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_1> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_2> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 101-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 101-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <re>            | high     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_3> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_4> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_5>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_5> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_6>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <re>            | high     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_6> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_store_buffer>.
The following registers are absorbed into counter <read_pointer>: 1 register on signal <read_pointer>.
The following registers are absorbed into counter <write_pointer>: 1 register on signal <write_pointer>.
Unit <mor1kx_store_buffer> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <ethmac_writer_counter>: 1 register on signal <ethmac_writer_counter>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <front_panel_count>: 1 register on signal <front_panel_count>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <ethmac_rx_gap_checker_counter>: 1 register on signal <ethmac_rx_gap_checker_counter>.
The following registers are absorbed into counter <ethmac_preamble_checker_cnt>: 1 register on signal <ethmac_preamble_checker_cnt>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_level>: 1 register on signal <ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <ethmac_rx_converter_converter_demux>: 1 register on signal <ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <ethmac_tx_gap_inserter_counter>: 1 register on signal <ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <ethmac_preamble_inserter_cnt>: 1 register on signal <ethmac_preamble_inserter_cnt>.
The following registers are absorbed into counter <ethmac_padding_inserter_counter>: 1 register on signal <ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <ethmac_tx_converter_converter_mux>: 1 register on signal <ethmac_tx_converter_converter_mux>.
The following registers are absorbed into accumulator <ethmac_crc32_inserter_cnt>: 1 register on signal <ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <half_rate_phy_phase_half>: 1 register on signal <half_rate_phy_phase_half>.
The following registers are absorbed into counter <half_rate_phy_phase_sel>: 1 register on signal <half_rate_phy_phase_sel>.
The following registers are absorbed into counter <half_rate_phy_bitslip_cnt>: 1 register on signal <half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <spiflash_i1>: 1 register on signal <spiflash_i1>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <controllerinjector_count>: 1 register on signal <controllerinjector_count>.
The following registers are absorbed into counter <netsoc_counter>: 1 register on signal <netsoc_counter>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <phy_tx_bitcount>: 1 register on signal <phy_tx_bitcount>.
The following registers are absorbed into counter <phy_rx_bitcount>: 1 register on signal <phy_rx_bitcount>.
The following registers are absorbed into counter <uart_tx_fifo_produce>: 1 register on signal <uart_tx_fifo_produce>.
The following registers are absorbed into counter <uart_tx_fifo_consume>: 1 register on signal <uart_tx_fifo_consume>.
The following registers are absorbed into counter <uart_tx_fifo_level>: 1 register on signal <uart_tx_fifo_level>.
The following registers are absorbed into counter <uart_rx_fifo_consume>: 1 register on signal <uart_rx_fifo_consume>.
The following registers are absorbed into counter <uart_rx_fifo_produce>: 1 register on signal <uart_rx_fifo_produce>.
The following registers are absorbed into counter <uart_rx_fifo_level>: 1 register on signal <uart_rx_fifo_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_produce>: 1 register on signal <controllerinjector_bankmachine0_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_consume>: 1 register on signal <controllerinjector_bankmachine0_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_produce>: 1 register on signal <controllerinjector_bankmachine1_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_level>: 1 register on signal <controllerinjector_bankmachine0_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_consume>: 1 register on signal <controllerinjector_bankmachine1_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_level>: 1 register on signal <controllerinjector_bankmachine1_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_produce>: 1 register on signal <controllerinjector_bankmachine2_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_consume>: 1 register on signal <controllerinjector_bankmachine2_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_level>: 1 register on signal <controllerinjector_bankmachine2_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_consume>: 1 register on signal <controllerinjector_bankmachine3_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_produce>: 1 register on signal <controllerinjector_bankmachine3_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_level>: 1 register on signal <controllerinjector_bankmachine3_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine4_produce>: 1 register on signal <controllerinjector_bankmachine4_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine4_consume>: 1 register on signal <controllerinjector_bankmachine4_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine4_level>: 1 register on signal <controllerinjector_bankmachine4_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine5_produce>: 1 register on signal <controllerinjector_bankmachine5_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine5_level>: 1 register on signal <controllerinjector_bankmachine5_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine5_consume>: 1 register on signal <controllerinjector_bankmachine5_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine6_produce>: 1 register on signal <controllerinjector_bankmachine6_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine6_consume>: 1 register on signal <controllerinjector_bankmachine6_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine6_level>: 1 register on signal <controllerinjector_bankmachine6_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine7_produce>: 1 register on signal <controllerinjector_bankmachine7_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine7_consume>: 1 register on signal <controllerinjector_bankmachine7_consume>.
The following registers are absorbed into counter <controllerinjector_bandwidth_nreads>: 1 register on signal <controllerinjector_bandwidth_nreads>.
The following registers are absorbed into counter <controllerinjector_bankmachine7_level>: 1 register on signal <controllerinjector_bankmachine7_level>.
The following registers are absorbed into counter <controllerinjector_bandwidth_nwrites>: 1 register on signal <controllerinjector_bandwidth_nwrites>.
The following registers are absorbed into counter <ethmac_writer_slot>: 1 register on signal <ethmac_writer_slot>.
The following registers are absorbed into counter <ethmac_writer_fifo_produce>: 1 register on signal <ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <ethmac_writer_fifo_consume>: 1 register on signal <ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <ethmac_writer_fifo_level>: 1 register on signal <ethmac_writer_fifo_level>.
The following registers are absorbed into counter <ethmac_reader_fifo_produce>: 1 register on signal <ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <ethmac_reader_fifo_consume>: 1 register on signal <ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_level>: 1 register on signal <ethmac_reader_fifo_level>.
The following registers are absorbed into counter <controllerinjector_time0>: 1 register on signal <controllerinjector_time0>.
The following registers are absorbed into counter <controllerinjector_time1>: 1 register on signal <controllerinjector_time1>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_count>: 1 register on signal <controllerinjector_bankmachine1_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_count>: 1 register on signal <controllerinjector_bankmachine0_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_count>: 1 register on signal <controllerinjector_bankmachine2_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_count>: 1 register on signal <controllerinjector_bankmachine3_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine4_count>: 1 register on signal <controllerinjector_bankmachine4_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine5_count>: 1 register on signal <controllerinjector_bankmachine5_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine6_count>: 1 register on signal <controllerinjector_bankmachine6_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine7_count>: 1 register on signal <controllerinjector_bankmachine7_count>.
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_4>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_sink_sink_valid_ethmac_writer_ongoing_AND_367_o_0> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <memdat_4>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <memdat_3>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_rx_converter_converter_source_last,ethmac_rx_converter_converter_source_first,ethmac_rx_converter_converter_source_payload_data<39>,ethmac_rx_converter_converter_source_payload_data<29>,ethmac_rx_converter_converter_source_payload_data<19>,ethmac_rx_converter_converter_source_payload_data<9>,ethmac_rx_converter_converter_source_payload_data<38>,ethmac_rx_converter_converter_source_payload_data<28>,ethmac_rx_converter_converter_source_payload_data<18>,ethmac_rx_converter_converter_source_payload_data<8>,ethmac_rx_converter_converter_source_payload_data<37:30>,ethmac_rx_converter_converter_source_payload_data<27:20>,ethmac_rx_converter_converter_source_payload_data<17:10>,ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <memdat_2>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_crc32_checker_syncfifo_produce> prevents it from being combined with the RAM <Mram_storage_10> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(ethmac_preamble_checker_source_last,"000",ethmac_rx_gap_checker_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:2>> |          |
    |     diA            | connected to signal <data_port_dat_w> |          |
    |     doA            | connected to signal <interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_reader_source_source_last,"00000",ethmac_reader_source_source_payload_last_be,ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_rx_clk>    | rise     |
    |     addrB          | connected to signal <ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <memdat_1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain0> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_5>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_6>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain3> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_8>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain2> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_7>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_7>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain0_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_9>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_9>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain2_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_11>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain1_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_10>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain3_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_12>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <tag_port_we>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:2>> |          |
    |     diA            | connected to signal <(tag_di_dirty,"0000",rhs_array_muxed44<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <netsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <netsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <netsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <netsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<11:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45> |          |
    |     doA            | connected to signal <netsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",netsoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <uart_tx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain01> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain21> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain31> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ethmac_preamble_checker_ref> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_checker_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ethmac_preamble_checker_ref> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_807_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <uart_rx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine0_produce> |          |
    |     diA            | connected to signal <("00",_n7429<14:1>,rhs_array_muxed44<8:2>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine0_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine0_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine1_produce> |          |
    |     diA            | connected to signal <("00",_n7429<14:1>,rhs_array_muxed44<8:2>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine1_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine1_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine2_produce> |          |
    |     diA            | connected to signal <("00",_n7429<14:1>,rhs_array_muxed44<8:2>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine2_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine2_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine3_produce> |          |
    |     diA            | connected to signal <("00",_n7429<14:1>,rhs_array_muxed44<8:2>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine3_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine3_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine4_produce> |          |
    |     diA            | connected to signal <("00",_n7429<14:1>,rhs_array_muxed44<8:2>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine4_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine4_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine5_produce> |          |
    |     diA            | connected to signal <("00",_n7429<14:1>,rhs_array_muxed44<8:2>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine5_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine5_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine6_produce> |          |
    |     diA            | connected to signal <("00",_n7429<14:1>,rhs_array_muxed44<8:2>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine6_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine6_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine7_produce> |          |
    |     diA            | connected to signal <("00",_n7429<14:1>,rhs_array_muxed44<8:2>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine7_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine7_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",ethmac_writer_counter,ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",ethmac_reader_length_storage_full,ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <div_r_31> of sequential type is unconnected in block <mor1kx_execute_alu>.
WARNING:Xst:2677 - Node <netsoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <netsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <netsoc_interface_adr_8> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 46
 1024x32-bit dual-port block RAM                       : 2
 16x10-bit dual-port distributed RAM                   : 2
 256x101-bit dual-port block RAM                       : 1
 256x20-bit dual-port block RAM                        : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port block RAM                         : 2
 4096x32-bit single-port block RAM                     : 1
 512x128-bit single-port block RAM                     : 1
 512x24-bit single-port block RAM                      : 1
 512x32-bit dual-port block RAM                        : 2
 512x8-bit dual-port block RAM                         : 8
 512x8-bit single-port block RAM                       : 8
 5x12-bit dual-port distributed RAM                    : 1
 64x42-bit dual-port block RAM                         : 2
 8192x32-bit single-port block Read Only RAM           : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 2
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 29
 11-bit adder                                          : 1
 25-bit adder                                          : 1
 3-bit adder                                           : 2
 32-bit adder                                          : 7
 32-bit subtractor                                     : 2
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 4-bit adder                                           : 6
 5-bit adder                                           : 1
 7-bit adder                                           : 4
 8-bit adder                                           : 1
# Counters                                             : 75
 1-bit up counter                                      : 7
 11-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 4
 2-bit updown counter                                  : 2
 24-bit up counter                                     : 2
 26-bit down counter                                   : 1
 3-bit down counter                                    : 8
 3-bit up counter                                      : 18
 3-bit updown counter                                  : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 9
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 5
 8-bit down counter                                    : 1
 9-bit up counter                                      : 2
# Accumulators                                         : 2
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 3429
 Flip-Flops                                            : 3429
# Comparators                                          : 72
 1-bit comparator equal                                : 25
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 1
 11-bit comparator greater                             : 2
 14-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 19-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 12
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 2
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 1
# Multiplexers                                         : 1794
 1-bit 13-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1410
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 46
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 1
 10-bit 4-to-1 multiplexer                             : 1
 101-bit 2-to-1 multiplexer                            : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 1
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 5
 20-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 8
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 172
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 30
 4-bit 3-to-1 multiplexer                              : 1
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 44
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 25
# Xors                                                 : 112
 1-bit xor2                                            : 70
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <exception_pc_addr_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_12> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_8> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_9> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_10> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_11> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_12> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_8> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_9> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_10> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_11> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <execute_except_syscall_o> (without init value) has a constant value of 0 in block <mor1kx_decode_execute_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_except_trap_o> (without init value) has a constant value of 0 in block <mor1kx_decode_execute_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_fpcsr_o_0> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_1> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_2> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_3> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_4> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_5> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_6> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_7> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_8> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_9> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_10> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_11> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_set_o> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch controllerinjector_cmd_payload_a hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <ethmac_rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <netsoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <netsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <dfi_dfi_p0_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <dfi_dfi_p1_rddata_valid> 
WARNING:Xst:1710 - FF/Latch <imem_err> (without init value) has a constant value of 0 in block <mor1kx_fetch_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decode_except_ibus_err_o> (without init value) has a constant value of 0 in block <mor1kx_fetch_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbus_err> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <store_buffer_err_o> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <except_dbus> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <clockdomainsrenamer3_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <clockdomainsrenamer5_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <litedramwishbonebridge_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 010   | 010
 110   | 110
 100   | 100
 101   | 101
 001   | 001
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <liteethmacsramwriter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <clockdomainsrenamer4_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <clockdomainsrenamer2_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <controllerinjector_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <controllerinjector_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/FSM_21> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 001   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/FSM_22> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0100  | 00
 0001  | 01
 0010  | 10
 1000  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/FSM_23> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 001   | 001
 010   | 010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/FSM_24> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 01000 | 011
 00100 | 010
 10000 | 110
-------------------
WARNING:Xst:2677 - Node <Mmult_n02923> of sequential type is unconnected in block <mor1kx_execute_alu>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_114> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <atomic_addr_0> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <atomic_addr_1> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface2_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface2_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface2_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface2_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface2_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface2_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <phy_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <phy_phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <phy_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <phy_phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <half_rate_phy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <half_rate_phy_record2_wrdata_mask_1> <half_rate_phy_record2_wrdata_mask_2> <half_rate_phy_record2_wrdata_mask_3> <half_rate_phy_record3_wrdata_mask_0> <half_rate_phy_record3_wrdata_mask_1> <half_rate_phy_record3_wrdata_mask_2> <half_rate_phy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_0> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_0> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_1> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_1> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_2> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter0_q_binary_6> 

Optimizing unit <rgmii_if> ...

Optimizing unit <mor1kx_cpu_cappuccino> ...

Optimizing unit <mor1kx_fetch_cappuccino> ...

Optimizing unit <mor1kx_icache> ...

Optimizing unit <mor1kx_lsu_cappuccino> ...

Optimizing unit <mor1kx_simple_dpram_sclk_3> ...

Optimizing unit <mor1kx_dcache> ...

Optimizing unit <mor1kx_simple_dpram_sclk_4> ...

Optimizing unit <mor1kx_ctrl_cappuccino> ...

Optimizing unit <mor1kx_pic> ...

Optimizing unit <mor1kx_decode> ...

Optimizing unit <mor1kx_decode_execute_cappuccino> ...

Optimizing unit <mor1kx_execute_alu> ...

Optimizing unit <mor1kx_wb_mux_cappuccino> ...

Optimizing unit <mor1kx_rf_cappuccino> ...

Optimizing unit <mor1kx_execute_ctrl_cappuccino> ...
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_70> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_69> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ipagefault_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_itlb_miss_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_err_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/wb_op_mul> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ibus_err_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_trap_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_syscall_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ipagefault_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_itlb_miss_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_dbus_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_dpagefault_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_dtlb_miss_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rgmii_if/duplex_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/link_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jbr_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_signed_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_overflow_clear_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_overflow_set_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/exception_while_tlb_reload> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <spiflash_clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <opsis_i2c_samp_count_0> <controllerinjector_bandwidth_counter_0> <spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <opsis_i2c_samp_count_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <controllerinjector_bandwidth_counter_1> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_9> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <opsis_i2c_samp_carry> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <controllerinjector_bandwidth_period> <spiflash_i1_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 30.
INFO:Xst:2261 - The FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_zext_o> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB2> <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_0_BRB3> 
INFO:Xst:2260 - The FF/Latch <FDPE_12> in Unit <top> is equivalent to the following FF/Latch : <FDPE_10> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) half_rate_phy_r_drive_dq_4 has(ve) been forward balanced into : half_rate_phy_drive_dq_n01_FRB.
	Register(s) netsoc_csrbank5_sel<13>1_FRB netsoc_interface_we has(ve) been forward balanced into : netsoc_csrbank5_sel_netsoc_interface5_we_AND_651_o1_FRB.
	Register(s) netsoc_csrbank5_sel_netsoc_interface5_we_AND_651_o1_FRB netsoc_interface_adr_5 controllerinjector_phaseinjector3_command_issue_re11_FRB has(ve) been forward balanced into : controllerinjector_phaseinjector3_command_issue_re2_FRB.
	Register(s) netsoc_interface_adr_0 netsoc_interface_adr_4 netsoc_interface_adr_1 has(ve) been forward balanced into : Mmux_controllerinjector_master_p1_wrdata_en111_FRB.
	Register(s) netsoc_interface_adr_1 netsoc_interface_adr_0 netsoc_interface_adr_4 has(ve) been forward balanced into : netsoc_csrbank5_dfii_pi2_wrdata2_re11_FRB.
	Register(s) netsoc_interface_adr_10 netsoc_interface_adr_9 netsoc_interface_adr_12 netsoc_interface_adr_13 netsoc_interface_adr_11 has(ve) been forward balanced into : netsoc_csrbank5_sel<13>1_FRB.
	Register(s) netsoc_interface_adr_3 netsoc_csrbank5_sel_netsoc_interface5_we_AND_651_o1_FRB Mmux_controllerinjector_master_p1_wrdata_en111_FRB has(ve) been forward balanced into : Mmux_controllerinjector_master_p1_wrdata_en1_SW1_FRB.
	Register(s) netsoc_interface_adr_3 netsoc_interface_adr_1 controllerinjector_phaseinjector2_command_issue_re11_FRB has(ve) been forward balanced into : controllerinjector_phaseinjector2_command_issue_re2_FRB.
	Register(s) netsoc_interface_adr_3 netsoc_interface_adr_2 netsoc_csrbank5_dfii_pi2_wrdata2_re11_FRB has(ve) been forward balanced into : controllerinjector_phaseinjector3_command_issue_re11_FRB.
	Register(s) netsoc_interface_adr_4 netsoc_interface_adr_0 netsoc_interface_adr_2 netsoc_interface_adr_5 netsoc_csrbank5_sel_netsoc_interface5_we_AND_651_o1_FRB has(ve) been forward balanced into : controllerinjector_phaseinjector2_command_issue_re11_FRB.
	Register(s) netsoc_interface_adr_4 netsoc_interface_adr_1 netsoc_csrbank5_sel_netsoc_interface5_we_AND_651_o1_FRB netsoc_interface_adr_5 has(ve) been forward balanced into : _n11388111_FRB.
	Register(s) ddram_cas_n has(ve) been backward balanced into : ddram_cas_n_BRB0 ddram_cas_n_BRB1 ddram_cas_n_BRB2.
	Register(s) ddram_ras_n has(ve) been backward balanced into : ddram_ras_n_BRB1 ddram_ras_n_BRB2.
	Register(s) ddram_we_n has(ve) been backward balanced into : ddram_we_n_BRB1 ddram_we_n_BRB2.
	Register(s) half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : half_rate_phy_rddata_sr_1_BRB0 half_rate_phy_rddata_sr_1_BRB1 half_rate_phy_rddata_sr_1_BRB2 half_rate_phy_rddata_sr_1_BRB3 half_rate_phy_rddata_sr_1_BRB4 half_rate_phy_rddata_sr_1_BRB5.
	Register(s) half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : half_rate_phy_rddata_sr_2_BRB0 half_rate_phy_rddata_sr_2_BRB2 half_rate_phy_rddata_sr_2_BRB3 half_rate_phy_rddata_sr_2_BRB4 half_rate_phy_rddata_sr_2_BRB5 half_rate_phy_rddata_sr_2_BRB6 half_rate_phy_rddata_sr_2_BRB7 half_rate_phy_rddata_sr_2_BRB8 half_rate_phy_rddata_sr_2_BRB9 half_rate_phy_rddata_sr_2_BRB10 half_rate_phy_rddata_sr_2_BRB11.
	Register(s) half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : half_rate_phy_rddata_sr_3_BRB0 half_rate_phy_rddata_sr_3_BRB1 half_rate_phy_rddata_sr_3_BRB2 half_rate_phy_rddata_sr_3_BRB3 half_rate_phy_rddata_sr_3_BRB4 half_rate_phy_rddata_sr_3_BRB5 half_rate_phy_rddata_sr_3_BRB6 half_rate_phy_rddata_sr_3_BRB7 half_rate_phy_rddata_sr_3_BRB9 half_rate_phy_rddata_sr_3_BRB11 half_rate_phy_rddata_sr_3_BRB12 half_rate_phy_rddata_sr_3_BRB14 half_rate_phy_rddata_sr_3_BRB15 half_rate_phy_rddata_sr_3_BRB16 half_rate_phy_rddata_sr_3_BRB21 half_rate_phy_rddata_sr_3_BRB22.
	Register(s) half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : half_rate_phy_rddata_sr_4_BRB0 half_rate_phy_rddata_sr_4_BRB1 half_rate_phy_rddata_sr_4_BRB2 half_rate_phy_rddata_sr_4_BRB3 half_rate_phy_rddata_sr_4_BRB4 half_rate_phy_rddata_sr_4_BRB5 half_rate_phy_rddata_sr_4_BRB6 half_rate_phy_rddata_sr_4_BRB7 half_rate_phy_rddata_sr_4_BRB9 half_rate_phy_rddata_sr_4_BRB11 half_rate_phy_rddata_sr_4_BRB12 half_rate_phy_rddata_sr_4_BRB14 half_rate_phy_rddata_sr_4_BRB15 half_rate_phy_rddata_sr_4_BRB16 half_rate_phy_rddata_sr_4_BRB21 half_rate_phy_rddata_sr_4_BRB22.
	Register(s) half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : half_rate_phy_rddata_sr_5_BRB0 half_rate_phy_rddata_sr_5_BRB1 half_rate_phy_rddata_sr_5_BRB2 half_rate_phy_rddata_sr_5_BRB3 half_rate_phy_rddata_sr_5_BRB4 half_rate_phy_rddata_sr_5_BRB5 half_rate_phy_rddata_sr_5_BRB6 half_rate_phy_rddata_sr_5_BRB7 half_rate_phy_rddata_sr_5_BRB9 half_rate_phy_rddata_sr_5_BRB11 half_rate_phy_rddata_sr_5_BRB12 half_rate_phy_rddata_sr_5_BRB14 half_rate_phy_rddata_sr_5_BRB15 half_rate_phy_rddata_sr_5_BRB16 half_rate_phy_rddata_sr_5_BRB21 half_rate_phy_rddata_sr_5_BRB22.
	Register(s) half_rate_phy_record0_cas_n has(ve) been backward balanced into : half_rate_phy_record0_cas_n_BRB0 .
	Register(s) half_rate_phy_record0_cke has(ve) been backward balanced into : half_rate_phy_record0_cke_BRB0 .
	Register(s) half_rate_phy_record0_odt has(ve) been backward balanced into : half_rate_phy_record0_odt_BRB0 half_rate_phy_record0_odt_BRB1.
	Register(s) half_rate_phy_record0_ras_n has(ve) been backward balanced into : half_rate_phy_record0_ras_n_BRB0 half_rate_phy_record0_ras_n_BRB1.
	Register(s) half_rate_phy_record0_reset_n has(ve) been backward balanced into : half_rate_phy_record0_reset_n_BRB0 .
	Register(s) half_rate_phy_record0_we_n has(ve) been backward balanced into : half_rate_phy_record0_we_n_BRB0 .
	Register(s) half_rate_phy_record1_cas_n has(ve) been backward balanced into : half_rate_phy_record1_cas_n_BRB0 .
	Register(s) half_rate_phy_record1_ras_n has(ve) been backward balanced into : half_rate_phy_record1_ras_n_BRB0 half_rate_phy_record1_ras_n_BRB1.
	Register(s) half_rate_phy_record1_we_n has(ve) been backward balanced into : half_rate_phy_record1_we_n_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB8.
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB16 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB18 new_master_rdata_valid0_BRB19 new_master_rdata_valid0_BRB20 new_master_rdata_valid0_BRB21 new_master_rdata_valid0_BRB22 new_master_rdata_valid0_BRB23 new_master_rdata_valid0_BRB24.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB16 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB18 new_master_rdata_valid1_BRB19 new_master_rdata_valid1_BRB20 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22 new_master_rdata_valid1_BRB23 new_master_rdata_valid1_BRB24.
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB5 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16 new_master_rdata_valid2_BRB17 new_master_rdata_valid2_BRB18 new_master_rdata_valid2_BRB19 new_master_rdata_valid2_BRB20 new_master_rdata_valid2_BRB21 new_master_rdata_valid2_BRB22 new_master_rdata_valid2_BRB23 new_master_rdata_valid2_BRB24.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3.
	Register(s) new_master_wdata_ready0 has(ve) been backward balanced into : new_master_wdata_ready0_BRB0 new_master_wdata_ready0_BRB1 new_master_wdata_ready0_BRB2 new_master_wdata_ready0_BRB3.
Unit <top> processed.
FlipFlop clockdomainsrenamer1_state has been replicated 1 time(s)
FlipFlop controllerinjector_storage_full_0 has been replicated 6 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/decode_valid_o has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_rfe_o has been replicated 1 time(s)
FlipFlop netsoc_interface_adr_0 has been replicated 1 time(s)
FlipFlop netsoc_interface_adr_2 has been replicated 2 time(s)
FlipFlop netsoc_interface_adr_3 has been replicated 1 time(s)
FlipFlop netsoc_interface_adr_5 has been replicated 1 time(s)
FlipFlop phase_sel has been replicated 4 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 3-bit shift register for signal <half_rate_phy_r_drive_dq_3>.
	Found 6-bit shift register for signal <half_rate_phy_r_dfi_wrdata_en_5>.
	Found 2-bit shift register for signal <ethphy_source_payload_data_0>.
	Found 2-bit shift register for signal <ethphy_source_payload_data_1>.
	Found 2-bit shift register for signal <ethphy_source_payload_data_2>.
	Found 2-bit shift register for signal <ethphy_source_payload_data_3>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB3>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB4>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB5>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB5>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB6>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB8>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB9>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB10>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB14>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB19>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB20>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB9>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB1>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB12>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB11>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB14>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB21>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB22>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3658
 Flip-Flops                                            : 3658
# Shift Registers                                      : 38
 2-bit shift register                                  : 4
 3-bit shift register                                  : 26
 4-bit shift register                                  : 2
 5-bit shift register                                  : 5
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7389
#      GND                         : 1
#      INV                         : 203
#      LUT1                        : 131
#      LUT2                        : 656
#      LUT3                        : 984
#      LUT4                        : 636
#      LUT5                        : 1089
#      LUT6                        : 2415
#      MUXCY                       : 662
#      MUXF7                       : 60
#      VCC                         : 1
#      XORCY                       : 551
# FlipFlops/Latches                : 3718
#      FD                          : 648
#      FDE                         : 1019
#      FDP                         : 12
#      FDPE                        : 2
#      FDR                         : 658
#      FDRE                        : 1230
#      FDS                         : 27
#      FDSE                        : 106
#      IDDR2                       : 5
#      ODDR2                       : 11
# RAMS                             : 307
#      RAM16X1D                    : 245
#      RAMB16BWER                  : 35
#      RAMB8BWER                   : 27
# Shift Registers                  : 38
#      SRLC16E                     : 38
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 77
#      BUFIO2                      : 1
#      IBUF                        : 8
#      IBUFG                       : 2
#      IOBUF                       : 23
#      OBUF                        : 39
#      OBUFDS                      : 1
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 48
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      IODELAY2                    : 11
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3718  out of  54576     6%  
 Number of Slice LUTs:                 6642  out of  27288    24%  
    Number used as Logic:              6114  out of  27288    22%  
    Number used as Memory:              528  out of   6408     8%  
       Number used as RAM:              490
       Number used as SRL:               38

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7790
   Number with an unused Flip Flop:    4072  out of   7790    52%  
   Number with an unused LUT:          1148  out of   7790    14%  
   Number of fully used LUT-FF pairs:  2570  out of   7790    32%  
   Number of unique control sets:       201

IO Utilization: 
 Number of IOs:                          80
 Number of bonded IOBs:                  79  out of    296    26%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               49  out of    116    42%  
    Number using Block RAM only:         49
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 3524  |
clk100                             | PLL_ADV:CLKOUT2        | 90    |
clk100                             | PLL_ADV:CLKOUT4        | 186   |
eth_clocks_rx                      | IBUFG+BUFG             | 280   |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.798ns (Maximum Frequency: 128.240MHz)
   Minimum input arrival time before clock: 4.204ns
   Maximum output required time after clock: 4.832ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 7.678ns (frequency: 130.242MHz)
  Total number of paths / destination ports: 1556179 / 11087
-------------------------------------------------------------------------
Delay:               1.919ns (Levels of Logic = 1)
  Source:            half_rate_phy_r_dfi_wrdata_en_5 (FF)
  Destination:       ODDR2_2 (FF)
  Source Clock:      clk100 rising 2.0X +230
  Destination Clock: clk100 falling 2.0X +230

  Data Path: half_rate_phy_r_dfi_wrdata_en_5 to ODDR2_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  half_rate_phy_r_dfi_wrdata_en_5 (half_rate_phy_r_dfi_wrdata_en_5)
     INV:I->O              2   0.206   0.616  half_rate_phy_dqs_t_d11_INV_0 (half_rate_phy_dqs_t_d1)
     ODDR2:D1                  0.000          ODDR2_2
    ----------------------------------------
    Total                      1.919ns (0.653ns logic, 1.267ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.798ns (frequency: 128.240MHz)
  Total number of paths / destination ports: 12647 / 671
-------------------------------------------------------------------------
Delay:               7.798ns (Levels of Logic = 5)
  Source:            xilinxmultiregimpl8_regs1_2 (FF)
  Destination:       ethmac_crc32_checker_crc_reg_0 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: xilinxmultiregimpl8_regs1_2 to ethmac_crc32_checker_crc_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  xilinxmultiregimpl8_regs1_2 (xilinxmultiregimpl8_regs1_2)
     LUT6:I0->O            5   0.203   0.943  ethmac_rx_cdc_asyncfifo_writable1 (ethmac_rx_cdc_asyncfifo_writable1)
     LUT3:I0->O            3   0.205   0.650  ethmac_rx_cdc_asyncfifo_writable4 (ethmac_rx_cdc_asyncfifo_writable)
     MUXF7:S->O           48   0.148   1.520  ethmac_crc32_checker_fifo_out (ethmac_crc32_checker_fifo_out)
     LUT4:I3->O            5   0.205   0.715  ethmac_crc32_checker_fifo_full_ethmac_crc32_checker_fifo_out_OR_297_o1 (ethmac_crc32_checker_fifo_full_ethmac_crc32_checker_fifo_out_OR_297_o)
     LUT6:I5->O           32   0.205   1.291  _n12027_inv1 (_n12027_inv)
     FDSE:CE                   0.322          ethmac_crc32_checker_crc_reg_0
    ----------------------------------------
    Total                      7.798ns (1.735ns logic, 6.063ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 544 / 193
-------------------------------------------------------------------------
Offset:              4.204ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       front_panel_count_0 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to front_panel_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.250  pwrsw_IBUF (front_panel_switches_inv)
     LUT2:I1->O           26   0.205   1.206  _n12097_inv1 (_n12097_inv)
     FDRE:CE                   0.322          front_panel_count_0
    ----------------------------------------
    Total                      4.204ns (1.749ns logic, 2.455ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  xilinxasyncresetsynchronizerimpl31 (xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.579ns (Levels of Logic = 0)
  Source:            rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT (PAD)
  Destination:       rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT to rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:DATAOUT       1   0.000   0.579  rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd (rgmii_if/rgmii_rxd_delay<0>)
     IDDR2:D                   0.000          rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
    ----------------------------------------
    Total                      0.579ns (0.000ns logic, 0.579ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 217 / 194
-------------------------------------------------------------------------
Offset:              4.832ns (Levels of Logic = 2)
  Source:            opsisi2c_storage_full (FF)
  Destination:       opsis_i2c_sda (PAD)
  Source Clock:      clk100 rising 0.5X

  Data Path: opsisi2c_storage_full to opsis_i2c_sda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   1.031  opsisi2c_storage_full (opsisi2c_storage_full)
     LUT3:I0->O            1   0.205   0.579  opsisi2c_sda_oe_inv1 (opsisi2c_sda_oe_inv)
     IOBUF:T->IO               2.571          opsis_i2c_sda_IOBUF (opsis_i2c_sda)
    ----------------------------------------
    Total                      4.832ns (3.223ns logic, 1.609ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 135 / 119
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.111|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   14.418|         |    1.919|         |
eth_clocks_rx  |    1.263|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.809|         |         |         |
eth_clocks_rx  |    7.798|         |    1.063|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 88.00 secs
Total CPU time to Xst completion: 86.74 secs
 
--> 


Total memory usage is 533484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  920 (   0 filtered)
Number of infos    :  115 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc top.ucf top.ngc top.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k/gatew
are/top.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'PRDclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_crg_clk100b = PERIOD "crg_clk100b" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'PRDclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance crg_periph_dcm_clkgen. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_base50_clk = PERIOD "base50_clk" TSclk100 / 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT3: <TIMESPEC TS_crg_unbuf_sdram_half_b = PERIOD
   "crg_unbuf_sdram_half_b" TS_crg_clk100b / 2 PHASE 2.916666667 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT1: <TIMESPEC TS_crg_unbuf_encoder = PERIOD "crg_unbuf_encoder"
   TS_crg_clk100b / 0.666666667 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT5: <TIMESPEC TS_crg_unbuf_sys = PERIOD "crg_unbuf_sys" TS_crg_clk100b /
   0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT0: <TIMESPEC TS_crg_unbuf_sdram_full = PERIOD "crg_unbuf_sdram_full"
   TS_crg_clk100b / 4 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT4: <TIMESPEC TS_crg_unbuf_sys2x = PERIOD "crg_unbuf_sys2x"
   TS_crg_clk100b HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT2: <TIMESPEC TS_crg_unbuf_sdram_half_a = PERIOD
   "crg_unbuf_sdram_half_a" TS_crg_clk100b / 2 PHASE 3.194444444 ns HIGH 50%>

WARNING:NgdBuild:1345 - The constraint <TIMESPEC "TSclk100" = PERIOD "PRDclk100"
   10.0 ns HIGH 50%;> [top.ucf(113)] is overridden by the constraint <TIMESPEC
   "TSclk100" = PERIOD "PRDclk100" 10.0 ns HIGH 50%;> [top.ucf(118)]. The
   overriden constraint usually comes from the input netlist or ncf files.
   Please set XIL_NGDBUILD_CONSTR_OVERRIDE_ERROR to promote this message to an
   error.
Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_7' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'FDPE_9' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "top.ngd" ...
Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   9 sec

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45tfgg484-3".
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "PRDbase50_clk" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "base50_clk" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "base50_clk_0" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "crg_unbuf_encoder" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "crg_unbuf_encoder_0" have been
   optimized out of the design.
WARNING:MapLib:50 - The period specification "TSbase50_clk" has been discarded
   because the group "PRDbase50_clk" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_base50_clk" has been discarded
   because the group "base50_clk" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_crg_unbuf_encoder" has been
   discarded because the group "crg_unbuf_encoder" has been optimized away.
Writing file top_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 25 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8f7f4339) REAL time: 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:8f7f4339) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:556c4bb9) REAL time: 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:5c1d2a88) REAL time: 55 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:5c1d2a88) REAL time: 55 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:5c1d2a88) REAL time: 55 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:5c1d2a88) REAL time: 55 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:5c1d2a88) REAL time: 56 secs 

Phase 9.8  Global Placement
............................
............................
..................................
.................................
...........................
Phase 9.8  Global Placement (Checksum:ae27842) REAL time: 2 mins 30 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ae27842) REAL time: 2 mins 30 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:57cc8ee) REAL time: 2 mins 42 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:57cc8ee) REAL time: 2 mins 42 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:2df29caa) REAL time: 2 mins 43 secs 

Total REAL time to Placer completion: 2 mins 51 secs 
Total CPU  time to Placer completion: 2 mins 51 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:
  Number of Slice Registers:                 3,699 out of  54,576    6%
    Number used as Flip Flops:               3,698
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      5,469 out of  27,288   20%
    Number used as logic:                    5,125 out of  27,288   18%
      Number using O6 output only:           3,684
      Number using O5 output only:             127
      Number using O5 and O6:                1,314
      Number used as ROM:                        0
    Number used as Memory:                     296 out of   6,408    4%
      Number used as Dual Port RAM:            270
        Number using O6 output only:            10
        Number using O5 output only:            40
        Number using O5 and O6:                220
      Number used as Single Port RAM:            0
      Number used as Shift Register:            26
        Number using O6 output only:            14
        Number using O5 output only:             0
        Number using O5 and O6:                 12
    Number used exclusively as route-thrus:     48
      Number with same-slice register load:     44
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,965 out of   6,822   28%
  Number of MUXCYs used:                       748 out of  13,644    5%
  Number of LUT Flip Flop pairs used:        6,203
    Number with an unused Flip Flop:         2,883 out of   6,203   46%
    Number with an unused LUT:                 734 out of   6,203   11%
    Number of fully used LUT-FF pairs:       2,586 out of   6,203   41%
    Number of unique control sets:             209
    Number of slice register sites lost
      to control set restrictions:             598 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        80 out of     296   27%
    Number of LOCed IOBs:                       80 out of      80  100%
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        35 out of     116   30%
  Number of RAMB8BWERs:                         27 out of     232   11%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  21 out of     376    5%
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        11 out of     376    2%
    Number used as IODELAY2s:                   11
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  30 out of     376    7%
    Number used as OLOGIC2s:                    12
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      58    5%
  Number of GTPA1_DUALs:                         0 out of       2    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  920 MB
Total REAL time to MAP completion:  2 mins 57 secs 
Total CPU time to MAP completion:   2 mins 56 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: top.pcf.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,699 out of  54,576    6%
    Number used as Flip Flops:               3,698
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      5,469 out of  27,288   20%
    Number used as logic:                    5,125 out of  27,288   18%
      Number using O6 output only:           3,684
      Number using O5 output only:             127
      Number using O5 and O6:                1,314
      Number used as ROM:                        0
    Number used as Memory:                     296 out of   6,408    4%
      Number used as Dual Port RAM:            270
        Number using O6 output only:            10
        Number using O5 output only:            40
        Number using O5 and O6:                220
      Number used as Single Port RAM:            0
      Number used as Shift Register:            26
        Number using O6 output only:            14
        Number using O5 output only:             0
        Number using O5 and O6:                 12
    Number used exclusively as route-thrus:     48
      Number with same-slice register load:     44
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,965 out of   6,822   28%
  Number of MUXCYs used:                       748 out of  13,644    5%
  Number of LUT Flip Flop pairs used:        6,203
    Number with an unused Flip Flop:         2,883 out of   6,203   46%
    Number with an unused LUT:                 734 out of   6,203   11%
    Number of fully used LUT-FF pairs:       2,586 out of   6,203   41%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        80 out of     296   27%
    Number of LOCed IOBs:                       80 out of      80  100%
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        35 out of     116   30%
  Number of RAMB8BWERs:                         27 out of     232   11%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  21 out of     376    5%
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        11 out of     376    2%
    Number used as IODELAY2s:                   11
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  30 out of     376    7%
    Number used as OLOGIC2s:                    12
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      58    5%
  Number of GTPA1_DUALs:                         0 out of       2    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal eth_int_n_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 36716 unrouted;      REAL time: 12 secs 

Phase  2  : 31816 unrouted;      REAL time: 14 secs 

Phase  3  : 16288 unrouted;      REAL time: 26 secs 

Phase  4  : 16288 unrouted; (Setup:0, Hold:14223, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:13441, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:13441, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:13441, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:13441, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 52 secs 
Total REAL time to Router completion: 52 secs 
Total CPU time to Router completion: 55 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   | 1196 |  0.063     |  1.275      |
+---------------------+--------------+------+------+------------+-------------+
|          eth_rx_clk | BUFGMUX_X2Y12| No   |  112 |  0.548     |  1.764      |
+---------------------+--------------+------+------+------------+-------------+
|           sys2x_clk | BUFGMUX_X3Y13| No   |   99 |  0.138     |  1.381      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk |  BUFGMUX_X2Y4| No   |   31 |  0.515     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|crg_clk_sdram_half_s |              |      |      |            |             |
|              hifted |  BUFGMUX_X2Y2| No   |    4 |  0.000     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|          dna_cnt<0> |         Local|      |    7 |  0.000     |  3.274      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_crg_unbuf_sys2x = PERIOD TIMEGRP "crg_ | SETUP       |     0.143ns|     9.208ns|       0|           0
  unbuf_sys2x" TS_crg_clk100b HIGH 50%      | HOLD        |     0.043ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_crg_unbuf_sdram_half_a = PERIOD TIMEGR | SETUP       |     0.225ns|     4.647ns|       0|           0
  P "crg_unbuf_sdram_half_a"         TS_crg | HOLD        |     0.460ns|            |       0|           0
  _clk100b / 2 PHASE 3.19444444 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSeth_clocks_rx = PERIOD TIMEGRP "PRDeth_ | SETUP       |     1.081ns|     6.919ns|       0|           0
  clocks_rx" 8 ns HIGH 50%                  | HOLD        |     0.275ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_crg_clk100b = PERIOD TIMEGRP "crg_clk1 | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  00b" TSclk100 HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_unbuf_sys = PERIOD TIMEGRP "crg_un | SETUP       |     2.525ns|    17.475ns|       0|           0
  buf_sys" TS_crg_clk100b / 0.5 HIGH        | HOLD        |     0.135ns|            |       0|           0
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_unbuf_sdram_half_b = PERIOD TIMEGR | MINPERIOD   |     3.270ns|     1.730ns|       0|           0
  P "crg_unbuf_sdram_half_b"         TS_crg |             |            |            |        |            
  _clk100b / 2 PHASE 2.91666667 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSeth_rx_clk = PERIOD TIMEGRP "PRDeth_rx_ | MINPERIOD   |     4.876ns|     3.124ns|       0|           0
  clk" 8 ns HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "PRDclk100" 10  | MINPERIOD   |     9.075ns|     0.925ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSsys_clk = PERIOD TIMEGRP "PRDsys_clk" 2 | MINPERIOD   |    16.876ns|     3.124ns|       0|           0
  0 ns HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSsys_clkTOeth_rx_clk_path" TIG     | SETUP       |         N/A|     7.101ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSeth_rx_clkTOsys_clk_path" TIG     | SETUP       |         N/A|     0.937ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_crg_unbuf_sdram_full = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "crg_unbuf_sdram_full" TS_crg_clk100b     |             |            |            |        |            
       / 4 HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      0.925ns|      9.294ns|            0|            0|            0|      1564381|
| TS_crg_clk100b                |     10.000ns|      3.334ns|      9.294ns|            0|            0|            0|      1564381|
|  TS_crg_unbuf_sdram_half_b    |      5.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  TS_crg_unbuf_sys             |     20.000ns|     17.475ns|          N/A|            0|            0|      1563144|            0|
|  TS_crg_unbuf_sdram_full      |      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_crg_unbuf_sys2x           |     10.000ns|      9.208ns|          N/A|            0|            0|          905|            0|
|  TS_crg_unbuf_sdram_half_a    |      5.000ns|      4.647ns|          N/A|            0|            0|          332|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 56 secs 
Total CPU time to PAR completion: 58 secs 

Peak Memory Usage:  817 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 1

Writing design to file top.ncd



PAR done!
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
Opened constraints file top.pcf.

Sun Sep 24 22:57:35 2017

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on block:<rgmii_if/rgmii_rx_ctl_in>:<ILOGIC2_IFF>.  The IFFTYPE is DDR and
   the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "top.bit".
Saving bit stream in "top.bin".
Bitstream generation is complete.
ERROR:Portability:50 - Execution of the
