#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Mar 30 19:26:00 2015
# Process ID: 13332
# Log file: Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/impl_1/topv4.vdi
# Journal file: Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source topv4.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/xfft_0_synth_1/xfft_0.dcp' for cell 'fft'
INFO: [Project 1-491] No black box instances found for design checkpoint 'Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/ila_1_synth_1/ila_1.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint 'Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'.
INFO: [Project 1-454] Reading design checkpoint 'Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'mem0'
INFO: [Project 1-491] No black box instances found for design checkpoint 'Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/vio_1_synth_1/vio_1.dcp'.
INFO: [Project 1-454] Reading design checkpoint 'Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'mem1'
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 17 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'ila_1'. The XDC file z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/ila_1/constraints/ila.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vio_1'. The XDC file z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/vio_1/vio_1.xdc will not be read for any cell of this module.
Parsing XDC File [Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.srcs/constrs_1/imports/sources/Nexys4_audio_id.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk50'. [Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.srcs/constrs_1/imports/sources/Nexys4_audio_id.xdc:783]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.srcs/constrs_1/imports/sources/Nexys4_audio_id.xdc:783]
WARNING: [Vivado 12-507] No nets matched 'clk50'. [Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.srcs/constrs_1/imports/sources/Nexys4_audio_id.xdc:867]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.srcs/constrs_1/imports/sources/Nexys4_audio_id.xdc:867]
Finished Parsing XDC File [Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.srcs/constrs_1/imports/sources/Nexys4_audio_id.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/xfft_0_synth_1/xfft_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 464.289 ; gain = 277.816
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 467.637 ; gain = 1.109
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
INFO: [IP_Flow 19-3826] Re-using generated and synthesized IP, "xilinx.com:ip:labtools_xsdb_master_lib:3.0", from Vivado Debug IP cache, "z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.cache/a925e7c1".
INFO: [IP_Flow 19-3806] Generating IP xilinx.com:ip:ila:4.0 for u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 933.152 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1818ed242

Time (s): cpu = 00:00:10 ; elapsed = 00:06:17 . Memory (MB): peak = 933.152 ; gain = 48.043
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 12 load pin(s).
INFO: [Opt 31-194] Inserted BUFG xlnx_opt_BUFG to drive 3631 load(s) on clock net xlnx_opt_
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1f6455db1

Time (s): cpu = 00:00:12 ; elapsed = 00:06:18 . Memory (MB): peak = 938.754 ; gain = 53.645

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 335 cells.
Phase 3 Constant Propagation | Checksum: 157bb5567

Time (s): cpu = 00:00:13 ; elapsed = 00:06:19 . Memory (MB): peak = 938.754 ; gain = 53.645

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1557 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 552 unconnected cells.
Phase 4 Sweep | Checksum: 1443219ee

Time (s): cpu = 00:00:14 ; elapsed = 00:06:20 . Memory (MB): peak = 938.754 ; gain = 53.645
Ending Logic Optimization Task | Checksum: 1443219ee

Time (s): cpu = 00:00:00 ; elapsed = 00:06:21 . Memory (MB): peak = 938.754 ; gain = 53.645
Implement Debug Cores | Checksum: 1818ed242
Logic Optimization | Checksum: f2f0f9a7

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 31 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 20 newly gated: 2 Total Ports: 62
Ending PowerOpt Patch Enables Task | Checksum: 11cbc10d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1054.289 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11cbc10d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1054.289 ; gain = 115.535
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:06:44 . Memory (MB): peak = 1054.289 ; gain = 590.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1054.289 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: ad8e7557

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1054.289 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 6e49bc5a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.494 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 6e49bc5a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.532 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 6e49bc5a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.544 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 13b106165

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1054.289 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 13b106165

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 51156c08

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1054.289 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 51156c08

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 51156c08

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 0d24ed2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1054.289 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d9eb9237

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: dbed93f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1a76bab25

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 18da29af4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.289 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 1bb1ffd3f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.289 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 1bb1ffd3f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1bb1ffd3f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.289 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1bb1ffd3f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.289 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 1bb1ffd3f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.289 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 1bb1ffd3f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 281a6c300

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 281a6c300

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 267a5556f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1d3745eb5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 27807baf5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 24695460a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1054.289 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 198b6fbed

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 198b6fbed

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1054.289 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 198b6fbed

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1053834fd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 1b3a7c5e0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1054.289 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-42.233. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1b3a7c5e0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1054.289 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 1b3a7c5e0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1b3a7c5e0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1b3a7c5e0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1054.289 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 1b3a7c5e0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1054.289 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 1ff625246

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1054.289 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1ff625246

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1054.289 ; gain = 0.000
Ending Placer Task | Checksum: 1b7c808b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1054.289 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 2 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1054.289 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.858 . Memory (MB): peak = 1054.289 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1054.289 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1054.289 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 120909607

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1150.527 ; gain = 96.238

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 120909607

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 1150.527 ; gain = 96.238
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 10b27de82

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 1168.250 ; gain = 113.961
INFO: [Route 35-57] Estimated Timing Summary | WNS=-40.9  | TNS=-571   | WHS=-0.315 | THS=-127   |

Phase 2 Router Initialization | Checksum: 10b27de82

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1168.250 ; gain = 113.961

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16cfacac4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1168.250 ; gain = 113.961

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 482
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1e4e9ca1b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 1168.250 ; gain = 113.961
INFO: [Route 35-57] Estimated Timing Summary | WNS=-44.2  | TNS=-618   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 177583716

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1185.195 ; gain = 130.906

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 177583716

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1185.195 ; gain = 130.906
Phase 4.1.2 GlobIterForTiming | Checksum: 1a75513c6

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1185.195 ; gain = 130.906
Phase 4.1 Global Iteration 0 | Checksum: 1a75513c6

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1185.195 ; gain = 130.906

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 10cd3b286

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1185.195 ; gain = 130.906
INFO: [Route 35-57] Estimated Timing Summary | WNS=-44    | TNS=-615   | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 13c0fa6b7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1185.195 ; gain = 130.906

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 13c0fa6b7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1185.195 ; gain = 130.906
Phase 4.2.2 GlobIterForTiming | Checksum: 108168871

Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 1185.195 ; gain = 130.906
Phase 4.2 Global Iteration 1 | Checksum: 108168871

Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 1185.195 ; gain = 130.906

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: e2045db0

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1185.195 ; gain = 130.906
INFO: [Route 35-57] Estimated Timing Summary | WNS=-44.1  | TNS=-616   | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: af6c02bd

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1185.195 ; gain = 130.906
Phase 4 Rip-up And Reroute | Checksum: af6c02bd

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1185.195 ; gain = 130.906

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: af6c02bd

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 1185.195 ; gain = 130.906
INFO: [Route 35-57] Estimated Timing Summary | WNS=-44    | TNS=-615   | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 1a45c7276

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 1185.195 ; gain = 130.906

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1a45c7276

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 1185.195 ; gain = 130.906

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1a45c7276

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1185.195 ; gain = 130.906
INFO: [Route 35-57] Estimated Timing Summary | WNS=-44    | TNS=-614   | WHS=0.026  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1a45c7276

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1185.195 ; gain = 130.906

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.691561 %
  Global Horizontal Routing Utilization  = 0.958369 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
Phase 8 Route finalize | Checksum: 1a45c7276

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1185.195 ; gain = 130.906

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1a45c7276

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1185.195 ; gain = 130.906

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 107f3a373

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1185.195 ; gain = 130.906

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-44    | TNS=-614   | WHS=0.026  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 107f3a373

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1185.195 ; gain = 130.906
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 107f3a373

Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1185.195 ; gain = 130.906

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1185.195 ; gain = 130.906
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 3 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1185.195 ; gain = 130.906
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1185.195 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.195 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/impl_1/topv4_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Mar 30 19:35:03 2015...
#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Mar 30 19:37:20 2015
# Process ID: 13712
# Log file: Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/impl_1/topv4.vdi
# Journal file: Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source topv4.tcl -notrace
Command: open_checkpoint topv4_routed.dcp
INFO: [Netlist 29-17] Analyzing 371 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
Parsing XDC File [Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/impl_1/.Xil/Vivado-13712-COM1598/dcp/topv4.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.cache/a925e7c1/labtools_xsdb_master_lib.xdc:13]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 903.512 ; gain = 418.156
Finished Parsing XDC File [Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/impl_1/.Xil/Vivado-13712-COM1598/dcp/topv4.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.967 . Memory (MB): peak = 915.418 ; gain = 1.074
Restoring placement.
Restored 1226 out of 1226 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 48 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-484] Checkpoint was created with build 932637
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 921.293 ; gain = 745.238
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./topv4.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'Z:/jtobin/vivado_projects/adc_fft_to_pc2/adc_fft_to_pc2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Mar 30 19:38:37 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1281.570 ; gain = 360.277
INFO: [Common 17-206] Exiting Vivado at Mon Mar 30 19:38:37 2015...
