Analysis & Synthesis report for Lab4
Wed Jun 24 18:20:07 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|rx_state
 11. State Machine - |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|tx_state
 12. State Machine - |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|rx_state
 13. State Machine - |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|tx_state
 14. State Machine - |Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1|i_src_l
 15. State Machine - |Top8051|DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l
 16. State Machine - |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|bus_seq
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for rom:u_rom|altsyncram:altsyncram_component|altsyncram_fta1:auto_generated
 23. Source assignments for ram:u_ram|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated
 24. Source assignments for sld_signaltap:auto_signaltap_0
 25. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_cpu:i_cpu
 26. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu
 27. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|DW8051_updn_ctr:c0
 28. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_updn_ctr:i_pc
 29. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_u_ctr_clr:cyc1
 30. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i1
 31. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i2
 32. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i3
 33. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i4
 34. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_timer2:i_timer2|DW8051_timer_ctr:i1
 35. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_timer2:i_timer2|DW8051_timer_ctr:i2
 36. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial1
 37. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u0
 38. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u1
 39. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u2
 40. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u3
 41. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial2
 42. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u0
 43. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u1
 44. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial2|DW8051_updn_ctr:u2
 45. Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial2|DW8051_updn_ctr:u3
 46. Parameter Settings for User Entity Instance: rom:u_rom|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: ram:u_ram|altsyncram:altsyncram_component
 48. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 49. altsyncram Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "Key:KEY_u0|edge_detect:edge_key1"
 51. Port Connectivity Checks: "Key:KEY_u0|edge_detect:edge_key0"
 52. Port Connectivity Checks: "Key:KEY_u0"
 53. Port Connectivity Checks: "LED_v2:LED_u0"
 54. Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial2|DW8051_updn_ctr:u3"
 55. Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial2|DW8051_updn_ctr:u2"
 56. Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u1"
 57. Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u0"
 58. Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u3"
 59. Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u2"
 60. Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u1"
 61. Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u0"
 62. Port Connectivity Checks: "DW8051_core:u0|DW8051_timer2:i_timer2|DW8051_timer_ctr:i2"
 63. Port Connectivity Checks: "DW8051_core:u0|DW8051_timer2:i_timer2|DW8051_timer_ctr:i1"
 64. Port Connectivity Checks: "DW8051_core:u0|DW8051_intr_0:i_intr0"
 65. Port Connectivity Checks: "DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i4"
 66. Port Connectivity Checks: "DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i3"
 67. Port Connectivity Checks: "DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i2"
 68. Port Connectivity Checks: "DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i1"
 69. Port Connectivity Checks: "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"
 70. Port Connectivity Checks: "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"
 71. Port Connectivity Checks: "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_u_ctr_clr:cyc1"
 72. Port Connectivity Checks: "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_updn_ctr:i_pc"
 73. Port Connectivity Checks: "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|DW8051_updn_ctr:c0"
 74. Port Connectivity Checks: "DW8051_core:u0"
 75. Signal Tap Logic Analyzer Settings
 76. Post-Synthesis Netlist Statistics for Top Partition
 77. Elapsed Time Per Partition
 78. Connections to In-System Debugging Instance "auto_signaltap_0"
 79. Analysis & Synthesis Messages
 80. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 24 18:20:06 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab4                                        ;
; Top-level Entity Name              ; Top8051                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,272                                       ;
;     Total combinational functions  ; 4,022                                       ;
;     Dedicated logic registers      ; 4,550                                       ;
; Total registers                    ; 4550                                        ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 207,872                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Top8051            ; Lab4               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; Key.v                                                              ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/Key.v                                                                ;             ;
; edge_detect.v                                                      ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/edge_detect.v                                                        ;             ;
; DW8051/DW8051_alu.v                                                ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_alu.v                                                  ;             ;
; DW8051/DW8051_biu.v                                                ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_biu.v                                                  ;             ;
; DW8051/DW8051_control.v                                            ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_control.v                                              ;             ;
; DW8051/DW8051_core.v                                               ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_core.v                                                 ;             ;
; DW8051/DW8051_cpu.v                                                ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v                                                  ;             ;
; DW8051/DW8051_intr_0.v                                             ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v                                               ;             ;
; DW8051/DW8051_intr_1.v                                             ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v                                               ;             ;
; DW8051/DW8051_main_regs.v                                          ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v                                            ;             ;
; DW8051/DW8051_op_decoder.v                                         ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_op_decoder.v                                           ;             ;
; DW8051/DW8051_serial.v                                             ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_serial.v                                               ;             ;
; DW8051/DW8051_shftreg.v                                            ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_shftreg.v                                              ;             ;
; DW8051/DW8051_timer.v                                              ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_timer.v                                                ;             ;
; DW8051/DW8051_timer_ctr.v                                          ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_timer_ctr.v                                            ;             ;
; DW8051/DW8051_timer2.v                                             ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v                                               ;             ;
; DW8051/DW8051_u_ctr_clr.v                                          ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_u_ctr_clr.v                                            ;             ;
; DW8051/DW8051_updn_ctr.v                                           ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v                                             ;             ;
; DW8051/DW8051/DW8051_parameter.v                                   ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/DW8051/DW8051/DW8051_parameter.v                                     ;             ;
; DW8051/ram.v                                                       ; yes             ; User Wizard-Generated File                   ; D:/QuartusCode/Lab4/DW8051/ram.v                                                         ;             ;
; DW8051/rom.v                                                       ; yes             ; User Wizard-Generated File                   ; D:/QuartusCode/Lab4/DW8051/rom.v                                                         ;             ;
; Top8051.v                                                          ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/Top8051.v                                                            ;             ;
; LED_v2.v                                                           ; yes             ; User Verilog HDL File                        ; D:/QuartusCode/Lab4/LED_v2.v                                                             ;             ;
; dw8051/dw8051/dw8051_package.inc                                   ; yes             ; Auto-Found Unspecified File                  ; D:/QuartusCode/Lab4/dw8051/dw8051/dw8051_package.inc                                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_fta1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusCode/Lab4/db/altsyncram_fta1.tdf                                               ;             ;
; DW8051/Lab4_v3.hex                                                 ; yes             ; Auto-Found Memory Initialization File        ; D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex                                                   ;             ;
; db/altsyncram_75g1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusCode/Lab4/db/altsyncram_75g1.tdf                                               ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; db/altsyncram_e824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusCode/Lab4/db/altsyncram_e824.tdf                                               ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_0tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusCode/Lab4/db/mux_0tc.tdf                                                       ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusCode/Lab4/db/decode_dvf.tdf                                                    ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_aii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusCode/Lab4/db/cntr_aii.tdf                                                      ;             ;
; db/cmpr_vgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusCode/Lab4/db/cmpr_vgc.tdf                                                      ;             ;
; db/cntr_h6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusCode/Lab4/db/cntr_h6j.tdf                                                      ;             ;
; db/cntr_kgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusCode/Lab4/db/cntr_kgi.tdf                                                      ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusCode/Lab4/db/cmpr_rgc.tdf                                                      ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusCode/Lab4/db/cntr_23j.tdf                                                      ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusCode/Lab4/db/cmpr_ngc.tdf                                                      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sld7bb2859b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/QuartusCode/Lab4/db/ip/sld7bb2859b/alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v               ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv        ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv     ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd   ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv     ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
; db/altsyncram_7la1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusCode/Lab4/db/altsyncram_7la1.tdf                                               ;             ;
; DW8051/Lab4.hex                                                    ; yes             ; Auto-Found Memory Initialization File        ; DW8051/Lab4.hex                                                                          ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 7,272     ;
;                                             ;           ;
; Total combinational functions               ; 4022      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2576      ;
;     -- 3 input functions                    ; 1003      ;
;     -- <=2 input functions                  ; 443       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3798      ;
;     -- arithmetic mode                      ; 224       ;
;                                             ;           ;
; Total registers                             ; 4550      ;
;     -- Dedicated logic registers            ; 4550      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 6         ;
; Total memory bits                           ; 207872    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3460      ;
; Total fan-out                               ; 33891     ;
; Average fan-out                             ; 3.82      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Top8051                                                                                                                                ; 4022 (3)            ; 4550 (0)                  ; 207872      ; 0            ; 0       ; 0         ; 6    ; 0            ; |Top8051                                                                                                                                                                                                                                                                                                                                            ; Top8051                           ; work         ;
;    |DW8051_core:u0|                                                                                                                     ; 2404 (118)          ; 611 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0                                                                                                                                                                                                                                                                                                                             ; DW8051_core                       ; work         ;
;       |DW8051_cpu:i_cpu|                                                                                                                ; 1726 (153)          ; 341 (5)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu                                                                                                                                                                                                                                                                                                            ; DW8051_cpu                        ; work         ;
;          |DW8051_alu:i_alu|                                                                                                             ; 213 (213)           ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_alu:i_alu                                                                                                                                                                                                                                                                                           ; DW8051_alu                        ; work         ;
;          |DW8051_biu:i_biu|                                                                                                             ; 59 (53)             ; 39 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu                                                                                                                                                                                                                                                                                           ; DW8051_biu                        ; work         ;
;             |DW8051_updn_ctr:c0|                                                                                                        ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|DW8051_updn_ctr:c0                                                                                                                                                                                                                                                                        ; DW8051_updn_ctr                   ; work         ;
;          |DW8051_control:i_control|                                                                                                     ; 1090 (1090)         ; 191 (191)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control                                                                                                                                                                                                                                                                                   ; DW8051_control                    ; work         ;
;          |DW8051_main_regs:i_mregs|                                                                                                     ; 68 (68)             ; 87 (87)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs                                                                                                                                                                                                                                                                                   ; DW8051_main_regs                  ; work         ;
;          |DW8051_op_decoder:i_opdec|                                                                                                    ; 125 (125)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_op_decoder:i_opdec                                                                                                                                                                                                                                                                                  ; DW8051_op_decoder                 ; work         ;
;          |DW8051_u_ctr_clr:cyc1|                                                                                                        ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_u_ctr_clr:cyc1                                                                                                                                                                                                                                                                                      ; DW8051_u_ctr_clr                  ; work         ;
;          |DW8051_updn_ctr:i_pc|                                                                                                         ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_updn_ctr:i_pc                                                                                                                                                                                                                                                                                       ; DW8051_updn_ctr                   ; work         ;
;       |DW8051_intr_0:i_intr0|                                                                                                           ; 6 (6)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_intr_0:i_intr0                                                                                                                                                                                                                                                                                                       ; DW8051_intr_0                     ; work         ;
;       |DW8051_intr_1:i_intr1|                                                                                                           ; 113 (113)           ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1                                                                                                                                                                                                                                                                                                       ; DW8051_intr_1                     ; work         ;
;       |DW8051_serial:i_serial1|                                                                                                         ; 125 (97)            ; 57 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial1                                                                                                                                                                                                                                                                                                     ; DW8051_serial                     ; work         ;
;          |DW8051_shftreg:u0|                                                                                                            ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u0                                                                                                                                                                                                                                                                                   ; DW8051_shftreg                    ; work         ;
;          |DW8051_shftreg:u1|                                                                                                            ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u1                                                                                                                                                                                                                                                                                   ; DW8051_shftreg                    ; work         ;
;          |DW8051_updn_ctr:u2|                                                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u2                                                                                                                                                                                                                                                                                  ; DW8051_updn_ctr                   ; work         ;
;          |DW8051_updn_ctr:u3|                                                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u3                                                                                                                                                                                                                                                                                  ; DW8051_updn_ctr                   ; work         ;
;       |DW8051_serial:i_serial2|                                                                                                         ; 120 (92)            ; 58 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial2                                                                                                                                                                                                                                                                                                     ; DW8051_serial                     ; work         ;
;          |DW8051_shftreg:u0|                                                                                                            ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u0                                                                                                                                                                                                                                                                                   ; DW8051_shftreg                    ; work         ;
;          |DW8051_shftreg:u1|                                                                                                            ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u1                                                                                                                                                                                                                                                                                   ; DW8051_shftreg                    ; work         ;
;          |DW8051_updn_ctr:u2|                                                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|DW8051_updn_ctr:u2                                                                                                                                                                                                                                                                                  ; DW8051_updn_ctr                   ; work         ;
;          |DW8051_updn_ctr:u3|                                                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|DW8051_updn_ctr:u3                                                                                                                                                                                                                                                                                  ; DW8051_updn_ctr                   ; work         ;
;       |DW8051_timer2:i_timer2|                                                                                                          ; 73 (25)             ; 43 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_timer2:i_timer2                                                                                                                                                                                                                                                                                                      ; DW8051_timer2                     ; work         ;
;          |DW8051_timer_ctr:i1|                                                                                                          ; 22 (22)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_timer2:i_timer2|DW8051_timer_ctr:i1                                                                                                                                                                                                                                                                                  ; DW8051_timer_ctr                  ; work         ;
;          |DW8051_timer_ctr:i2|                                                                                                          ; 26 (26)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_timer2:i_timer2|DW8051_timer_ctr:i2                                                                                                                                                                                                                                                                                  ; DW8051_timer_ctr                  ; work         ;
;       |DW8051_timer:i_timer|                                                                                                            ; 123 (46)            ; 49 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_timer:i_timer                                                                                                                                                                                                                                                                                                        ; DW8051_timer                      ; work         ;
;          |DW8051_timer_ctr:i1|                                                                                                          ; 29 (29)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i1                                                                                                                                                                                                                                                                                    ; DW8051_timer_ctr                  ; work         ;
;          |DW8051_timer_ctr:i2|                                                                                                          ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i2                                                                                                                                                                                                                                                                                    ; DW8051_timer_ctr                  ; work         ;
;          |DW8051_timer_ctr:i3|                                                                                                          ; 27 (27)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i3                                                                                                                                                                                                                                                                                    ; DW8051_timer_ctr                  ; work         ;
;          |DW8051_timer_ctr:i4|                                                                                                          ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i4                                                                                                                                                                                                                                                                                    ; DW8051_timer_ctr                  ; work         ;
;    |Key:KEY_u0|                                                                                                                         ; 7 (3)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|Key:KEY_u0                                                                                                                                                                                                                                                                                                                                 ; Key                               ; work         ;
;       |edge_detect:edge_key0|                                                                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|Key:KEY_u0|edge_detect:edge_key0                                                                                                                                                                                                                                                                                                           ; edge_detect                       ; work         ;
;       |edge_detect:edge_key1|                                                                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|Key:KEY_u0|edge_detect:edge_key1                                                                                                                                                                                                                                                                                                           ; edge_detect                       ; work         ;
;    |LED_v2:LED_u0|                                                                                                                      ; 244 (244)           ; 239 (239)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|LED_v2:LED_u0                                                                                                                                                                                                                                                                                                                              ; LED_v2                            ; work         ;
;    |ram:u_ram|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|ram:u_ram                                                                                                                                                                                                                                                                                                                                  ; ram                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|ram:u_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_75g1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|ram:u_ram|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_75g1                   ; work         ;
;    |rom:u_rom|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|rom:u_rom                                                                                                                                                                                                                                                                                                                                  ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|rom:u_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_fta1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|rom:u_rom|altsyncram:altsyncram_component|altsyncram_fta1:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_fta1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1240 (2)            ; 3603 (548)                ; 140288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1238 (0)            ; 3055 (0)                  ; 140288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1238 (88)           ; 3055 (1174)               ; 140288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 21 (0)              ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_0tc:auto_generated|                                                                                              ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                              ; mux_0tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 140288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_e824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 140288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e824:auto_generated                                                                                                                                                 ; altsyncram_e824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 74 (74)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 641 (1)             ; 1386 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 548 (0)             ; 1370 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 822 (822)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 548 (0)             ; 548 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 92 (92)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 353 (11)            ; 336 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_aii:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_aii:auto_generated                                                             ; cntr_aii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_h6j:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                      ; cntr_h6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_kgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_kgi:auto_generated                                                                            ; cntr_kgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 274 (274)           ; 274 (274)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top8051|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+
; ram:u_ram|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; None          ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fta1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536  ; ./Lab4_v3.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 274          ; 512          ; 274          ; 140288 ; None          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Top8051|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Top8051|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Top8051|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Top8051|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Top8051|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|rx_state ;
+-------------+-------------+-------------+-------------+------------------+
; Name        ; rx_state.11 ; rx_state.10 ; rx_state.01 ; rx_state.00      ;
+-------------+-------------+-------------+-------------+------------------+
; rx_state.00 ; 0           ; 0           ; 0           ; 0                ;
; rx_state.01 ; 0           ; 0           ; 1           ; 1                ;
; rx_state.10 ; 0           ; 1           ; 0           ; 1                ;
; rx_state.11 ; 1           ; 0           ; 0           ; 1                ;
+-------------+-------------+-------------+-------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|tx_state                               ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; tx_state.101 ; tx_state.100 ; tx_state.011 ; tx_state.010 ; tx_state.001 ; tx_state.000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; tx_state.000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; tx_state.001 ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; tx_state.010 ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; tx_state.011 ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; tx_state.100 ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; tx_state.101 ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|rx_state ;
+-------------+-------------+-------------+-------------+------------------+
; Name        ; rx_state.11 ; rx_state.10 ; rx_state.01 ; rx_state.00      ;
+-------------+-------------+-------------+-------------+------------------+
; rx_state.00 ; 0           ; 0           ; 0           ; 0                ;
; rx_state.01 ; 0           ; 0           ; 1           ; 1                ;
; rx_state.10 ; 0           ; 1           ; 0           ; 1                ;
; rx_state.11 ; 1           ; 0           ; 0           ; 1                ;
+-------------+-------------+-------------+-------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|tx_state                               ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; tx_state.101 ; tx_state.100 ; tx_state.011 ; tx_state.010 ; tx_state.001 ; tx_state.000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; tx_state.000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; tx_state.001 ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; tx_state.010 ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; tx_state.011 ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; tx_state.100 ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; tx_state.101 ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1|i_src_l                                                                                                                                           ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; i_src_l.1100 ; i_src_l.1011 ; i_src_l.1010 ; i_src_l.1001 ; i_src_l.1000 ; i_src_l.0111 ; i_src_l.0110 ; i_src_l.0101 ; i_src_l.0100 ; i_src_l.0011 ; i_src_l.0010 ; i_src_l.0001 ; i_src_l.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; i_src_l.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; i_src_l.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; i_src_l.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; i_src_l.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; i_src_l.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; i_src_l.0101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; i_src_l.0110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; i_src_l.0111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; i_src_l.1000 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; i_src_l.1001 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; i_src_l.1010 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; i_src_l.1011 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; i_src_l.1100 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |Top8051|DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l                           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_src_l.101 ; i_src_l.100 ; i_src_l.011 ; i_src_l.010 ; i_src_l.001 ; i_src_l.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_src_l.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_src_l.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_src_l.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_src_l.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_src_l.100 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_src_l.101 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|bus_seq ;
+------------+------------+------------+--------------------------------------------+
; Name       ; bus_seq.00 ; bus_seq.10 ; bus_seq.01                                 ;
+------------+------------+------------+--------------------------------------------+
; bus_seq.00 ; 0          ; 0          ; 0                                          ;
; bus_seq.01 ; 1          ; 0          ; 1                                          ;
; bus_seq.10 ; 1          ; 1          ; 0                                          ;
+------------+------------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                   ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal                                                                   ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; DW8051_core:u0|DW8051_serial:i_serial2|rxd_l0                                 ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_serial:i_serial2|rxd_l0b                                ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_serial:i_serial1|rxd_l0                                 ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_serial:i_serial1|rxd_l0b                                ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer2:i_timer2|t2_l0                                   ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer2:i_timer2|t2_l1                                   ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer2:i_timer2|t2_l2                                   ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer2:i_timer2|t2ex_l0                                 ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer2:i_timer2|t2ex_l1                                 ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer2:i_timer2|t2ex_l2                                 ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x0_l1_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x0_l2_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x0_l3_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x1_l1_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x1_l2_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x1_l3_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x3_l1_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x3_l2_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x3_l3_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x5_l1_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x5_l2_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x5_l3_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|pfi_l1                                   ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|pfi_l2                                   ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|wdti_l1                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|wdti_l2                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|wdti_l3                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|x0_l1_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|x1_l1_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|x0_l2_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|x1_l2_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|x0_l3_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|x1_l3_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer:i_timer|t0_l0                                     ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer:i_timer|t1_l0                                     ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer:i_timer|t0_l1                                     ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer:i_timer|t1_l1                                     ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer:i_timer|t0_l2                                     ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer:i_timer|t1_l2                                     ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer:i_timer|int0_l_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer:i_timer|int1_l_n                                  ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_serial:i_serial2|rxd_l1                                 ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_serial:i_serial2|rxd_l2                                 ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_serial:i_serial2|rxd_l3                                 ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_serial:i_serial1|rxd_l1                                 ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_serial:i_serial1|rxd_l2                                 ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_serial:i_serial1|rxd_l3                                 ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer:i_timer|gate0                                     ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_timer:i_timer|gate1                                     ; Stuck at GND due to stuck port data_in                                               ;
; LED_v2:LED_u0|led[3]                                                          ; Stuck at GND due to stuck port data_in                                               ;
; Key:KEY_u0|key_data_out[2..6]                                                 ; Merged with Key:KEY_u0|key_data_out[7]                                               ;
; DW8051_core:u0|DW8051_serial:i_serial1|store_t1_ofl                           ; Merged with DW8051_core:u0|DW8051_serial:i_serial2|store_t1_ofl                      ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|ack_l                                    ; Merged with DW8051_core:u0|DW8051_intr_1:i_intr1|ack_l                               ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_addr[7]      ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[7]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|t_sfr_addr[7]        ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[7]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_addr[7]          ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[7]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_addr[6]      ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[6]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|t_sfr_addr[6]        ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[6]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_addr[6]          ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[6]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_addr[5]      ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[5]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|t_sfr_addr[5]        ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[5]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_addr[5]          ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[5]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_addr[4]      ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[4]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|t_sfr_addr[4]        ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[4]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_addr[4]          ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[4]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_addr[3]      ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[3]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|t_sfr_addr[3]        ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[3]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_addr[3]          ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[3]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_addr[2]      ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[2]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|t_sfr_addr[2]        ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[2]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_addr[2]          ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[2]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_addr[1]      ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[1]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|t_sfr_addr[1]        ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[1]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_addr[1]          ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[1]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_addr[0]      ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[0]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|t_sfr_addr[0]        ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[0]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_addr[0]          ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[0]     ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_data_out[7]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[7] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|int_sfr_data_out[7]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[7] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_data_in[7]       ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[7] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_data_out[6]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[6] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|int_sfr_data_out[6]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[6] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_data_in[6]       ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[6] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_data_out[5]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[5] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|int_sfr_data_out[5]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[5] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_data_in[5]       ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[5] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_data_out[4]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[4] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|int_sfr_data_out[4]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[4] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_data_in[4]       ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[4] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_data_out[3]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[3] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|int_sfr_data_out[3]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[3] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_data_in[3]       ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[3] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_data_out[2]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[2] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|int_sfr_data_out[2]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[2] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_data_in[2]       ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[2] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_data_out[1]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[1] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|int_sfr_data_out[1]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[1] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_data_in[1]       ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[1] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_data_out[0]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[0] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|int_sfr_data_out[0]  ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[0] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram_data_in[0]       ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[0] ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_wr           ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_wr          ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|int_sfr_wr           ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_wr          ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ext_sfr_rd           ; Merged with DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_rd          ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|ip_reg[0]                                ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|ip_reg[0]                           ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|ip_reg[5]                                ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|ip_reg[5]                           ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|ie_reg[3]                                ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|ie_reg[3]                           ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|it1                                      ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|it1                                 ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|it0                                      ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|it0                                 ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x4_l2                                    ; Merged with DW8051_core:u0|DW8051_intr_1:i_intr1|x2_l2                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x4_l3                                    ; Merged with DW8051_core:u0|DW8051_intr_1:i_intr1|x2_l3                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x4_l1                                    ; Merged with DW8051_core:u0|DW8051_intr_1:i_intr1|x2_l1                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|ie_reg[0]                                ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|ie_reg[0]                           ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|ie_reg[7]                                ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|ie_reg[7]                           ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|ie_reg[5]                                ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|ie_reg[5]                           ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|ip_reg[4]                                ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|ip_reg[4]                           ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|ie_reg[4]                                ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|ie_reg[4]                           ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|ip_reg[3]                                ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|ip_reg[3]                           ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|ip_reg[2]                                ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|ip_reg[2]                           ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|ie_reg[2]                                ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|ie_reg[2]                           ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|ip_reg[1]                                ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|ip_reg[1]                           ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|ie_reg[1]                                ; Merged with DW8051_core:u0|DW8051_intr_0:i_intr0|ie_reg[1]                           ;
; Key:KEY_u0|key_data_out[7]                                                    ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u1|q[0]                 ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u1|q[0]                 ; Stuck at GND due to stuck port data_in                                               ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|biu_ram_addr[13..15] ; Lost fanout                                                                          ;
; LED_v2:LED_u0|green_data[8][7]                                                ; Lost fanout                                                                          ;
; LED_v2:LED_u0|green_data[8][6]                                                ; Lost fanout                                                                          ;
; LED_v2:LED_u0|green_data[8][5]                                                ; Lost fanout                                                                          ;
; LED_v2:LED_u0|green_data[8][4]                                                ; Lost fanout                                                                          ;
; LED_v2:LED_u0|green_data[8][3]                                                ; Lost fanout                                                                          ;
; LED_v2:LED_u0|green_data[8][2]                                                ; Lost fanout                                                                          ;
; LED_v2:LED_u0|green_data[8][1]                                                ; Lost fanout                                                                          ;
; LED_v2:LED_u0|green_data[8][0]                                                ; Lost fanout                                                                          ;
; LED_v2:LED_u0|blue_data[8][7]                                                 ; Lost fanout                                                                          ;
; LED_v2:LED_u0|blue_data[8][6]                                                 ; Lost fanout                                                                          ;
; LED_v2:LED_u0|blue_data[8][5]                                                 ; Lost fanout                                                                          ;
; LED_v2:LED_u0|blue_data[8][4]                                                 ; Lost fanout                                                                          ;
; LED_v2:LED_u0|blue_data[8][3]                                                 ; Lost fanout                                                                          ;
; LED_v2:LED_u0|blue_data[8][2]                                                 ; Lost fanout                                                                          ;
; LED_v2:LED_u0|blue_data[8][1]                                                 ; Lost fanout                                                                          ;
; LED_v2:LED_u0|blue_data[8][0]                                                 ; Lost fanout                                                                          ;
; LED_v2:LED_u0|red_data[8][7]                                                  ; Lost fanout                                                                          ;
; LED_v2:LED_u0|red_data[8][6]                                                  ; Lost fanout                                                                          ;
; LED_v2:LED_u0|red_data[8][5]                                                  ; Lost fanout                                                                          ;
; LED_v2:LED_u0|red_data[8][4]                                                  ; Lost fanout                                                                          ;
; LED_v2:LED_u0|red_data[8][3]                                                  ; Lost fanout                                                                          ;
; LED_v2:LED_u0|red_data[8][2]                                                  ; Lost fanout                                                                          ;
; LED_v2:LED_u0|red_data[8][1]                                                  ; Lost fanout                                                                          ;
; LED_v2:LED_u0|red_data[8][0]                                                  ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_serial:i_serial2|rx_state~4                             ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_serial:i_serial2|rx_state~5                             ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_serial:i_serial2|tx_state~5                             ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_serial:i_serial2|tx_state~6                             ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_serial:i_serial2|tx_state~7                             ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_serial:i_serial1|rx_state~4                             ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_serial:i_serial1|rx_state~5                             ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_serial:i_serial1|tx_state~5                             ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_serial:i_serial1|tx_state~6                             ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_serial:i_serial1|tx_state~7                             ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|i_src_l~4                                ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|i_src_l~5                                ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|i_src_l~6                                ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|i_src_l~7                                ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l~4                                ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l~5                                ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l~6                                ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|ie0                                      ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|ie1                                      ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|tf0                                      ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|tf1                                      ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l.000                              ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l.001                              ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l.010                              ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l.011                              ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l.100                              ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l.101                              ; Lost fanout                                                                          ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|i_src_l.0110                             ; Merged with DW8051_core:u0|DW8051_intr_1:i_intr1|pf_req_l                            ;
; Total Number of Removed Registers = 184                                       ;                                                                                      ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                ;
+------------------------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                                  ; Reason for Removal        ; Registers Removed due to This Register                        ;
+------------------------------------------------+---------------------------+---------------------------------------------------------------+
; DW8051_core:u0|DW8051_timer2:i_timer2|t2_l0    ; Stuck at GND              ; DW8051_core:u0|DW8051_timer2:i_timer2|t2_l1,                  ;
;                                                ; due to stuck port data_in ; DW8051_core:u0|DW8051_serial:i_serial1|rxd_l2,                ;
;                                                ;                           ; DW8051_core:u0|DW8051_serial:i_serial1|rxd_l3                 ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l~4 ; Lost Fanouts              ; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l.001,             ;
;                                                ;                           ; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l.011,             ;
;                                                ;                           ; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l.101              ;
; DW8051_core:u0|DW8051_serial:i_serial2|rxd_l0  ; Stuck at GND              ; DW8051_core:u0|DW8051_serial:i_serial2|rxd_l1,                ;
;                                                ; due to stuck port data_in ; DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u1|q[0] ;
; DW8051_core:u0|DW8051_serial:i_serial1|rxd_l0  ; Stuck at GND              ; DW8051_core:u0|DW8051_serial:i_serial1|rxd_l1,                ;
;                                                ; due to stuck port data_in ; DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u1|q[0] ;
; DW8051_core:u0|DW8051_timer2:i_timer2|t2ex_l0  ; Stuck at GND              ; DW8051_core:u0|DW8051_timer2:i_timer2|t2ex_l1                 ;
;                                                ; due to stuck port data_in ;                                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x0_l1_n   ; Stuck at GND              ; DW8051_core:u0|DW8051_intr_1:i_intr1|x0_l2_n                  ;
;                                                ; due to stuck port data_in ;                                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x1_l1_n   ; Stuck at GND              ; DW8051_core:u0|DW8051_intr_1:i_intr1|x1_l2_n                  ;
;                                                ; due to stuck port data_in ;                                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x3_l1_n   ; Stuck at GND              ; DW8051_core:u0|DW8051_intr_1:i_intr1|x3_l2_n                  ;
;                                                ; due to stuck port data_in ;                                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x5_l1_n   ; Stuck at GND              ; DW8051_core:u0|DW8051_intr_1:i_intr1|x5_l2_n                  ;
;                                                ; due to stuck port data_in ;                                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|pfi_l1    ; Stuck at GND              ; DW8051_core:u0|DW8051_intr_1:i_intr1|pfi_l2                   ;
;                                                ; due to stuck port data_in ;                                                               ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|wdti_l1   ; Stuck at GND              ; DW8051_core:u0|DW8051_intr_1:i_intr1|wdti_l2                  ;
;                                                ; due to stuck port data_in ;                                                               ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|x0_l1_n   ; Stuck at GND              ; DW8051_core:u0|DW8051_intr_0:i_intr0|x0_l2_n                  ;
;                                                ; due to stuck port data_in ;                                                               ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|x1_l1_n   ; Stuck at GND              ; DW8051_core:u0|DW8051_intr_0:i_intr0|x1_l2_n                  ;
;                                                ; due to stuck port data_in ;                                                               ;
; DW8051_core:u0|DW8051_timer:i_timer|t0_l0      ; Stuck at GND              ; DW8051_core:u0|DW8051_timer:i_timer|t0_l1                     ;
;                                                ; due to stuck port data_in ;                                                               ;
; DW8051_core:u0|DW8051_timer:i_timer|t1_l0      ; Stuck at GND              ; DW8051_core:u0|DW8051_timer:i_timer|t1_l1                     ;
;                                                ; due to stuck port data_in ;                                                               ;
; DW8051_core:u0|DW8051_timer:i_timer|int0_l_n   ; Stuck at GND              ; DW8051_core:u0|DW8051_timer:i_timer|gate0                     ;
;                                                ; due to stuck port data_in ;                                                               ;
; DW8051_core:u0|DW8051_timer:i_timer|int1_l_n   ; Stuck at GND              ; DW8051_core:u0|DW8051_timer:i_timer|gate1                     ;
;                                                ; due to stuck port data_in ;                                                               ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l~5 ; Lost Fanouts              ; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l.010              ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l~6 ; Lost Fanouts              ; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l.100              ;
; DW8051_core:u0|DW8051_intr_0:i_intr0|ie0       ; Lost Fanouts              ; DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l.000              ;
+------------------------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4550  ;
; Number of registers using Synchronous Clear  ; 86    ;
; Number of registers using Synchronous Load   ; 185   ;
; Number of registers using Asynchronous Clear ; 1898  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1792  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs|i_sp[0]                                                                                                                                                                                                                                                                ; 4       ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs|i_sp[1]                                                                                                                                                                                                                                                                ; 3       ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs|i_sp[2]                                                                                                                                                                                                                                                                ; 3       ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|idle_mode_n                                                                                                                                                                                                                                                            ; 27      ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs|i_ckcon[0]                                                                                                                                                                                                                                                             ; 3       ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sel_pc_dptr_n                                                                                                                                                                                                                                                          ; 30      ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|pc_add_signed                                                                                                                                                                                                                                                          ; 2       ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|stop_mode_n                                                                                                                                                                                                                                                            ; 14      ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|idle_mode_del_n                                                                                                                                                                                                                                                        ; 20      ;
; DW8051_core:u0|DW8051_timer:i_timer|clk_div12_t0                                                                                                                                                                                                                                                                                ; 1       ;
; DW8051_core:u0|DW8051_timer:i_timer|clk_div12_t0_h                                                                                                                                                                                                                                                                              ; 1       ;
; DW8051_core:u0|DW8051_timer:i_timer|clk_div12_t1                                                                                                                                                                                                                                                                                ; 1       ;
; DW8051_core:u0|DW8051_timer2:i_timer2|clk_div12                                                                                                                                                                                                                                                                                 ; 1       ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram128_wr_addr_val_n                                                                                                                                                                                                                                                   ; 3       ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram256_wr_addr_val_n                                                                                                                                                                                                                                                   ; 2       ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram128_wr_n                                                                                                                                                                                                                                                            ; 2       ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|ram256_wr_n                                                                                                                                                                                                                                                            ; 2       ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sp_cnt_dir                                                                                                                                                                                                                                                             ; 8       ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x2_l3                                                                                                                                                                                                                                                                                      ; 3       ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x2_l2                                                                                                                                                                                                                                                                                      ; 4       ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|pc_cnt_dir                                                                                                                                                                                                                                                             ; 16      ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|set_pc_n                                                                                                                                                                                                                                                               ; 27      ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|int_rom_rd_n                                                                                                                                                                                                                                                                   ; 9       ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|md_ld_n                                                                                                                                                                                                                                                                        ; 6       ;
; DW8051_core:u0|DW8051_intr_1:i_intr1|x2_l1                                                                                                                                                                                                                                                                                      ; 1       ;
; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|auto_inc_pc                                                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 38                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|count[1]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|count[1]                                  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|mem_addr[6]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1|exif_reg[4]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Top8051|LED_v2:LED_u0|bit_count[2]                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs|i_sp[6]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|instr_cycle[1]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i4|current_state[3]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_timer:i_timer|count_t1[0]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_timer:i_timer|count_t0_h[1]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_timer2:i_timer2|count[0]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_timer:i_timer|count_t0[1]                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|DW8051_updn_ctr:u3|ctr_state[1]           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u0|q[7]                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u0|q[2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i2|current_state[0]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top8051|LED_v2:LED_u0|led_temp[0]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u1|q[6]                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u1|q[2]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u3|ctr_state[2]           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|DW8051_updn_ctr:c0|ctr_state[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|instr_reg[2]                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_updn_ctr:i_pc|ctr_state[15]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Top8051|Key:KEY_u0|key_data_out[1]                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs|i_acc[3]                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i3|current_state[0]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_timer2:i_timer2|DW8051_timer_ctr:i1|current_state[6]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_timer2:i_timer2|DW8051_timer_ctr:i2|current_state[1]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i1|current_state[5]         ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |Top8051|LED_v2:LED_u0|green_data[8][0]                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |Top8051|LED_v2:LED_u0|red_data[8][0]                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |Top8051|LED_v2:LED_u0|blue_data[8][5]                                                    ;
; 18:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|xch_addr[5]             ;
; 18:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|xch_addr[2]             ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|xch_addr[3]             ;
; 35:1               ; 8 bits    ; 184 LEs       ; 8 LEs                ; 176 LEs                ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|dp_inc[4]               ;
; 20:1               ; 2 bits    ; 26 LEs        ; 2 LEs                ; 24 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|rs[1]                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|data_in[1]                      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|acc_data[2]             ;
; 19:1               ; 4 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|acc_data[6]             ;
; 22:1               ; 5 bits    ; 70 LEs        ; 10 LEs               ; 60 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|biu_ram_addr[10]        ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|biu_ram_addr[5]         ;
; 42:1               ; 7 bits    ; 196 LEs       ; 7 LEs                ; 189 LEs                ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|temp3[6]                ;
; 18:1               ; 4 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[5]         ;
; 18:1               ; 3 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_data_out[2]         ;
; 41:1               ; 5 bits    ; 135 LEs       ; 10 LEs               ; 125 LEs                ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|result[11]              ;
; 42:1               ; 4 bits    ; 112 LEs       ; 8 LEs                ; 104 LEs                ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|result[0]               ;
; 42:1               ; 4 bits    ; 112 LEs       ; 8 LEs                ; 104 LEs                ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|result[4]               ;
; 43:1               ; 3 bits    ; 84 LEs        ; 6 LEs                ; 78 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|result[8]               ;
; 39:1               ; 6 bits    ; 156 LEs       ; 12 LEs               ; 144 LEs                ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|pc_inc[3]               ;
; 46:1               ; 8 bits    ; 240 LEs       ; 24 LEs               ; 216 LEs                ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|temp2[5]                ;
; 31:1               ; 3 bits    ; 60 LEs        ; 18 LEs               ; 42 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|temp1[0]                ;
; 31:1               ; 5 bits    ; 100 LEs       ; 35 LEs               ; 65 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|temp1[7]                ;
; 34:1               ; 2 bits    ; 44 LEs        ; 16 LEs               ; 28 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[6]             ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|dest[3]                 ;
; 36:1               ; 2 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[2]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs|i_sp[0]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|add16_a[13]                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_alu:i_alu|Selector2                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|bus_seq                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|Selector8                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|Selector6                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|Selector7                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|Selector9                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |Top8051|DW8051_core:u0|DW8051_intr_0:i_intr0|i_src_l                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|Selector1                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|Selector1                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|Selector0                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial2|Selector2                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|Selector0                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |Top8051|DW8051_core:u0|DW8051_serial:i_serial1|Selector2                                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1|i_src_l                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for rom:u_rom|altsyncram:altsyncram_component|altsyncram_fta1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ram:u_ram|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_cpu:i_cpu ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; ram_256        ; 1     ; Signed Integer                                      ;
; rom_addr_size  ; 16    ; Signed Integer                                      ;
; extd_intr      ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; rom_addr_size  ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|DW8051_updn_ctr:c0 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_updn_ctr:i_pc ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_u_ctr_clr:cyc1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i3 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i4 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_timer2:i_timer2|DW8051_timer_ctr:i1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_timer2:i_timer2|DW8051_timer_ctr:i2 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; base_addr      ; 152   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u0 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u2 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u3 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; base_addr      ; 192   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u0 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial2|DW8051_updn_ctr:u2 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DW8051_core:u0|DW8051_serial:i_serial2|DW8051_updn_ctr:u3 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:u_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer             ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; ./Lab4_v3.hex        ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_fta1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:u_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_75g1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 274                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 274                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 845                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 274                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 2                                         ;
; Entity Instance                           ; rom:u_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                       ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 8192                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
; Entity Instance                           ; ram:u_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 256                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Key:KEY_u0|edge_detect:edge_key1"                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; neg_edge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Key:KEY_u0|edge_detect:edge_key0"                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; neg_edge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Key:KEY_u0"                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; key_sfr_cs  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; key_data_in ; Input  ; Info     ; Explicitly unconnected                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LED_v2:LED_u0"                                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; led_sfr_cs   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_data_out ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial2|DW8051_updn_ctr:u3"                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; data  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial2|DW8051_updn_ctr:u2"                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data   ; Input  ; Info     ; Stuck at GND                                                                        ;
; tercnt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u1"                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; p_in[8..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; p_in[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; p_out[0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u0"                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; s_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
; p_out[8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u3"                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; data  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u2"                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data   ; Input  ; Info     ; Stuck at GND                                                                        ;
; tercnt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u1"                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; p_in[8..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; p_in[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; p_out[0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u0"                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; s_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
; p_out[8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_timer2:i_timer2|DW8051_timer_ctr:i2"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q_n       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ones_5lsb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_timer2:i_timer2|DW8051_timer_ctr:i1"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q_n       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ones_5lsb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_intr_0:i_intr0"                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; intr_sfr_cs   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; intr_data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; int_req       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; int_src       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena_t0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena_t1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; smod1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i4"                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q_n       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ones_5lsb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i3"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i2"                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q_n       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ones_5lsb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i1"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"                                       ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; eie_eip_check    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cpu_bit_nr[7..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ckcon[7..6]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spc_fnc[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_u_ctr_clr:cyc1"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_updn_ctr:i_pc"                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; tercnt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|DW8051_updn_ctr:c0"                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; up_dn ; Input  ; Info     ; Stuck at GND                                                                        ;
; count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DW8051_core:u0"                                                                                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; rst_out_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; test_mode_n    ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; stop_mode_n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; idle_mode_n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; mem_addr       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; mem_data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; mem_wr_n       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; mem_rd_n       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; mem_pswr_n     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; mem_psrd_n     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; mem_ale        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; mem_ea_n       ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; rxd0_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; txd0           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; rxd1_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; txd1           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; t0_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; t1_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; t2_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; port_pin_reg_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; p0_mem_reg_n   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; p0_addr_data_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; p2_mem_reg_n   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; iram_rd_n      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; irom_addr      ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (13 bits) it drives; bit(s) "irom_addr[15..13]" have no fanouts ;
; irom_cs_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 274                 ; 274              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 28                          ;
; cycloneiii_ff         ; 856                         ;
;     CLR               ; 115                         ;
;     CLR SCLR          ; 33                          ;
;     CLR SLD           ; 26                          ;
;     ENA               ; 195                         ;
;     ENA CLR           ; 387                         ;
;     ENA CLR SCLR      ; 5                           ;
;     ENA CLR SLD       ; 89                          ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 2657                        ;
;     arith             ; 137                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 84                          ;
;         3 data inputs ; 52                          ;
;     normal            ; 2520                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 172                         ;
;         3 data inputs ; 552                         ;
;         4 data inputs ; 1778                        ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 18.90                       ;
; Average LUT depth     ; 8.26                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                    ; Details                                                                                                                                                        ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Key:KEY_u0|debounce:keyA|key_out          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Key:KEY_u0|debounce:keyA|key_out          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Key:KEY_u0|debounce:keyB|key_out          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Key:KEY_u0|debounce:keyB|key_out          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Key:KEY_u0|edge_detect:edge_key0|pos_edge ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Key:KEY_u0|edge_detect:edge_key0|pos_edge                            ; N/A                                                                                                                                                            ;
; Key:KEY_u0|edge_detect:edge_key0|pos_edge ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Key:KEY_u0|edge_detect:edge_key0|pos_edge                            ; N/A                                                                                                                                                            ;
; Key:KEY_u0|edge_detect:edge_key1|neg_edge ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Key:KEY_u0|edge_detect:edge_key1|neg_edge                            ; N/A                                                                                                                                                            ;
; Key:KEY_u0|edge_detect:edge_key1|neg_edge ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Key:KEY_u0|edge_detect:edge_key1|neg_edge                            ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Key:KEY_u0|key_data_out[0]                                           ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Key:KEY_u0|key_data_out[0]                                           ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Key:KEY_u0|key_data_out[1]                                           ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Key:KEY_u0|key_data_out[1]                                           ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A                                                                                                                                                            ;
; Key:KEY_u0|key_data_out[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A                                                                                                                                                            ;
; LED:LED_u0|blue_data[0]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[0]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[1]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[1]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[2]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[2]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[3]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[3]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[4]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[4]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[5]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[5]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[6]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[6]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[7]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|blue_data[7]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|data[0][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[0][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[1][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[2][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[3][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[4][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[5][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[6][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][10]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][11]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][12]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][13]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][14]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][15]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][16]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][17]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][18]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][19]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][20]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][21]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][22]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][23]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][5]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][6]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][7]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][8]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data[7][9]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[0]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[0]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[10]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[10]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[11]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[11]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[12]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[12]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[13]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[13]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[14]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[14]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[15]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[15]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[16]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[16]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[17]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[17]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[18]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[18]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[19]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[19]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[1]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[1]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[20]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[20]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[21]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[21]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[22]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[22]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[23]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[23]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[2]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[2]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[3]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[3]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[4]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[4]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[5]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[5]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[6]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[6]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[7]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[7]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[8]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[8]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[9]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|data_out[9]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|dout                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_v2:LED_u0|dout                                                   ; N/A                                                                                                                                                            ;
; LED:LED_u0|dout                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_v2:LED_u0|dout                                                   ; N/A                                                                                                                                                            ;
; LED:LED_u0|green_data[0]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[0]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[1]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[1]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[2]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[2]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[3]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[3]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[4]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[4]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[5]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[5]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[6]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[6]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[7]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|green_data[7]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|led_control_data[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|led_control_data[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|led_control_data[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|led_control_data[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|led_control_data[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|led_control_data[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|led_control_data[3]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|led_control_data[3]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|led_control_data[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_v2:LED_u0|led_control_data[4]                                    ; N/A                                                                                                                                                            ;
; LED:LED_u0|led_control_data[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_v2:LED_u0|led_control_data[4]                                    ; N/A                                                                                                                                                            ;
; LED:LED_u0|led_control_data[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|led_control_data[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|led_control_data[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|led_control_data[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|led_control_data[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|led_control_data[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED:LED_u0|red_data[0]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[0]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[1]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[1]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[2]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[2]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[3]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[3]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[4]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[4]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[5]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[5]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[6]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[6]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[7]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|red_data[7]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; LED:LED_u0|sfr_addr[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[0] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[0] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[1] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[1] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[2] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[2] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[3] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[3] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[4] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[4] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[5] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[5] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[6] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[6] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[7] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_addr[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_addr[7] ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_rd                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_rd      ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_rd                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_rd      ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_wr                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_wr      ; N/A                                                                                                                                                            ;
; LED:LED_u0|sfr_wr                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control|sfr_wr      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                  ; N/A                                                                                                                                                            ;
; clk                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; clk                                                                  ; N/A                                                                                                                                                            ;
; key0                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; key0                                                                 ; N/A                                                                                                                                                            ;
; key0                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; key0                                                                 ; N/A                                                                                                                                                            ;
; key1                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; key1                                                                 ; N/A                                                                                                                                                            ;
; key1                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; key1                                                                 ; N/A                                                                                                                                                            ;
; rst_n                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; rst_n                                                                ; N/A                                                                                                                                                            ;
; rst_n                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; rst_n                                                                ; N/A                                                                                                                                                            ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jun 24 18:19:01 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab4.v
    Info (12023): Found entity 1: Lab4 File: D:/QuartusCode/Lab4/Lab4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file led.v
    Info (12023): Found entity 1: LED File: D:/QuartusCode/Lab4/LED.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file key.v
    Info (12023): Found entity 1: Key File: D:/QuartusCode/Lab4/Key.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file edge_detect.v
    Info (12023): Found entity 1: edge_detect File: D:/QuartusCode/Lab4/edge_detect.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce File: D:/QuartusCode/Lab4/debounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw01_add.v
    Info (12023): Found entity 1: DW01_add File: D:/QuartusCode/Lab4/DW8051/DW01_add.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw01_addsub.v
    Info (12023): Found entity 1: DW01_addsub File: D:/QuartusCode/Lab4/DW8051/DW01_addsub.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw01_cmp2.v
    Info (12023): Found entity 1: DW01_cmp2 File: D:/QuartusCode/Lab4/DW8051/DW01_cmp2.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw01_sub.v
    Info (12023): Found entity 1: DW01_sub File: D:/QuartusCode/Lab4/DW8051/DW01_sub.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw02_mult.v
    Info (12023): Found entity 1: DW02_mult File: D:/QuartusCode/Lab4/DW8051/DW02_mult.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_alu.v
    Info (12023): Found entity 1: DW8051_alu File: D:/QuartusCode/Lab4/DW8051/DW8051_alu.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_biu.v
    Info (12023): Found entity 1: DW8051_biu File: D:/QuartusCode/Lab4/DW8051/DW8051_biu.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_control.v
    Info (12023): Found entity 1: DW8051_control File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 73
Warning (10335): Unrecognized synthesis attribute "dc_script_begin" at DW8051/DW8051_core.v(107) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 107
Warning (10335): Unrecognized synthesis attribute "dc_script_end" at DW8051/DW8051_core.v(109) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 109
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_core.v
    Info (12023): Found entity 1: DW8051_core File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_cpu.v
    Info (12023): Found entity 1: DW8051_cpu File: D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_intr_0.v
    Info (12023): Found entity 1: DW8051_intr_0 File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_intr_1.v
    Info (12023): Found entity 1: DW8051_intr_1 File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_main_regs.v
    Info (12023): Found entity 1: DW8051_main_regs File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 31
Warning (10463): Verilog HDL Declaration warning at DW8051_op_decoder.v(50): "int" is SystemVerilog-2005 keyword File: D:/QuartusCode/Lab4/DW8051/DW8051_op_decoder.v Line: 50
Warning (10463): Verilog HDL Declaration warning at DW8051_op_decoder.v(346): "int" is SystemVerilog-2005 keyword File: D:/QuartusCode/Lab4/DW8051/DW8051_op_decoder.v Line: 346
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_op_decoder.v
    Info (12023): Found entity 1: DW8051_op_decoder File: D:/QuartusCode/Lab4/DW8051/DW8051_op_decoder.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_serial.v
    Info (12023): Found entity 1: DW8051_serial File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_shftreg.v
    Info (12023): Found entity 1: DW8051_shftreg File: D:/QuartusCode/Lab4/DW8051/DW8051_shftreg.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_timer.v
    Info (12023): Found entity 1: DW8051_timer File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_timer_ctr.v
    Info (12023): Found entity 1: DW8051_timer_ctr File: D:/QuartusCode/Lab4/DW8051/DW8051_timer_ctr.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_timer2.v
    Info (12023): Found entity 1: DW8051_timer2 File: D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_u_ctr_clr.v
    Info (12023): Found entity 1: DW8051_u_ctr_clr File: D:/QuartusCode/Lab4/DW8051/DW8051_u_ctr_clr.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/dw8051_updn_ctr.v
    Info (12023): Found entity 1: DW8051_updn_ctr File: D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/ext_mem.v
    Info (12023): Found entity 1: ext_mem File: D:/QuartusCode/Lab4/DW8051/ext_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/int_mem.v
    Info (12023): Found entity 1: int_mem File: D:/QuartusCode/Lab4/DW8051/int_mem.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/rom_mem.v
    Info (12023): Found entity 1: rom_mem File: D:/QuartusCode/Lab4/DW8051/rom_mem.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file dw8051/dw8051/dw8051_parameter.v
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/ram.v
    Info (12023): Found entity 1: ram File: D:/QuartusCode/Lab4/DW8051/ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dw8051/rom.v
    Info (12023): Found entity 1: rom File: D:/QuartusCode/Lab4/DW8051/rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file top8051.v
    Info (12023): Found entity 1: Top8051 File: D:/QuartusCode/Lab4/Top8051.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file led_v2.v
    Info (12023): Found entity 1: LED_v2 File: D:/QuartusCode/Lab4/LED_v2.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Lab4.v(59): created implicit net for "rst_out_n" File: D:/QuartusCode/Lab4/Lab4.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at Top8051.v(64): created implicit net for "rst_out_n" File: D:/QuartusCode/Lab4/Top8051.v Line: 64
Info (12127): Elaborating entity "Top8051" for the top level hierarchy
Info (12128): Elaborating entity "DW8051_core" for hierarchy "DW8051_core:u0" File: D:/QuartusCode/Lab4/Top8051.v Line: 117
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(377): truncated value with size 32 to match size of target (8) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 377
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(519): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 519
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(520): truncated value with size 32 to match size of target (8) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 520
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(521): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 521
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(522): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 522
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(523): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 523
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(524): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 524
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(525): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 525
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(526): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 526
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(560): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 560
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(561): truncated value with size 32 to match size of target (8) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 561
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(562): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 562
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(563): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 563
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(564): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 564
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(565): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 565
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(592): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 592
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(593): truncated value with size 32 to match size of target (8) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 593
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(594): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 594
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(595): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 595
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(596): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 596
Warning (10230): Verilog HDL assignment warning at DW8051_core.v(597): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 597
Info (12128): Elaborating entity "DW8051_cpu" for hierarchy "DW8051_core:u0|DW8051_cpu:i_cpu" File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 365
Warning (10036): Verilog HDL or VHDL warning at DW8051_cpu.v(340): object "zero" assigned a value but never read File: D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v Line: 340
Warning (10230): Verilog HDL assignment warning at DW8051_cpu.v(347): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v Line: 347
Info (12128): Elaborating entity "DW8051_biu" for hierarchy "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu" File: D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v Line: 386
Warning (10230): Verilog HDL assignment warning at DW8051_biu.v(225): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_biu.v Line: 225
Warning (10230): Verilog HDL assignment warning at DW8051_biu.v(230): truncated value with size 32 to match size of target (16) File: D:/QuartusCode/Lab4/DW8051/DW8051_biu.v Line: 230
Warning (10230): Verilog HDL assignment warning at DW8051_biu.v(233): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_biu.v Line: 233
Warning (10230): Verilog HDL assignment warning at DW8051_biu.v(236): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_biu.v Line: 236
Info (12128): Elaborating entity "DW8051_updn_ctr" for hierarchy "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|DW8051_updn_ctr:c0" File: D:/QuartusCode/Lab4/DW8051/DW8051_biu.v Line: 222
Warning (10230): Verilog HDL assignment warning at DW8051_updn_ctr.v(75): truncated value with size 32 to match size of target (3) File: D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v Line: 75
Warning (10230): Verilog HDL assignment warning at DW8051_updn_ctr.v(77): truncated value with size 32 to match size of target (3) File: D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v Line: 77
Warning (10230): Verilog HDL assignment warning at DW8051_updn_ctr.v(88): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v Line: 88
Info (12128): Elaborating entity "DW8051_alu" for hierarchy "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_alu:i_alu" File: D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v Line: 409
Warning (10036): Verilog HDL or VHDL warning at DW8051_alu.v(229): object "div_res8_n" assigned a value but never read File: D:/QuartusCode/Lab4/DW8051/DW8051_alu.v Line: 229
Warning (10230): Verilog HDL assignment warning at DW8051_alu.v(453): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_alu.v Line: 453
Warning (10230): Verilog HDL assignment warning at DW8051_alu.v(886): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_alu.v Line: 886
Warning (10230): Verilog HDL assignment warning at DW8051_alu.v(893): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_alu.v Line: 893
Info (12128): Elaborating entity "DW8051_updn_ctr" for hierarchy "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_updn_ctr:i_pc" File: D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v Line: 436
Warning (10230): Verilog HDL assignment warning at DW8051_updn_ctr.v(75): truncated value with size 32 to match size of target (16) File: D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v Line: 75
Warning (10230): Verilog HDL assignment warning at DW8051_updn_ctr.v(77): truncated value with size 32 to match size of target (16) File: D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v Line: 77
Warning (10230): Verilog HDL assignment warning at DW8051_updn_ctr.v(88): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v Line: 88
Info (12128): Elaborating entity "DW8051_u_ctr_clr" for hierarchy "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_u_ctr_clr:cyc1" File: D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v Line: 510
Warning (10230): Verilog HDL assignment warning at DW8051_u_ctr_clr.v(63): truncated value with size 32 to match size of target (2) File: D:/QuartusCode/Lab4/DW8051/DW8051_u_ctr_clr.v Line: 63
Info (12128): Elaborating entity "DW8051_op_decoder" for hierarchy "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_op_decoder:i_opdec" File: D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v Line: 527
Info (12128): Elaborating entity "DW8051_main_regs" for hierarchy "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs" File: D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v Line: 564
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(174): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 174
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(175): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 175
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(176): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 176
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(177): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 177
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(178): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 178
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(179): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 179
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(180): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 180
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(181): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 181
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(182): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 182
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(183): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 183
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(184): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 184
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(185): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 185
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(186): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 186
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(241): truncated value with size 32 to match size of target (8) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 241
Warning (10230): Verilog HDL assignment warning at DW8051_main_regs.v(243): truncated value with size 32 to match size of target (8) File: D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v Line: 243
Info (12128): Elaborating entity "DW8051_control" for hierarchy "DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control" File: D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v Line: 666
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(598): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 598
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(645): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 645
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(900): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 900
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(936): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 936
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1097): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1097
Warning (10230): Verilog HDL assignment warning at DW8051_control.v(1224): truncated value with size 32 to match size of target (3) File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1224
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1238): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1238
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1451): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1451
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1465): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1465
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1497): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1497
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1533): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1533
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1558): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1558
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1550): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1550
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1637): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1637
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1806): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1806
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1868): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1868
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1866): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1866
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1916): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1916
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1966): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1966
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(1964): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 1964
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(2033): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 2033
Info (10264): Verilog HDL Case Statement information at DW8051_control.v(2061): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 2061
Info (12128): Elaborating entity "DW8051_timer" for hierarchy "DW8051_core:u0|DW8051_timer:i_timer" File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 404
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(233): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 233
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(234): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 234
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(235): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 235
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(236): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 236
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(237): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 237
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(304): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 304
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(305): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 305
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(324): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 324
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(328): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 328
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(337): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 337
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(344): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 344
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(354): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 354
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(359): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 359
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(368): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 368
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(375): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 375
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(431): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 431
Warning (10230): Verilog HDL assignment warning at DW8051_timer.v(494): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 494
Info (12128): Elaborating entity "DW8051_timer_ctr" for hierarchy "DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i1" File: D:/QuartusCode/Lab4/DW8051/DW8051_timer.v Line: 394
Warning (10230): Verilog HDL assignment warning at DW8051_timer_ctr.v(72): truncated value with size 32 to match size of target (8) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer_ctr.v Line: 72
Warning (10230): Verilog HDL assignment warning at DW8051_timer_ctr.v(74): truncated value with size 32 to match size of target (8) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer_ctr.v Line: 74
Warning (10230): Verilog HDL assignment warning at DW8051_timer_ctr.v(85): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer_ctr.v Line: 85
Warning (10230): Verilog HDL assignment warning at DW8051_timer_ctr.v(86): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer_ctr.v Line: 86
Info (12128): Elaborating entity "DW8051_intr_0" for hierarchy "DW8051_core:u0|DW8051_intr_0:i_intr0" File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 439
Warning (10230): Verilog HDL assignment warning at DW8051_intr_0.v(232): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v Line: 232
Warning (10230): Verilog HDL assignment warning at DW8051_intr_0.v(233): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v Line: 233
Warning (10230): Verilog HDL assignment warning at DW8051_intr_0.v(234): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v Line: 234
Warning (10230): Verilog HDL assignment warning at DW8051_intr_0.v(235): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v Line: 235
Warning (10230): Verilog HDL assignment warning at DW8051_intr_0.v(248): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v Line: 248
Warning (10230): Verilog HDL assignment warning at DW8051_intr_0.v(254): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v Line: 254
Warning (10230): Verilog HDL assignment warning at DW8051_intr_0.v(260): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v Line: 260
Warning (10230): Verilog HDL assignment warning at DW8051_intr_0.v(268): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v Line: 268
Warning (10230): Verilog HDL assignment warning at DW8051_intr_0.v(276): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v Line: 276
Warning (10230): Verilog HDL assignment warning at DW8051_intr_0.v(279): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v Line: 279
Info (12128): Elaborating entity "DW8051_intr_1" for hierarchy "DW8051_core:u0|DW8051_intr_1:i_intr1" File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 479
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(353): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 353
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(354): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 354
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(355): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 355
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(356): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 356
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(357): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 357
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(358): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 358
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(359): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 359
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(374): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 374
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(380): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 380
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(387): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 387
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(390): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 390
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(393): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 393
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(396): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 396
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(398): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 398
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(406): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 406
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(414): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 414
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(417): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 417
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(420): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 420
Warning (10230): Verilog HDL assignment warning at DW8051_intr_1.v(423): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v Line: 423
Info (12128): Elaborating entity "DW8051_timer2" for hierarchy "DW8051_core:u0|DW8051_timer2:i_timer2" File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 516
Warning (10230): Verilog HDL assignment warning at DW8051_timer2.v(175): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v Line: 175
Warning (10230): Verilog HDL assignment warning at DW8051_timer2.v(176): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v Line: 176
Warning (10230): Verilog HDL assignment warning at DW8051_timer2.v(177): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v Line: 177
Warning (10230): Verilog HDL assignment warning at DW8051_timer2.v(178): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v Line: 178
Warning (10230): Verilog HDL assignment warning at DW8051_timer2.v(179): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v Line: 179
Warning (10230): Verilog HDL assignment warning at DW8051_timer2.v(254): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v Line: 254
Warning (10230): Verilog HDL assignment warning at DW8051_timer2.v(258): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v Line: 258
Warning (10230): Verilog HDL assignment warning at DW8051_timer2.v(267): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v Line: 267
Warning (10230): Verilog HDL assignment warning at DW8051_timer2.v(308): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v Line: 308
Warning (10230): Verilog HDL assignment warning at DW8051_timer2.v(317): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v Line: 317
Warning (10230): Verilog HDL assignment warning at DW8051_timer2.v(324): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v Line: 324
Warning (10230): Verilog HDL assignment warning at DW8051_timer2.v(339): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v Line: 339
Info (12128): Elaborating entity "DW8051_serial" for hierarchy "DW8051_core:u0|DW8051_serial:i_serial1" File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 557
Warning (10036): Verilog HDL or VHDL warning at DW8051_serial.v(129): object "mode3" assigned a value but never read File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 129
Warning (10036): Verilog HDL or VHDL warning at DW8051_serial.v(135): object "rb8" assigned a value but never read File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 135
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(233): truncated value with size 32 to match size of target (8) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 233
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(245): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 245
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(246): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 246
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(255): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 255
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(256): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 256
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(380): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 380
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(437): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 437
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(441): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 441
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(485): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 485
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(582): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 582
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(587): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 587
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(592): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 592
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(596): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 596
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(600): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 600
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(602): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 602
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(607): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 607
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(654): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 654
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(658): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 658
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(664): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 664
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(666): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 666
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(670): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 670
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(688): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 688
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(692): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 692
Info (12128): Elaborating entity "DW8051_shftreg" for hierarchy "DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u0" File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 318
Info (12128): Elaborating entity "DW8051_shftreg" for hierarchy "DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u1" File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 353
Info (12128): Elaborating entity "DW8051_updn_ctr" for hierarchy "DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u2" File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 502
Warning (10230): Verilog HDL assignment warning at DW8051_updn_ctr.v(75): truncated value with size 32 to match size of target (4) File: D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v Line: 75
Warning (10230): Verilog HDL assignment warning at DW8051_updn_ctr.v(77): truncated value with size 32 to match size of target (4) File: D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v Line: 77
Warning (10230): Verilog HDL assignment warning at DW8051_updn_ctr.v(88): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v Line: 88
Info (12128): Elaborating entity "DW8051_serial" for hierarchy "DW8051_core:u0|DW8051_serial:i_serial2" File: D:/QuartusCode/Lab4/DW8051/DW8051_core.v Line: 589
Warning (10036): Verilog HDL or VHDL warning at DW8051_serial.v(129): object "mode3" assigned a value but never read File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 129
Warning (10036): Verilog HDL or VHDL warning at DW8051_serial.v(135): object "rb8" assigned a value but never read File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 135
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(233): truncated value with size 32 to match size of target (8) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 233
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(245): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 245
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(246): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 246
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(255): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 255
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(256): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 256
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(380): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 380
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(437): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 437
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(441): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 441
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(485): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 485
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(582): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 582
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(587): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 587
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(592): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 592
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(596): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 596
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(600): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 600
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(602): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 602
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(607): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 607
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(654): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 654
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(658): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 658
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(664): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 664
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(666): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 666
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(670): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 670
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(688): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 688
Warning (10230): Verilog HDL assignment warning at DW8051_serial.v(692): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/DW8051/DW8051_serial.v Line: 692
Info (12128): Elaborating entity "rom" for hierarchy "rom:u_rom" File: D:/QuartusCode/Lab4/Top8051.v Line: 141
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:u_rom|altsyncram:altsyncram_component" File: D:/QuartusCode/Lab4/DW8051/rom.v Line: 84
Info (12130): Elaborated megafunction instantiation "rom:u_rom|altsyncram:altsyncram_component" File: D:/QuartusCode/Lab4/DW8051/rom.v Line: 84
Info (12133): Instantiated megafunction "rom:u_rom|altsyncram:altsyncram_component" with the following parameter: File: D:/QuartusCode/Lab4/DW8051/rom.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Lab4_v3.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fta1.tdf
    Info (12023): Found entity 1: altsyncram_fta1 File: D:/QuartusCode/Lab4/db/altsyncram_fta1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fta1" for hierarchy "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fta1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113015): Width of data items in "Lab4_v3.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 39 warnings, reporting 10 File: D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex Line: 1
    Warning (113009): Data at line (1) of memory initialization file "Lab4_v3.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "Lab4_v3.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "Lab4_v3.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "Lab4_v3.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "Lab4_v3.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "Lab4_v3.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "Lab4_v3.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex Line: 7
    Warning (113009): Data at line (9) of memory initialization file "Lab4_v3.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "Lab4_v3.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "Lab4_v3.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex Line: 11
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (2626) in the Memory Initialization File "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" -- setting initial value for remaining addresses to 0 File: D:/QuartusCode/Lab4/DW8051/rom.v Line: 84
Info (12128): Elaborating entity "ram" for hierarchy "ram:u_ram" File: D:/QuartusCode/Lab4/Top8051.v Line: 150
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:u_ram|altsyncram:altsyncram_component" File: D:/QuartusCode/Lab4/DW8051/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "ram:u_ram|altsyncram:altsyncram_component" File: D:/QuartusCode/Lab4/DW8051/ram.v Line: 85
Info (12133): Instantiated megafunction "ram:u_ram|altsyncram:altsyncram_component" with the following parameter: File: D:/QuartusCode/Lab4/DW8051/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_75g1.tdf
    Info (12023): Found entity 1: altsyncram_75g1 File: D:/QuartusCode/Lab4/db/altsyncram_75g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_75g1" for hierarchy "ram:u_ram|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "LED_v2" for hierarchy "LED_v2:LED_u0" File: D:/QuartusCode/Lab4/Top8051.v Line: 162
Warning (10036): Verilog HDL or VHDL warning at LED_v2.v(32): object "key_status_cs" assigned a value but never read File: D:/QuartusCode/Lab4/LED_v2.v Line: 32
Warning (10230): Verilog HDL assignment warning at LED_v2.v(52): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/LED_v2.v Line: 52
Warning (10230): Verilog HDL assignment warning at LED_v2.v(53): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/LED_v2.v Line: 53
Warning (10230): Verilog HDL assignment warning at LED_v2.v(54): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/LED_v2.v Line: 54
Warning (10230): Verilog HDL assignment warning at LED_v2.v(55): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/LED_v2.v Line: 55
Warning (10230): Verilog HDL assignment warning at LED_v2.v(56): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/LED_v2.v Line: 56
Warning (10240): Verilog HDL Always Construct warning at LED_v2.v(63): inferring latch(es) for variable "led_control_data", which holds its previous value in one or more paths through the always construct File: D:/QuartusCode/Lab4/LED_v2.v Line: 63
Warning (10230): Verilog HDL assignment warning at LED_v2.v(97): truncated value with size 32 to match size of target (4) File: D:/QuartusCode/Lab4/LED_v2.v Line: 97
Warning (10230): Verilog HDL assignment warning at LED_v2.v(159): truncated value with size 32 to match size of target (5) File: D:/QuartusCode/Lab4/LED_v2.v Line: 159
Warning (10034): Output port "led_data_out" at LED_v2.v(21) has no driver File: D:/QuartusCode/Lab4/LED_v2.v Line: 21
Warning (10034): Output port "led_sfr_cs" at LED_v2.v(20) has no driver File: D:/QuartusCode/Lab4/LED_v2.v Line: 20
Info (12128): Elaborating entity "Key" for hierarchy "Key:KEY_u0" File: D:/QuartusCode/Lab4/Top8051.v Line: 175
Warning (10036): Verilog HDL or VHDL warning at Key.v(37): object "key_status_wr" assigned a value but never read File: D:/QuartusCode/Lab4/Key.v Line: 37
Warning (10230): Verilog HDL assignment warning at Key.v(81): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab4/Key.v Line: 81
Info (12128): Elaborating entity "edge_detect" for hierarchy "Key:KEY_u0|edge_detect:edge_key0" File: D:/QuartusCode/Lab4/Key.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e824.tdf
    Info (12023): Found entity 1: altsyncram_e824 File: D:/QuartusCode/Lab4/db/altsyncram_e824.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc File: D:/QuartusCode/Lab4/db/mux_0tc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/QuartusCode/Lab4/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aii.tdf
    Info (12023): Found entity 1: cntr_aii File: D:/QuartusCode/Lab4/db/cntr_aii.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: D:/QuartusCode/Lab4/db/cmpr_vgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j File: D:/QuartusCode/Lab4/db/cntr_h6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi File: D:/QuartusCode/Lab4/db/cntr_kgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/QuartusCode/Lab4/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/QuartusCode/Lab4/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/QuartusCode/Lab4/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.06.24.18:19:37 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/QuartusCode/Lab4/db/ip/sld7bb2859b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/QuartusCode/Lab4/DW8051/DW8051_control.v Line: 439
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 54 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/QuartusCode/Lab4/output_files/Lab4.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 83 of its 581 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 498 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7618 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 7317 logic cells
    Info (21064): Implemented 290 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 203 warnings
    Info: Peak virtual memory: 4911 megabytes
    Info: Processing ended: Wed Jun 24 18:20:07 2020
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:01:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/QuartusCode/Lab4/output_files/Lab4.map.smsg.


