# Brian Coder í…ŒìŠ¤íŠ¸ ì˜ˆì‹œ

## ğŸš€ ë¹ ë¥¸ ì‹œì‘

### 1. API í‚¤ ì„¤ì •
```bash
# OpenAI ì‚¬ìš© ì‹œ
export LLM_API_KEY="sk-proj-YOUR_KEY_HERE"

# ë˜ëŠ” OpenRouter ë¬´ë£Œ ëª¨ë¸ ì‚¬ìš© ì‹œ
export LLM_BASE_URL="https://openrouter.ai/api/v1"
export LLM_API_KEY="sk-or-v1-YOUR_KEY_HERE"
export LLM_MODEL_NAME="meta-llama/llama-3.3-70b-instruct:free"
```

---

## ğŸ“ ê¸°ë³¸ í…ŒìŠ¤íŠ¸

### Test 1: ê°„ë‹¨í•œ ì§ˆë¬¸
```bash
python3 main.py --prompt "What is 2+2?"
```

**ì˜ˆìƒ ê²°ê³¼:**
```
Agent: The result of 2 + 2 is 4.
```

---

### Test 2: íŒŒì¼ ì½ê¸°
```bash
python3 main.py --prompt "Read config.py and tell me what model is configured"
```

**ì˜ˆìƒ ê²°ê³¼:**
```
Action: read_file(path="config.py")
Observation: [íŒŒì¼ ë‚´ìš©]
Agent: The configured model is gpt-4o-mini.
```

---

### Test 3: íŒŒì¼ ìƒì„± (Single line)
```bash
python3 main.py --prompt "Create a file named test.txt with content 'Hello World'"
```

**ì˜ˆìƒ ê²°ê³¼:**
```
Action: write_file(path="test.txt", content="Hello World")
Observation: Successfully wrote to 'test.txt'.
```

---

## ğŸ”§ Verilog ë””ìì¸ í…ŒìŠ¤íŠ¸

### Test 4: ì¹´ìš´í„° ì„¤ê³„ (Triple-quote ìë™ ì‚¬ìš©)
```bash
python3 main.py --prompt "Create a simple 4-bit counter in Verilog"
```

**ì˜ˆìƒ ê²°ê³¼:**
```
Action: write_file(path="counter.v", content="""module counter(
    input clk,
    input reset,
    output reg [3:0] count
);
    always @(posedge clk) begin
        if (reset)
            count <= 0;
        else
            count <= count + 1;
    end
endmodule
""")
```

---

### Test 5: ì¹´ìš´í„° ì „ì²´ ì„¤ê³„ + ì‹œë®¬ë ˆì´ì…˜
```bash
python3 main.py --prompt "Design and simulate an 8-bit counter in Verilog.

Requirements:
1. Create counter.v with 8-bit synchronous counter
2. Create counter_tb.v testbench with clock and reset
3. Compile with iverilog
4. Run simulation and show results"
```

**ì˜ˆìƒ ì‘ì—…:**
1. âœ… counter.v ìƒì„±
2. âœ… counter_tb.v ìƒì„±
3. âœ… `iverilog -o counter_sim counter.v counter_tb.v` ì‹¤í–‰
4. âœ… `vvp counter_sim` ì‹¤í–‰
5. âœ… ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ ì¶œë ¥

---

### Test 6: FIFO ì„¤ê³„
```bash
python3 main.py --prompt "Create a 4-entry FIFO in Verilog with read/write pointers"
```

---

## ğŸ Python ì½”ë“œ í…ŒìŠ¤íŠ¸

### Test 7: Python ìŠ¤í¬ë¦½íŠ¸ ìƒì„±
```bash
python3 main.py --prompt "Create a Python script that prints numbers 1 to 10"
```

---

### Test 8: ë³µì¡í•œ Python í”„ë¡œê·¸ë¨
```bash
python3 main.py --prompt "Create a Python class for a simple calculator with add, subtract, multiply, divide methods"
```

---

## ğŸ” ë””ë²„ê¹… í…ŒìŠ¤íŠ¸

### Test 9: ì½”ë“œ ë¶„ì„
```bash
python3 main.py --prompt "Read counter.v and explain how it works"
```

---

### Test 10: ì—ëŸ¬ ìˆ˜ì •
```bash
# ë¨¼ì € ì—ëŸ¬ê°€ ìˆëŠ” íŒŒì¼ ìƒì„±
echo "module bad;" > bad.v

python3 main.py --prompt "Read bad.v, find syntax errors, and fix them"
```

---

## ğŸ› ï¸ ë³µí•© ì‘ì—… í…ŒìŠ¤íŠ¸

### Test 11: í”„ë¡œì íŠ¸ ìƒì„±
```bash
python3 main.py --prompt "Create a simple Verilog project:
1. Create a 16-bit adder module (adder.v)
2. Create a testbench (adder_tb.v)
3. Compile with iverilog
4. Run simulation
5. Show the result"
```

---

### Test 12: ë””ë ‰í† ë¦¬ íƒìƒ‰ + íŒŒì¼ ìˆ˜ì •
```bash
python3 main.py --prompt "List all .v files in current directory, then add a comment header to each one"
```

---

## ğŸ’» ì…¸ ëª…ë ¹ í…ŒìŠ¤íŠ¸

### Test 13: íŒŒì¼ ê²€ìƒ‰
```bash
python3 main.py --prompt "Find all Python files in the current directory and count lines in each"
```

---

### Test 14: Git ì‘ì—…
```bash
python3 main.py --prompt "Show me the git status and list recent commits"
```

---

## ğŸ¨ ê³ ê¸‰ í…ŒìŠ¤íŠ¸

### Test 15: SPI Controller ì„¤ê³„
```bash
python3 main.py --prompt "Design a simple SPI master controller in Verilog with:
- 8-bit data width
- CPOL=0, CPHA=0
- Configurable clock divider
- Ready/valid handshake

Create the module and a testbench, then simulate it."
```

---

### Test 16: íŒŒì„œ í…ŒìŠ¤íŠ¸ (Triple-quote)
```bash
python3 main.py --prompt "Create a Python file with a multi-line docstring"
```

**ì˜ˆìƒ ê²°ê³¼:**
```python
Action: write_file(path="example.py", content="""
def my_function():
    '''
    This is a multi-line
    docstring example
    '''
    pass
""")
```

---

## ğŸ”„ ëŒ€í™”í˜• ëª¨ë“œ í…ŒìŠ¤íŠ¸

### Test 17: ëŒ€í™”í˜• ì„¸ì…˜
```bash
python3 main.py
```

ëŒ€í™” ì˜ˆì‹œ:
```
You: Create counter.v
Agent: [íŒŒì¼ ìƒì„±]

You: Now create a testbench for it
Agent: [í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ìƒì„±]

You: Compile and simulate
Agent: [ì»´íŒŒì¼ ë° ì‹œë®¬ë ˆì´ì…˜]

You: What was the final count?
Agent: The final count was 20.

You: exit
```

---

## ğŸ§ª íŒŒì„œ ê¸°ëŠ¥ ê²€ì¦

### Test 18: Triple-quote íŒŒì‹±
```bash
python3 test_parser.py
```

**ì˜ˆìƒ ê²°ê³¼:**
```
======================================================================
ê°œì„ ëœ íŒŒì„œ í…ŒìŠ¤íŠ¸
======================================================================
[Test 1] ê¸°ë³¸ ì¸ì íŒŒì‹± âœ…
[Test 2] ì—¬ëŸ¬ ì¸ì íŒŒì‹± âœ…
[Test 3] Triple-quoted string íŒŒì‹± âœ…
...
ëª¨ë“  í…ŒìŠ¤íŠ¸ í†µê³¼! âœ…
```

---

### Test 19: Tool Demo
```bash
python3 tool_demo.py
```

**Tool Call ë™ì‘ ì›ë¦¬ í™•ì¸**

---

### Test 20: ë³´ì•ˆ ë¹„êµ
```bash
python3 eval_danger_demo.py
```

**eval() vs ì•ˆì „í•œ íŒŒì„œ ë¹„êµ**

---

## âš™ï¸ í™˜ê²½ ë³€ìˆ˜ í…ŒìŠ¤íŠ¸

### Test 21: Rate Limiting ì¡°ì •
```bash
export RATE_LIMIT_DELAY=0
python3 main.py --prompt "Create hello.py"
```

**ê²°ê³¼:** Rate limit ì—†ì´ ì¦‰ì‹œ ì‹¤í–‰

---

### Test 22: Max Iterations ì¡°ì •
```bash
export MAX_ITERATIONS=10
python3 main.py --prompt "Design a complex state machine"
```

**ê²°ê³¼:** ìµœëŒ€ 10ë²ˆ ë°˜ë³µ ê°€ëŠ¥

---

### Test 23: History ë¹„í™œì„±í™”
```bash
export SAVE_HISTORY=false
python3 main.py --prompt "Test without history"
```

**ê²°ê³¼:** conversation_history.json ìƒì„± ì•ˆ ë¨

---

## ğŸ“Š ì„±ëŠ¥ í…ŒìŠ¤íŠ¸

### Test 24: í° íŒŒì¼ ìƒì„±
```bash
python3 main.py --prompt "Create a Verilog module with 100 registers"
```

---

### Test 25: ì—¬ëŸ¬ íŒŒì¼ ë™ì‹œ ìƒì„±
```bash
python3 main.py --prompt "Create 5 different Verilog modules: adder, subtractor, multiplier, divider, and comparator"
```

---

## ğŸ¯ ì‹¤ì „ ì‹œë‚˜ë¦¬ì˜¤

### Test 26: ì™„ì „í•œ í”„ë¡œì íŠ¸ ì›Œí¬í”Œë¡œìš°
```bash
python3 main.py --prompt "I want to create a complete UART transmitter project:

1. Create uart_tx.v - UART transmitter module
   - 8-bit data
   - Configurable baud rate
   - Start/stop bits
   - Busy flag

2. Create uart_tx_tb.v - Comprehensive testbench
   - Test sending 0x55, 0xAA, 0xFF
   - Monitor waveforms

3. Compile with iverilog
4. Run simulation
5. Analyze the results and tell me if it works correctly"
```

---

## ğŸ’¡ íŒ

### ì„±ê³µì ì¸ í”„ë¡¬í”„íŠ¸ ì‘ì„±ë²•

**ì¢‹ì€ ì˜ˆ:**
```
"Create counter.v with an 8-bit synchronous counter"
```

**ë” ì¢‹ì€ ì˜ˆ:**
```
"Design an 8-bit synchronous counter in Verilog with:
- Clock and reset inputs
- Active-high reset
- Increment on positive edge
Then create a testbench and simulate it"
```

**ìµœê³ ì˜ ì˜ˆ:**
```
"Design and simulate an 8-bit synchronous counter.

Requirements:
1. Create counter.v with triple-quoted content
2. Include proper reset logic
3. Create testbench with VCD output
4. Compile with iverilog
5. Run simulation
6. Show final count value

Execute all steps automatically."
```

---

## ğŸ› íŠ¸ëŸ¬ë¸”ìŠˆíŒ…

### íŒŒì‹± ì‹¤íŒ¨ ì‹œ
```bash
# DEBUG ì¶œë ¥ í™•ì¸
python3 main.py --prompt "..." 2>&1 | grep DEBUG
```

### API ì—ëŸ¬ ì‹œ
```bash
# API í‚¤ í™•ì¸
echo $LLM_API_KEY

# Base URL í™•ì¸
echo $LLM_BASE_URL
```

### Rate Limit ì—ëŸ¬ ì‹œ
```bash
# ëŒ€ê¸° ì‹œê°„ ëŠ˜ë¦¬ê¸°
export RATE_LIMIT_DELAY=10
```

---

## ğŸ“ˆ ê¸°ëŒ€ ê²°ê³¼

ëª¨ë“  í…ŒìŠ¤íŠ¸ê°€ ì„±ê³µí•˜ë©´:
- âœ… Triple-quote íŒŒì‹± ì •ìƒ ë™ì‘
- âœ… Multi-line ì½”ë“œ ìƒì„± ê°€ëŠ¥
- âœ… Verilog/Python/Shell ì‘ì—… ìë™í™”
- âœ… íŒŒì¼ ìƒì„±/ì½ê¸°/ì‹¤í–‰ ì™„ë²½ ë™ì‘
- âœ… ReAct loop ì •ìƒ ì‘ë™
