#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ea5670 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ea5800 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1e9dc80 .functor NOT 1, L_0x1ed5e00, C4<0>, C4<0>, C4<0>;
L_0x1ed5b60 .functor XOR 1, L_0x1ed5a00, L_0x1ed5ac0, C4<0>, C4<0>;
L_0x1ed5cf0 .functor XOR 1, L_0x1ed5b60, L_0x1ed5c20, C4<0>, C4<0>;
v0x1ed2ec0_0 .net *"_ivl_10", 0 0, L_0x1ed5c20;  1 drivers
v0x1ed2fc0_0 .net *"_ivl_12", 0 0, L_0x1ed5cf0;  1 drivers
v0x1ed30a0_0 .net *"_ivl_2", 0 0, L_0x1ed5960;  1 drivers
v0x1ed3160_0 .net *"_ivl_4", 0 0, L_0x1ed5a00;  1 drivers
v0x1ed3240_0 .net *"_ivl_6", 0 0, L_0x1ed5ac0;  1 drivers
v0x1ed3370_0 .net *"_ivl_8", 0 0, L_0x1ed5b60;  1 drivers
v0x1ed3450_0 .var "clk", 0 0;
v0x1ed34f0_0 .net "f_dut", 0 0, L_0x1ed5650;  1 drivers
v0x1ed3590_0 .net "f_ref", 0 0, L_0x1ed4670;  1 drivers
v0x1ed3630_0 .var/2u "stats1", 159 0;
v0x1ed36d0_0 .var/2u "strobe", 0 0;
v0x1ed3770_0 .net "tb_match", 0 0, L_0x1ed5e00;  1 drivers
v0x1ed3830_0 .net "tb_mismatch", 0 0, L_0x1e9dc80;  1 drivers
v0x1ed38f0_0 .net "wavedrom_enable", 0 0, v0x1ed1480_0;  1 drivers
v0x1ed3990_0 .net "wavedrom_title", 511 0, v0x1ed1540_0;  1 drivers
v0x1ed3a60_0 .net "x1", 0 0, v0x1ed1600_0;  1 drivers
v0x1ed3b00_0 .net "x2", 0 0, v0x1ed16a0_0;  1 drivers
v0x1ed3cb0_0 .net "x3", 0 0, v0x1ed1790_0;  1 drivers
L_0x1ed5960 .concat [ 1 0 0 0], L_0x1ed4670;
L_0x1ed5a00 .concat [ 1 0 0 0], L_0x1ed4670;
L_0x1ed5ac0 .concat [ 1 0 0 0], L_0x1ed5650;
L_0x1ed5c20 .concat [ 1 0 0 0], L_0x1ed4670;
L_0x1ed5e00 .cmp/eeq 1, L_0x1ed5960, L_0x1ed5cf0;
S_0x1ea5990 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1ea5800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1e91e70 .functor NOT 1, v0x1ed1790_0, C4<0>, C4<0>, C4<0>;
L_0x1ea60b0 .functor AND 1, L_0x1e91e70, v0x1ed16a0_0, C4<1>, C4<1>;
L_0x1e9dcf0 .functor NOT 1, v0x1ed1600_0, C4<0>, C4<0>, C4<0>;
L_0x1ed3f50 .functor AND 1, L_0x1ea60b0, L_0x1e9dcf0, C4<1>, C4<1>;
L_0x1ed4020 .functor NOT 1, v0x1ed1790_0, C4<0>, C4<0>, C4<0>;
L_0x1ed4090 .functor AND 1, L_0x1ed4020, v0x1ed16a0_0, C4<1>, C4<1>;
L_0x1ed4140 .functor AND 1, L_0x1ed4090, v0x1ed1600_0, C4<1>, C4<1>;
L_0x1ed4200 .functor OR 1, L_0x1ed3f50, L_0x1ed4140, C4<0>, C4<0>;
L_0x1ed4360 .functor NOT 1, v0x1ed16a0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed43d0 .functor AND 1, v0x1ed1790_0, L_0x1ed4360, C4<1>, C4<1>;
L_0x1ed44f0 .functor AND 1, L_0x1ed43d0, v0x1ed1600_0, C4<1>, C4<1>;
L_0x1ed4560 .functor OR 1, L_0x1ed4200, L_0x1ed44f0, C4<0>, C4<0>;
L_0x1ed46e0 .functor AND 1, v0x1ed1790_0, v0x1ed16a0_0, C4<1>, C4<1>;
L_0x1ed4750 .functor AND 1, L_0x1ed46e0, v0x1ed1600_0, C4<1>, C4<1>;
L_0x1ed4670 .functor OR 1, L_0x1ed4560, L_0x1ed4750, C4<0>, C4<0>;
v0x1e9def0_0 .net *"_ivl_0", 0 0, L_0x1e91e70;  1 drivers
v0x1e9df90_0 .net *"_ivl_10", 0 0, L_0x1ed4090;  1 drivers
v0x1e91ee0_0 .net *"_ivl_12", 0 0, L_0x1ed4140;  1 drivers
v0x1ecfde0_0 .net *"_ivl_14", 0 0, L_0x1ed4200;  1 drivers
v0x1ecfec0_0 .net *"_ivl_16", 0 0, L_0x1ed4360;  1 drivers
v0x1ecfff0_0 .net *"_ivl_18", 0 0, L_0x1ed43d0;  1 drivers
v0x1ed00d0_0 .net *"_ivl_2", 0 0, L_0x1ea60b0;  1 drivers
v0x1ed01b0_0 .net *"_ivl_20", 0 0, L_0x1ed44f0;  1 drivers
v0x1ed0290_0 .net *"_ivl_22", 0 0, L_0x1ed4560;  1 drivers
v0x1ed0400_0 .net *"_ivl_24", 0 0, L_0x1ed46e0;  1 drivers
v0x1ed04e0_0 .net *"_ivl_26", 0 0, L_0x1ed4750;  1 drivers
v0x1ed05c0_0 .net *"_ivl_4", 0 0, L_0x1e9dcf0;  1 drivers
v0x1ed06a0_0 .net *"_ivl_6", 0 0, L_0x1ed3f50;  1 drivers
v0x1ed0780_0 .net *"_ivl_8", 0 0, L_0x1ed4020;  1 drivers
v0x1ed0860_0 .net "f", 0 0, L_0x1ed4670;  alias, 1 drivers
v0x1ed0920_0 .net "x1", 0 0, v0x1ed1600_0;  alias, 1 drivers
v0x1ed09e0_0 .net "x2", 0 0, v0x1ed16a0_0;  alias, 1 drivers
v0x1ed0aa0_0 .net "x3", 0 0, v0x1ed1790_0;  alias, 1 drivers
S_0x1ed0be0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1ea5800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1ed13c0_0 .net "clk", 0 0, v0x1ed3450_0;  1 drivers
v0x1ed1480_0 .var "wavedrom_enable", 0 0;
v0x1ed1540_0 .var "wavedrom_title", 511 0;
v0x1ed1600_0 .var "x1", 0 0;
v0x1ed16a0_0 .var "x2", 0 0;
v0x1ed1790_0 .var "x3", 0 0;
E_0x1ea04c0/0 .event negedge, v0x1ed13c0_0;
E_0x1ea04c0/1 .event posedge, v0x1ed13c0_0;
E_0x1ea04c0 .event/or E_0x1ea04c0/0, E_0x1ea04c0/1;
E_0x1ea0250 .event negedge, v0x1ed13c0_0;
E_0x1e8b9f0 .event posedge, v0x1ed13c0_0;
S_0x1ed0ec0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1ed0be0;
 .timescale -12 -12;
v0x1ed10c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ed11c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1ed0be0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ed1890 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1ea5800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1ed4980 .functor NOT 1, v0x1ed1790_0, C4<0>, C4<0>, C4<0>;
L_0x1ed4b00 .functor AND 1, L_0x1ed4980, v0x1ed16a0_0, C4<1>, C4<1>;
L_0x1ed4cf0 .functor NOT 1, v0x1ed1600_0, C4<0>, C4<0>, C4<0>;
L_0x1ed4e70 .functor AND 1, L_0x1ed4b00, L_0x1ed4cf0, C4<1>, C4<1>;
L_0x1ed4fb0 .functor NOT 1, v0x1ed1790_0, C4<0>, C4<0>, C4<0>;
L_0x1ed5020 .functor AND 1, L_0x1ed4fb0, v0x1ed16a0_0, C4<1>, C4<1>;
L_0x1ed5120 .functor AND 1, L_0x1ed5020, v0x1ed1600_0, C4<1>, C4<1>;
L_0x1ed51e0 .functor OR 1, L_0x1ed4e70, L_0x1ed5120, C4<0>, C4<0>;
L_0x1ed5340 .functor NOT 1, v0x1ed16a0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed53b0 .functor AND 1, v0x1ed1790_0, L_0x1ed5340, C4<1>, C4<1>;
L_0x1ed54d0 .functor AND 1, L_0x1ed53b0, v0x1ed1600_0, C4<1>, C4<1>;
L_0x1ed5540 .functor OR 1, L_0x1ed51e0, L_0x1ed54d0, C4<0>, C4<0>;
L_0x1ed56c0 .functor AND 1, v0x1ed1790_0, v0x1ed16a0_0, C4<1>, C4<1>;
L_0x1ed5730 .functor AND 1, L_0x1ed56c0, v0x1ed1600_0, C4<1>, C4<1>;
L_0x1ed5650 .functor OR 1, L_0x1ed5540, L_0x1ed5730, C4<0>, C4<0>;
v0x1ed1aa0_0 .net *"_ivl_0", 0 0, L_0x1ed4980;  1 drivers
v0x1ed1b80_0 .net *"_ivl_10", 0 0, L_0x1ed5020;  1 drivers
v0x1ed1c60_0 .net *"_ivl_12", 0 0, L_0x1ed5120;  1 drivers
v0x1ed1d50_0 .net *"_ivl_14", 0 0, L_0x1ed51e0;  1 drivers
v0x1ed1e30_0 .net *"_ivl_16", 0 0, L_0x1ed5340;  1 drivers
v0x1ed1f60_0 .net *"_ivl_18", 0 0, L_0x1ed53b0;  1 drivers
v0x1ed2040_0 .net *"_ivl_2", 0 0, L_0x1ed4b00;  1 drivers
v0x1ed2120_0 .net *"_ivl_20", 0 0, L_0x1ed54d0;  1 drivers
v0x1ed2200_0 .net *"_ivl_22", 0 0, L_0x1ed5540;  1 drivers
v0x1ed2370_0 .net *"_ivl_24", 0 0, L_0x1ed56c0;  1 drivers
v0x1ed2450_0 .net *"_ivl_26", 0 0, L_0x1ed5730;  1 drivers
v0x1ed2530_0 .net *"_ivl_4", 0 0, L_0x1ed4cf0;  1 drivers
v0x1ed2610_0 .net *"_ivl_6", 0 0, L_0x1ed4e70;  1 drivers
v0x1ed26f0_0 .net *"_ivl_8", 0 0, L_0x1ed4fb0;  1 drivers
v0x1ed27d0_0 .net "f", 0 0, L_0x1ed5650;  alias, 1 drivers
v0x1ed2890_0 .net "x1", 0 0, v0x1ed1600_0;  alias, 1 drivers
v0x1ed2930_0 .net "x2", 0 0, v0x1ed16a0_0;  alias, 1 drivers
v0x1ed2b30_0 .net "x3", 0 0, v0x1ed1790_0;  alias, 1 drivers
S_0x1ed2ca0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1ea5800;
 .timescale -12 -12;
E_0x1ea0710 .event anyedge, v0x1ed36d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ed36d0_0;
    %nor/r;
    %assign/vec4 v0x1ed36d0_0, 0;
    %wait E_0x1ea0710;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ed0be0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ed1600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ed16a0_0, 0;
    %assign/vec4 v0x1ed1790_0, 0;
    %wait E_0x1ea0250;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e8b9f0;
    %load/vec4 v0x1ed1790_0;
    %load/vec4 v0x1ed16a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1ed1600_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ed1600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ed16a0_0, 0;
    %assign/vec4 v0x1ed1790_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1ea0250;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ed11c0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ea04c0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1ed1600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ed16a0_0, 0;
    %assign/vec4 v0x1ed1790_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ea5800;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ed3450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ed36d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ea5800;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ed3450_0;
    %inv;
    %store/vec4 v0x1ed3450_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ea5800;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ed13c0_0, v0x1ed3830_0, v0x1ed3cb0_0, v0x1ed3b00_0, v0x1ed3a60_0, v0x1ed3590_0, v0x1ed34f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ea5800;
T_7 ;
    %load/vec4 v0x1ed3630_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1ed3630_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ed3630_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1ed3630_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ed3630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ed3630_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ed3630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ea5800;
T_8 ;
    %wait E_0x1ea04c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ed3630_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed3630_0, 4, 32;
    %load/vec4 v0x1ed3770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1ed3630_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed3630_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ed3630_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed3630_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1ed3590_0;
    %load/vec4 v0x1ed3590_0;
    %load/vec4 v0x1ed34f0_0;
    %xor;
    %load/vec4 v0x1ed3590_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1ed3630_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed3630_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1ed3630_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed3630_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/machine/truthtable1/iter0/response0/top_module.sv";
