// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_in_AWVALID,
        m_axi_gmem_in_AWREADY,
        m_axi_gmem_in_AWADDR,
        m_axi_gmem_in_AWID,
        m_axi_gmem_in_AWLEN,
        m_axi_gmem_in_AWSIZE,
        m_axi_gmem_in_AWBURST,
        m_axi_gmem_in_AWLOCK,
        m_axi_gmem_in_AWCACHE,
        m_axi_gmem_in_AWPROT,
        m_axi_gmem_in_AWQOS,
        m_axi_gmem_in_AWREGION,
        m_axi_gmem_in_AWUSER,
        m_axi_gmem_in_WVALID,
        m_axi_gmem_in_WREADY,
        m_axi_gmem_in_WDATA,
        m_axi_gmem_in_WSTRB,
        m_axi_gmem_in_WLAST,
        m_axi_gmem_in_WID,
        m_axi_gmem_in_WUSER,
        m_axi_gmem_in_ARVALID,
        m_axi_gmem_in_ARREADY,
        m_axi_gmem_in_ARADDR,
        m_axi_gmem_in_ARID,
        m_axi_gmem_in_ARLEN,
        m_axi_gmem_in_ARSIZE,
        m_axi_gmem_in_ARBURST,
        m_axi_gmem_in_ARLOCK,
        m_axi_gmem_in_ARCACHE,
        m_axi_gmem_in_ARPROT,
        m_axi_gmem_in_ARQOS,
        m_axi_gmem_in_ARREGION,
        m_axi_gmem_in_ARUSER,
        m_axi_gmem_in_RVALID,
        m_axi_gmem_in_RREADY,
        m_axi_gmem_in_RDATA,
        m_axi_gmem_in_RLAST,
        m_axi_gmem_in_RID,
        m_axi_gmem_in_RFIFONUM,
        m_axi_gmem_in_RUSER,
        m_axi_gmem_in_RRESP,
        m_axi_gmem_in_BVALID,
        m_axi_gmem_in_BREADY,
        m_axi_gmem_in_BRESP,
        m_axi_gmem_in_BID,
        m_axi_gmem_in_BUSER,
        sext_ln44,
        add_ln44,
        bound,
        add_ln40,
        select_ln53,
        sext_ln50,
        sext_ln50_1,
        input_ftmap,
        inbuf_address0,
        inbuf_ce0,
        inbuf_we0,
        inbuf_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_in_AWVALID;
input   m_axi_gmem_in_AWREADY;
output  [63:0] m_axi_gmem_in_AWADDR;
output  [0:0] m_axi_gmem_in_AWID;
output  [31:0] m_axi_gmem_in_AWLEN;
output  [2:0] m_axi_gmem_in_AWSIZE;
output  [1:0] m_axi_gmem_in_AWBURST;
output  [1:0] m_axi_gmem_in_AWLOCK;
output  [3:0] m_axi_gmem_in_AWCACHE;
output  [2:0] m_axi_gmem_in_AWPROT;
output  [3:0] m_axi_gmem_in_AWQOS;
output  [3:0] m_axi_gmem_in_AWREGION;
output  [0:0] m_axi_gmem_in_AWUSER;
output   m_axi_gmem_in_WVALID;
input   m_axi_gmem_in_WREADY;
output  [31:0] m_axi_gmem_in_WDATA;
output  [3:0] m_axi_gmem_in_WSTRB;
output   m_axi_gmem_in_WLAST;
output  [0:0] m_axi_gmem_in_WID;
output  [0:0] m_axi_gmem_in_WUSER;
output   m_axi_gmem_in_ARVALID;
input   m_axi_gmem_in_ARREADY;
output  [63:0] m_axi_gmem_in_ARADDR;
output  [0:0] m_axi_gmem_in_ARID;
output  [31:0] m_axi_gmem_in_ARLEN;
output  [2:0] m_axi_gmem_in_ARSIZE;
output  [1:0] m_axi_gmem_in_ARBURST;
output  [1:0] m_axi_gmem_in_ARLOCK;
output  [3:0] m_axi_gmem_in_ARCACHE;
output  [2:0] m_axi_gmem_in_ARPROT;
output  [3:0] m_axi_gmem_in_ARQOS;
output  [3:0] m_axi_gmem_in_ARREGION;
output  [0:0] m_axi_gmem_in_ARUSER;
input   m_axi_gmem_in_RVALID;
output   m_axi_gmem_in_RREADY;
input  [31:0] m_axi_gmem_in_RDATA;
input   m_axi_gmem_in_RLAST;
input  [0:0] m_axi_gmem_in_RID;
input  [8:0] m_axi_gmem_in_RFIFONUM;
input  [0:0] m_axi_gmem_in_RUSER;
input  [1:0] m_axi_gmem_in_RRESP;
input   m_axi_gmem_in_BVALID;
output   m_axi_gmem_in_BREADY;
input  [1:0] m_axi_gmem_in_BRESP;
input  [0:0] m_axi_gmem_in_BID;
input  [0:0] m_axi_gmem_in_BUSER;
input  [9:0] sext_ln44;
input  [9:0] add_ln44;
input  [16:0] bound;
input  [8:0] add_ln40;
input  [2:0] select_ln53;
input  [8:0] sext_ln50;
input  [8:0] sext_ln50_1;
input  [63:0] input_ftmap;
output  [10:0] inbuf_address0;
output   inbuf_ce0;
output   inbuf_we0;
output  [31:0] inbuf_d0;

reg ap_idle;
reg m_axi_gmem_in_ARVALID;
reg m_axi_gmem_in_RREADY;
reg inbuf_ce0;
reg inbuf_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
reg    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln40_fu_322_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_in_blk_n_AR;
wire    ap_block_pp0_stage0;
reg    gmem_in_blk_n_R;
reg    ap_block_pp0_stage0_11001;
wire  signed [9:0] sext_ln50_1_cast_fu_199_p1;
reg  signed [9:0] sext_ln50_1_cast_reg_668;
wire  signed [10:0] sext_ln50_cast_fu_203_p1;
reg  signed [10:0] sext_ln50_cast_reg_673;
wire  signed [10:0] sext_ln44_cast_fu_207_p1;
reg  signed [10:0] sext_ln44_cast_reg_678;
wire   [9:0] select_ln53_cast_cast_fu_215_p1;
reg   [9:0] select_ln53_cast_cast_reg_684;
wire   [10:0] add_ln53_3_fu_496_p2;
reg   [10:0] add_ln53_3_reg_693;
reg   [10:0] add_ln53_3_reg_693_pp0_iter2_reg;
reg   [10:0] add_ln53_3_reg_693_pp0_iter3_reg;
reg   [10:0] add_ln53_3_reg_693_pp0_iter4_reg;
reg   [10:0] add_ln53_3_reg_693_pp0_iter5_reg;
reg   [10:0] add_ln53_3_reg_693_pp0_iter6_reg;
reg   [10:0] add_ln53_3_reg_693_pp0_iter7_reg;
reg   [10:0] add_ln53_3_reg_693_pp0_iter8_reg;
reg   [10:0] add_ln53_3_reg_693_pp0_iter9_reg;
reg   [10:0] add_ln53_3_reg_693_pp0_iter10_reg;
reg   [63:0] gmem_in_addr_reg_698;
reg   [31:0] gmem_in_addr_read_reg_704;
wire   [63:0] zext_ln53_7_fu_618_p1;
wire  signed [63:0] sext_ln53_1_fu_587_p1;
reg   [8:0] px_fu_114;
wire   [8:0] add_ln48_fu_597_p2;
wire    ap_loop_init;
reg   [8:0] py_fu_118;
wire   [8:0] select_ln40_1_fu_355_p3;
reg   [16:0] indvar_flatten_fu_122;
wire   [16:0] add_ln40_1_fu_327_p2;
wire  signed [4:0] select_ln53_cast_fu_211_p1;
wire   [10:0] zext_ln40_fu_240_p1;
wire   [9:0] zext_ln44_fu_244_p1;
wire   [10:0] add_ln44_1_fu_248_p2;
wire   [0:0] tmp_fu_258_p3;
wire   [9:0] add_ln45_fu_253_p2;
wire   [9:0] iy_fu_266_p3;
wire   [0:0] icmp_ln46_fu_278_p2;
wire   [7:0] trunc_ln44_fu_274_p1;
wire   [7:0] iy_1_fu_284_p3;
wire   [17:0] shl_ln_fu_292_p3;
wire   [9:0] shl_ln53_1_fu_304_p3;
wire   [18:0] zext_ln53_fu_300_p1;
wire   [18:0] zext_ln53_1_fu_312_p1;
wire   [0:0] icmp_ln48_fu_342_p2;
wire   [8:0] add_ln40_2_fu_336_p2;
wire   [9:0] zext_ln53_5_fu_363_p1;
wire   [9:0] add_ln53_2_fu_367_p2;
wire   [5:0] trunc_ln53_fu_372_p1;
wire   [8:0] trunc_ln53_1_fu_384_p1;
wire   [10:0] p_shl_fu_376_p3;
wire   [10:0] p_shl2_fu_388_p3;
wire   [10:0] zext_ln40_1_fu_402_p1;
wire   [9:0] zext_ln44_1_fu_406_p1;
wire   [10:0] add_ln44_2_fu_410_p2;
wire   [0:0] tmp_4_fu_420_p3;
wire   [9:0] add_ln45_1_fu_415_p2;
wire   [9:0] select_ln45_fu_428_p3;
wire   [0:0] icmp_ln46_1_fu_440_p2;
wire   [7:0] trunc_ln44_1_fu_436_p1;
wire   [7:0] select_ln46_fu_446_p3;
wire   [17:0] shl_ln53_mid1_fu_454_p3;
wire   [9:0] shl_ln53_1_mid1_fu_466_p3;
wire   [18:0] zext_ln53_2_fu_462_p1;
wire   [18:0] zext_ln53_3_fu_474_p1;
wire   [18:0] sub_ln53_2_fu_478_p2;
wire   [18:0] sub_ln53_fu_316_p2;
wire   [8:0] select_ln40_fu_347_p3;
wire   [10:0] sub_ln53_1_fu_396_p2;
wire   [10:0] zext_ln53_6_fu_492_p1;
wire   [9:0] zext_ln50_fu_502_p1;
wire   [10:0] add_ln50_fu_506_p2;
wire   [0:0] tmp_5_fu_516_p3;
wire   [9:0] add_ln51_fu_511_p2;
wire   [9:0] ix_fu_524_p3;
wire   [0:0] icmp_ln52_fu_532_p2;
wire   [7:0] trunc_ln53_2_fu_538_p1;
wire   [7:0] select_ln52_fu_542_p3;
wire   [9:0] shl_ln53_2_fu_550_p3;
wire   [18:0] select_ln40_2_fu_484_p3;
wire   [18:0] zext_ln53_4_fu_558_p1;
wire   [18:0] add_ln53_fu_562_p2;
wire  signed [63:0] sext_ln53_fu_568_p1;
wire   [63:0] add_ln53_1_fu_572_p2;
wire   [61:0] trunc_ln7_fu_577_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter10_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_122 <= 17'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln40_fu_322_p2 == 1'd0))) begin
            indvar_flatten_fu_122 <= add_ln40_1_fu_327_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            px_fu_114 <= 9'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln40_fu_322_p2 == 1'd0))) begin
            px_fu_114 <= add_ln48_fu_597_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            py_fu_118 <= 9'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln40_fu_322_p2 == 1'd0))) begin
            py_fu_118 <= select_ln40_1_fu_355_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln40_fu_322_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln53_3_reg_693 <= add_ln53_3_fu_496_p2;
        gmem_in_addr_reg_698 <= sext_ln53_1_fu_587_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln53_3_reg_693_pp0_iter10_reg <= add_ln53_3_reg_693_pp0_iter9_reg;
        add_ln53_3_reg_693_pp0_iter2_reg <= add_ln53_3_reg_693;
        add_ln53_3_reg_693_pp0_iter3_reg <= add_ln53_3_reg_693_pp0_iter2_reg;
        add_ln53_3_reg_693_pp0_iter4_reg <= add_ln53_3_reg_693_pp0_iter3_reg;
        add_ln53_3_reg_693_pp0_iter5_reg <= add_ln53_3_reg_693_pp0_iter4_reg;
        add_ln53_3_reg_693_pp0_iter6_reg <= add_ln53_3_reg_693_pp0_iter5_reg;
        add_ln53_3_reg_693_pp0_iter7_reg <= add_ln53_3_reg_693_pp0_iter6_reg;
        add_ln53_3_reg_693_pp0_iter8_reg <= add_ln53_3_reg_693_pp0_iter7_reg;
        add_ln53_3_reg_693_pp0_iter9_reg <= add_ln53_3_reg_693_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        gmem_in_addr_read_reg_704 <= m_axi_gmem_in_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        select_ln53_cast_cast_reg_684[4 : 0] <= select_ln53_cast_cast_fu_215_p1[4 : 0];
        sext_ln44_cast_reg_678 <= sext_ln44_cast_fu_207_p1;
        sext_ln50_1_cast_reg_668 <= sext_ln50_1_cast_fu_199_p1;
        sext_ln50_cast_reg_673 <= sext_ln50_cast_fu_203_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln40_fu_322_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter10_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        gmem_in_blk_n_AR = m_axi_gmem_in_ARREADY;
    end else begin
        gmem_in_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        gmem_in_blk_n_R = m_axi_gmem_in_RVALID;
    end else begin
        gmem_in_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inbuf_ce0 = 1'b1;
    end else begin
        inbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inbuf_we0 = 1'b1;
    end else begin
        inbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_gmem_in_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_in_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_gmem_in_RREADY = 1'b1;
    end else begin
        m_axi_gmem_in_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln40_1_fu_327_p2 = (indvar_flatten_fu_122 + 17'd1);

assign add_ln40_2_fu_336_p2 = (py_fu_118 + 9'd1);

assign add_ln44_1_fu_248_p2 = ($signed(sext_ln44_cast_reg_678) + $signed(zext_ln40_fu_240_p1));

assign add_ln44_2_fu_410_p2 = ($signed(sext_ln44_cast_reg_678) + $signed(zext_ln40_1_fu_402_p1));

assign add_ln45_1_fu_415_p2 = (add_ln44 + zext_ln44_1_fu_406_p1);

assign add_ln45_fu_253_p2 = (add_ln44 + zext_ln44_fu_244_p1);

assign add_ln48_fu_597_p2 = (select_ln40_fu_347_p3 + 9'd1);

assign add_ln50_fu_506_p2 = ($signed(sext_ln50_cast_reg_673) + $signed(zext_ln53_6_fu_492_p1));

assign add_ln51_fu_511_p2 = ($signed(sext_ln50_1_cast_reg_668) + $signed(zext_ln50_fu_502_p1));

assign add_ln53_1_fu_572_p2 = ($signed(sext_ln53_fu_568_p1) + $signed(input_ftmap));

assign add_ln53_2_fu_367_p2 = (select_ln53_cast_cast_reg_684 + zext_ln53_5_fu_363_p1);

assign add_ln53_3_fu_496_p2 = (sub_ln53_1_fu_396_p2 + zext_ln53_6_fu_492_p1);

assign add_ln53_fu_562_p2 = (select_ln40_2_fu_484_p3 + zext_ln53_4_fu_558_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((m_axi_gmem_in_RVALID == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((m_axi_gmem_in_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((m_axi_gmem_in_RVALID == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((m_axi_gmem_in_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10 = (m_axi_gmem_in_RVALID == 1'b0);
end

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign icmp_ln40_fu_322_p2 = ((indvar_flatten_fu_122 == bound) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_440_p2 = ((select_ln45_fu_428_p3 > 10'd254) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_278_p2 = ((iy_fu_266_p3 > 10'd254) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_342_p2 = ((px_fu_114 == add_ln40) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_532_p2 = ((ix_fu_524_p3 > 10'd254) ? 1'b1 : 1'b0);

assign inbuf_address0 = zext_ln53_7_fu_618_p1;

assign inbuf_d0 = gmem_in_addr_read_reg_704;

assign ix_fu_524_p3 = ((tmp_5_fu_516_p3[0:0] == 1'b1) ? 10'd0 : add_ln51_fu_511_p2);

assign iy_1_fu_284_p3 = ((icmp_ln46_fu_278_p2[0:0] == 1'b1) ? 8'd254 : trunc_ln44_fu_274_p1);

assign iy_fu_266_p3 = ((tmp_fu_258_p3[0:0] == 1'b1) ? 10'd0 : add_ln45_fu_253_p2);

assign m_axi_gmem_in_ARADDR = gmem_in_addr_reg_698;

assign m_axi_gmem_in_ARBURST = 2'd0;

assign m_axi_gmem_in_ARCACHE = 4'd0;

assign m_axi_gmem_in_ARID = 1'd0;

assign m_axi_gmem_in_ARLEN = 32'd1;

assign m_axi_gmem_in_ARLOCK = 2'd0;

assign m_axi_gmem_in_ARPROT = 3'd0;

assign m_axi_gmem_in_ARQOS = 4'd0;

assign m_axi_gmem_in_ARREGION = 4'd0;

assign m_axi_gmem_in_ARSIZE = 3'd0;

assign m_axi_gmem_in_ARUSER = 1'd0;

assign m_axi_gmem_in_AWADDR = 64'd0;

assign m_axi_gmem_in_AWBURST = 2'd0;

assign m_axi_gmem_in_AWCACHE = 4'd0;

assign m_axi_gmem_in_AWID = 1'd0;

assign m_axi_gmem_in_AWLEN = 32'd0;

assign m_axi_gmem_in_AWLOCK = 2'd0;

assign m_axi_gmem_in_AWPROT = 3'd0;

assign m_axi_gmem_in_AWQOS = 4'd0;

assign m_axi_gmem_in_AWREGION = 4'd0;

assign m_axi_gmem_in_AWSIZE = 3'd0;

assign m_axi_gmem_in_AWUSER = 1'd0;

assign m_axi_gmem_in_AWVALID = 1'b0;

assign m_axi_gmem_in_BREADY = 1'b0;

assign m_axi_gmem_in_WDATA = 32'd0;

assign m_axi_gmem_in_WID = 1'd0;

assign m_axi_gmem_in_WLAST = 1'b0;

assign m_axi_gmem_in_WSTRB = 4'd0;

assign m_axi_gmem_in_WUSER = 1'd0;

assign m_axi_gmem_in_WVALID = 1'b0;

assign p_shl2_fu_388_p3 = {{trunc_ln53_1_fu_384_p1}, {2'd0}};

assign p_shl_fu_376_p3 = {{trunc_ln53_fu_372_p1}, {5'd0}};

assign select_ln40_1_fu_355_p3 = ((icmp_ln48_fu_342_p2[0:0] == 1'b1) ? add_ln40_2_fu_336_p2 : py_fu_118);

assign select_ln40_2_fu_484_p3 = ((icmp_ln48_fu_342_p2[0:0] == 1'b1) ? sub_ln53_2_fu_478_p2 : sub_ln53_fu_316_p2);

assign select_ln40_fu_347_p3 = ((icmp_ln48_fu_342_p2[0:0] == 1'b1) ? 9'd0 : px_fu_114);

assign select_ln45_fu_428_p3 = ((tmp_4_fu_420_p3[0:0] == 1'b1) ? 10'd0 : add_ln45_1_fu_415_p2);

assign select_ln46_fu_446_p3 = ((icmp_ln46_1_fu_440_p2[0:0] == 1'b1) ? 8'd254 : trunc_ln44_1_fu_436_p1);

assign select_ln52_fu_542_p3 = ((icmp_ln52_fu_532_p2[0:0] == 1'b1) ? 8'd254 : trunc_ln53_2_fu_538_p1);

assign select_ln53_cast_cast_fu_215_p1 = $unsigned(select_ln53_cast_fu_211_p1);

assign select_ln53_cast_fu_211_p1 = $signed(select_ln53);

assign sext_ln44_cast_fu_207_p1 = $signed(sext_ln44);

assign sext_ln50_1_cast_fu_199_p1 = $signed(sext_ln50_1);

assign sext_ln50_cast_fu_203_p1 = $signed(sext_ln50);

assign sext_ln53_1_fu_587_p1 = $signed(trunc_ln7_fu_577_p4);

assign sext_ln53_fu_568_p1 = $signed(add_ln53_fu_562_p2);

assign shl_ln53_1_fu_304_p3 = {{iy_1_fu_284_p3}, {2'd0}};

assign shl_ln53_1_mid1_fu_466_p3 = {{select_ln46_fu_446_p3}, {2'd0}};

assign shl_ln53_2_fu_550_p3 = {{select_ln52_fu_542_p3}, {2'd0}};

assign shl_ln53_mid1_fu_454_p3 = {{select_ln46_fu_446_p3}, {10'd0}};

assign shl_ln_fu_292_p3 = {{iy_1_fu_284_p3}, {10'd0}};

assign sub_ln53_1_fu_396_p2 = (p_shl_fu_376_p3 - p_shl2_fu_388_p3);

assign sub_ln53_2_fu_478_p2 = (zext_ln53_2_fu_462_p1 - zext_ln53_3_fu_474_p1);

assign sub_ln53_fu_316_p2 = (zext_ln53_fu_300_p1 - zext_ln53_1_fu_312_p1);

assign tmp_4_fu_420_p3 = add_ln44_2_fu_410_p2[32'd10];

assign tmp_5_fu_516_p3 = add_ln50_fu_506_p2[32'd10];

assign tmp_fu_258_p3 = add_ln44_1_fu_248_p2[32'd10];

assign trunc_ln44_1_fu_436_p1 = select_ln45_fu_428_p3[7:0];

assign trunc_ln44_fu_274_p1 = iy_fu_266_p3[7:0];

assign trunc_ln53_1_fu_384_p1 = add_ln53_2_fu_367_p2[8:0];

assign trunc_ln53_2_fu_538_p1 = ix_fu_524_p3[7:0];

assign trunc_ln53_fu_372_p1 = add_ln53_2_fu_367_p2[5:0];

assign trunc_ln7_fu_577_p4 = {{add_ln53_1_fu_572_p2[63:2]}};

assign zext_ln40_1_fu_402_p1 = add_ln40_2_fu_336_p2;

assign zext_ln40_fu_240_p1 = py_fu_118;

assign zext_ln44_1_fu_406_p1 = add_ln40_2_fu_336_p2;

assign zext_ln44_fu_244_p1 = py_fu_118;

assign zext_ln50_fu_502_p1 = select_ln40_fu_347_p3;

assign zext_ln53_1_fu_312_p1 = shl_ln53_1_fu_304_p3;

assign zext_ln53_2_fu_462_p1 = shl_ln53_mid1_fu_454_p3;

assign zext_ln53_3_fu_474_p1 = shl_ln53_1_mid1_fu_466_p3;

assign zext_ln53_4_fu_558_p1 = shl_ln53_2_fu_550_p3;

assign zext_ln53_5_fu_363_p1 = select_ln40_1_fu_355_p3;

assign zext_ln53_6_fu_492_p1 = select_ln40_fu_347_p3;

assign zext_ln53_7_fu_618_p1 = add_ln53_3_reg_693_pp0_iter10_reg;

assign zext_ln53_fu_300_p1 = shl_ln_fu_292_p3;

always @ (posedge ap_clk) begin
    select_ln53_cast_cast_reg_684[9:5] <= 5'b00000;
end

endmodule //srcnn_load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2
