// Seed: 1584468518
module module_0 (
    output tri  id_0,
    input  wand id_1
);
  tri0 id_3 = id_3;
  tri1 id_4;
  assign id_3 = 1'b0;
  wor id_5;
  assign id_5 = id_3;
  assign id_4 = id_3;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    input wor id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wire id_6,
    input supply1 id_7
);
  assign id_3 = 1;
  xor primCall (id_0, id_6, id_2, id_4, id_7);
  module_0 modCall_1 (
      id_1,
      id_5
  );
  assign modCall_1.id_3 = 0;
  wire id_9;
endmodule
