{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1422293173531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422293173531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 26 12:26:10 2015 " "Processing started: Mon Jan 26 12:26:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422293173531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1422293173531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache -c cache " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache -c cache" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1422293173531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1422293174106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2bits_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2bits_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behaviour " "Found design unit 1: counter-behaviour" {  } { { "2bits_counter.vhd" "" { Text "F:/altera/Cache/2bits_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293176194 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "2bits_counter.vhd" "" { Text "F:/altera/Cache/2bits_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293176194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422293176194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cache_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_tb-behaviour " "Found design unit 1: cache_tb-behaviour" {  } { { "cache_tb.vhd" "" { Text "F:/altera/Cache/cache_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293176547 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_tb " "Found entity 1: cache_tb" {  } { { "cache_tb.vhd" "" { Text "F:/altera/Cache/cache_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293176547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422293176547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-behavior " "Found design unit 1: testbench-behavior" {  } { { "mux4_1_tb.vhd" "" { Text "F:/altera/Cache/mux4_1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293176581 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "mux4_1_tb.vhd" "" { Text "F:/altera/Cache/mux4_1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293176581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422293176581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1-behaviour " "Found design unit 1: mux4_1-behaviour" {  } { { "mux4_1.vhd" "" { Text "F:/altera/Cache/mux4_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293176627 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.vhd" "" { Text "F:/altera/Cache/mux4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293176627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422293176627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_tb-behaviour " "Found design unit 1: memory_tb-behaviour" {  } { { "memory_tb.vhd" "" { Text "F:/altera/Cache/memory_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293176674 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "memory_tb.vhd" "" { Text "F:/altera/Cache/memory_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293176674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422293176674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "memory.vhd" "" { Text "F:/altera/Cache/memory.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293176705 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "F:/altera/Cache/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293176705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422293176705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-behaviour " "Found design unit 1: cache-behaviour" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293176762 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293176762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422293176762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cache " "Elaborating entity \"cache\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1422293177660 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset cache.vhd(67) " "VHDL Signal Declaration warning at cache.vhd(67): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422293177707 "|cache"}
{ "Warning" "WVRFX_VHDL_NOW_NOT_SUPPORTED" "standard.vhd(71) " "VHDL warning at standard.vhd(71): ignored VHDL standard library NOW function, which is not supported for synthesis" {  } { { "std/standard.vhd" "" { Text "c:/altera/13.0/quartus/libraries/vhdl/std/standard.vhd" 71 0 0 } }  } 0 10350 "VHDL warning at %1!s!: ignored VHDL standard library NOW function, which is not supported for synthesis" 0 0 "Quartus II" 0 -1 1422293177707 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state cache.vhd(137) " "VHDL Process Statement warning at cache.vhd(137): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_read cache.vhd(139) " "VHDL Process Statement warning at cache.vhd(139): signal \"s_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_write cache.vhd(139) " "VHDL Process Statement warning at cache.vhd(139): signal \"s_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bypass cache.vhd(140) " "VHDL Process Statement warning at cache.vhd(140): signal \"bypass\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_write cache.vhd(141) " "VHDL Process Statement warning at cache.vhd(141): signal \"s_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_read cache.vhd(143) " "VHDL Process Statement warning at cache.vhd(143): signal \"s_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_hit cache.vhd(146) " "VHDL Process Statement warning at cache.vhd(146): signal \"cache_hit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid_bit cache.vhd(146) " "VHDL Process Statement warning at cache.vhd(146): signal \"valid_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_read cache.vhd(155) " "VHDL Process Statement warning at cache.vhd(155): signal \"s_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_write cache.vhd(157) " "VHDL Process Statement warning at cache.vhd(157): signal \"s_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dirty_bit cache.vhd(161) " "VHDL Process Statement warning at cache.vhd(161): signal \"dirty_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid_bit cache.vhd(161) " "VHDL Process Statement warning at cache.vhd(161): signal \"valid_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_adr cache.vhd(168) " "VHDL Process Statement warning at cache.vhd(168): signal \"s_adr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_adr cache.vhd(171) " "VHDL Process Statement warning at cache.vhd(171): signal \"s_adr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count cache.vhd(171) " "VHDL Process Statement warning at cache.vhd(171): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_adr_reg cache.vhd(172) " "VHDL Process Statement warning at cache.vhd(172): signal \"read_adr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_readdata cache.vhd(173) " "VHDL Process Statement warning at cache.vhd(173): signal \"m_readdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count cache.vhd(173) " "VHDL Process Statement warning at cache.vhd(173): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_waitrequest cache.vhd(174) " "VHDL Process Statement warning at cache.vhd(174): signal \"m_waitrequest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count cache.vhd(177) " "VHDL Process Statement warning at cache.vhd(177): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "words cache.vhd(186) " "VHDL Process Statement warning at cache.vhd(186): signal \"words\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "word_offset cache.vhd(186) " "VHDL Process Statement warning at cache.vhd(186): signal \"word_offset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bypass cache.vhd(190) " "VHDL Process Statement warning at cache.vhd(190): signal \"bypass\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readdata_reg cache.vhd(192) " "VHDL Process Statement warning at cache.vhd(192): signal \"readdata_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_writedata cache.vhd(193) " "VHDL Process Statement warning at cache.vhd(193): signal \"s_writedata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_waitrequest cache.vhd(194) " "VHDL Process Statement warning at cache.vhd(194): signal \"m_waitrequest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_read cache.vhd(199) " "VHDL Process Statement warning at cache.vhd(199): signal \"s_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178137 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_write cache.vhd(199) " "VHDL Process Statement warning at cache.vhd(199): signal \"s_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_tag cache.vhd(201) " "VHDL Process Statement warning at cache.vhd(201): signal \"line_tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index cache.vhd(201) " "VHDL Process Statement warning at cache.vhd(201): signal \"index\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count cache.vhd(201) " "VHDL Process Statement warning at cache.vhd(201): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_adr_reg cache.vhd(202) " "VHDL Process Statement warning at cache.vhd(202): signal \"write_adr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "words cache.vhd(203) " "VHDL Process Statement warning at cache.vhd(203): signal \"words\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count cache.vhd(203) " "VHDL Process Statement warning at cache.vhd(203): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_waitrequest cache.vhd(204) " "VHDL Process Statement warning at cache.vhd(204): signal \"m_waitrequest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count cache.vhd(207) " "VHDL Process Statement warning at cache.vhd(207): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_read cache.vhd(211) " "VHDL Process Statement warning at cache.vhd(211): signal \"s_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_write cache.vhd(213) " "VHDL Process Statement warning at cache.vhd(213): signal \"s_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "words cache.vhd(214) " "VHDL Process Statement warning at cache.vhd(214): signal \"words\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_writedata cache.vhd(215) " "VHDL Process Statement warning at cache.vhd(215): signal \"s_writedata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "word_offset cache.vhd(215) " "VHDL Process Statement warning at cache.vhd(215): signal \"word_offset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_done cache.vhd(222) " "VHDL Process Statement warning at cache.vhd(222): signal \"write_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_read cache.vhd(223) " "VHDL Process Statement warning at cache.vhd(223): signal \"s_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state cache.vhd(132) " "VHDL Process Statement warning at cache.vhd(132): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_read cache.vhd(132) " "VHDL Process Statement warning at cache.vhd(132): inferring latch(es) for signal or variable \"m_read\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_adr cache.vhd(132) " "VHDL Process Statement warning at cache.vhd(132): inferring latch(es) for signal or variable \"m_adr\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1422293178152 "|cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_reset cache.vhd(132) " "VHDL Process Statement warning at cache.vhd(132): inferring latch(es) for signal or variable \"counter_reset\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1422293178444 "|cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_adr_reg cache.vhd(132) " "VHDL Process Statement warning at cache.vhd(132): inferring latch(es) for signal or variable \"read_adr_reg\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1422293178444 "|cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "words_reg cache.vhd(132) " "VHDL Process Statement warning at cache.vhd(132): inferring latch(es) for signal or variable \"words_reg\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1422293178444 "|cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dirty_bit_reg cache.vhd(132) " "VHDL Process Statement warning at cache.vhd(132): inferring latch(es) for signal or variable \"dirty_bit_reg\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1422293178444 "|cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readdata_reg cache.vhd(132) " "VHDL Process Statement warning at cache.vhd(132): inferring latch(es) for signal or variable \"readdata_reg\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1422293178444 "|cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_write cache.vhd(132) " "VHDL Process Statement warning at cache.vhd(132): inferring latch(es) for signal or variable \"m_write\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1422293178444 "|cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_writedata cache.vhd(132) " "VHDL Process Statement warning at cache.vhd(132): inferring latch(es) for signal or variable \"m_writedata\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1422293178444 "|cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_adr_reg cache.vhd(132) " "VHDL Process Statement warning at cache.vhd(132): inferring latch(es) for signal or variable \"write_adr_reg\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1422293178460 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_done cache.vhd(241) " "VHDL Process Statement warning at cache.vhd(241): signal \"write_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178460 "|cache"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "cache.vhd(242) " "VHDL warning at cache.vhd(242): synthesis ignores all but the first waveform" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 242 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1422293178460 "|cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_waitreq_reg cache.vhd(239) " "VHDL Process Statement warning at cache.vhd(239): inferring latch(es) for signal or variable \"write_waitreq_reg\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1422293178460 "|cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state cache.vhd(248) " "VHDL Process Statement warning at cache.vhd(248): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1422293178460 "|cache"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "cache.vhd(249) " "VHDL warning at cache.vhd(249): synthesis ignores all but the first waveform" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 249 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1422293178460 "|cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_waitreq_reg cache.vhd(246) " "VHDL Process Statement warning at cache.vhd(246): inferring latch(es) for signal or variable \"read_waitreq_reg\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 246 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1422293178460 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_waitreq_reg cache.vhd(246) " "Inferred latch for \"read_waitreq_reg\" at cache.vhd(246)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179084 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_waitreq_reg cache.vhd(239) " "Inferred latch for \"write_waitreq_reg\" at cache.vhd(239)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179084 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[0\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[0\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[1\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[1\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[2\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[2\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[3\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[3\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[4\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[4\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[5\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[5\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[6\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[6\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[7\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[7\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[8\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[8\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[9\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[9\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[10\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[10\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[11\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[11\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[12\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[12\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[13\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[13\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_adr_reg\[14\] cache.vhd(132) " "Inferred latch for \"write_adr_reg\[14\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[0\] cache.vhd(132) " "Inferred latch for \"m_writedata\[0\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[1\] cache.vhd(132) " "Inferred latch for \"m_writedata\[1\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[2\] cache.vhd(132) " "Inferred latch for \"m_writedata\[2\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[3\] cache.vhd(132) " "Inferred latch for \"m_writedata\[3\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[4\] cache.vhd(132) " "Inferred latch for \"m_writedata\[4\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[5\] cache.vhd(132) " "Inferred latch for \"m_writedata\[5\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[6\] cache.vhd(132) " "Inferred latch for \"m_writedata\[6\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[7\] cache.vhd(132) " "Inferred latch for \"m_writedata\[7\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[8\] cache.vhd(132) " "Inferred latch for \"m_writedata\[8\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[9\] cache.vhd(132) " "Inferred latch for \"m_writedata\[9\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[10\] cache.vhd(132) " "Inferred latch for \"m_writedata\[10\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[11\] cache.vhd(132) " "Inferred latch for \"m_writedata\[11\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[12\] cache.vhd(132) " "Inferred latch for \"m_writedata\[12\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[13\] cache.vhd(132) " "Inferred latch for \"m_writedata\[13\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[14\] cache.vhd(132) " "Inferred latch for \"m_writedata\[14\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[15\] cache.vhd(132) " "Inferred latch for \"m_writedata\[15\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[16\] cache.vhd(132) " "Inferred latch for \"m_writedata\[16\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179100 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[17\] cache.vhd(132) " "Inferred latch for \"m_writedata\[17\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[18\] cache.vhd(132) " "Inferred latch for \"m_writedata\[18\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[19\] cache.vhd(132) " "Inferred latch for \"m_writedata\[19\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[20\] cache.vhd(132) " "Inferred latch for \"m_writedata\[20\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[21\] cache.vhd(132) " "Inferred latch for \"m_writedata\[21\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[22\] cache.vhd(132) " "Inferred latch for \"m_writedata\[22\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[23\] cache.vhd(132) " "Inferred latch for \"m_writedata\[23\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[24\] cache.vhd(132) " "Inferred latch for \"m_writedata\[24\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[25\] cache.vhd(132) " "Inferred latch for \"m_writedata\[25\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[26\] cache.vhd(132) " "Inferred latch for \"m_writedata\[26\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[27\] cache.vhd(132) " "Inferred latch for \"m_writedata\[27\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[28\] cache.vhd(132) " "Inferred latch for \"m_writedata\[28\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[29\] cache.vhd(132) " "Inferred latch for \"m_writedata\[29\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[30\] cache.vhd(132) " "Inferred latch for \"m_writedata\[30\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_writedata\[31\] cache.vhd(132) " "Inferred latch for \"m_writedata\[31\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_write cache.vhd(132) " "Inferred latch for \"m_write\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[0\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[0\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[1\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[1\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[2\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[2\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[3\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[3\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[4\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[4\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[5\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[5\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[6\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[6\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[7\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[7\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[8\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[8\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[9\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[9\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[10\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[10\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[11\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[11\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[12\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[12\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[13\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[13\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[14\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[14\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[15\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[15\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[16\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[16\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[17\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[17\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[18\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[18\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179115 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[19\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[19\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179131 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[20\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[20\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179131 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[21\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[21\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179131 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[22\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[22\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179131 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[23\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[23\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179131 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[24\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[24\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179131 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[25\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[25\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179131 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[26\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[26\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179131 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[27\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[27\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179131 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[28\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[28\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179131 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[29\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[29\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179131 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[30\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[30\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179131 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata_reg\[31\] cache.vhd(132) " "Inferred latch for \"readdata_reg\[31\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179131 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty_bit_reg cache.vhd(132) " "Inferred latch for \"dirty_bit_reg\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[0\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[0\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[1\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[1\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[2\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[2\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[3\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[3\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[4\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[4\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[5\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[5\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[6\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[6\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[7\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[7\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[8\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[8\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[9\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[9\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[10\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[10\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[11\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[11\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[12\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[12\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[13\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[13\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[14\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[14\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[15\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[15\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[16\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[16\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[17\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[17\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[18\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[18\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[19\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[19\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[20\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[20\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[21\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[21\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[22\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[22\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[23\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[23\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[24\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[24\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[25\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[25\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179429 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[26\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[26\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[27\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[27\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[28\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[28\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[29\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[29\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[30\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[30\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[0\]\[31\] cache.vhd(132) " "Inferred latch for \"words_reg\[0\]\[31\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[0\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[0\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[1\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[1\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[2\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[2\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[3\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[3\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[4\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[4\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[5\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[5\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[6\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[6\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[7\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[7\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[8\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[8\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[9\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[9\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[10\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[10\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[11\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[11\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[12\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[12\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[13\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[13\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[14\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[14\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[15\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[15\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[16\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[16\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[17\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[17\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[18\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[18\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[19\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[19\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[20\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[20\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[21\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[21\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[22\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[22\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[23\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[23\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[24\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[24\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[25\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[25\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[26\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[26\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[27\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[27\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[28\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[28\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[29\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[29\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[30\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[30\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[1\]\[31\] cache.vhd(132) " "Inferred latch for \"words_reg\[1\]\[31\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[0\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[0\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[1\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[1\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179445 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[2\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[2\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[3\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[3\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[4\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[4\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[5\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[5\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[6\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[6\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[7\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[7\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[8\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[8\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[9\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[9\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[10\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[10\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[11\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[11\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[12\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[12\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[13\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[13\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[14\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[14\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[15\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[15\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[16\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[16\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[17\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[17\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[18\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[18\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[19\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[19\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[20\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[20\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[21\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[21\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[22\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[22\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[23\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[23\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[24\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[24\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[25\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[25\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[26\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[26\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[27\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[27\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[28\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[28\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[29\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[29\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[30\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[30\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[2\]\[31\] cache.vhd(132) " "Inferred latch for \"words_reg\[2\]\[31\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[0\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[0\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[1\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[1\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[2\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[2\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[3\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[3\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[4\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[4\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[5\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[5\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[6\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[6\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[7\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[7\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[8\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[8\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179461 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[9\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[9\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[10\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[10\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[11\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[11\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[12\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[12\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[13\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[13\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[14\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[14\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[15\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[15\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[16\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[16\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[17\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[17\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[18\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[18\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[19\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[19\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[20\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[20\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[21\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[21\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[22\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[22\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[23\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[23\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[24\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[24\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[25\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[25\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[26\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[26\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[27\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[27\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[28\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[28\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[29\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[29\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[30\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[30\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "words_reg\[3\]\[31\] cache.vhd(132) " "Inferred latch for \"words_reg\[3\]\[31\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[0\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[0\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[1\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[1\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[2\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[2\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[3\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[3\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[4\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[4\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[5\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[5\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[6\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[6\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[7\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[7\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[8\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[8\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[9\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[9\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[10\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[10\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[11\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[11\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[12\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[12\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[13\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[13\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adr_reg\[14\] cache.vhd(132) " "Inferred latch for \"read_adr_reg\[14\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_reset cache.vhd(132) " "Inferred latch for \"counter_reset\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[0\] cache.vhd(132) " "Inferred latch for \"m_adr\[0\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179476 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[1\] cache.vhd(132) " "Inferred latch for \"m_adr\[1\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[2\] cache.vhd(132) " "Inferred latch for \"m_adr\[2\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[3\] cache.vhd(132) " "Inferred latch for \"m_adr\[3\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[4\] cache.vhd(132) " "Inferred latch for \"m_adr\[4\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[5\] cache.vhd(132) " "Inferred latch for \"m_adr\[5\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[6\] cache.vhd(132) " "Inferred latch for \"m_adr\[6\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[7\] cache.vhd(132) " "Inferred latch for \"m_adr\[7\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[8\] cache.vhd(132) " "Inferred latch for \"m_adr\[8\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[9\] cache.vhd(132) " "Inferred latch for \"m_adr\[9\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[10\] cache.vhd(132) " "Inferred latch for \"m_adr\[10\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[11\] cache.vhd(132) " "Inferred latch for \"m_adr\[11\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[12\] cache.vhd(132) " "Inferred latch for \"m_adr\[12\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[13\] cache.vhd(132) " "Inferred latch for \"m_adr\[13\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_adr\[14\] cache.vhd(132) " "Inferred latch for \"m_adr\[14\]\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_read cache.vhd(132) " "Inferred latch for \"m_read\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.invalid cache.vhd(132) " "Inferred latch for \"state.invalid\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.write_cache cache.vhd(132) " "Inferred latch for \"state.write_cache\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.write_mem cache.vhd(132) " "Inferred latch for \"state.write_mem\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.read_cache cache.vhd(132) " "Inferred latch for \"state.read_cache\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.read_mem cache.vhd(132) " "Inferred latch for \"state.read_mem\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.hit cache.vhd(132) " "Inferred latch for \"state.hit\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.miss cache.vhd(132) " "Inferred latch for \"state.miss\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.idle cache.vhd(132) " "Inferred latch for \"state.idle\" at cache.vhd(132)" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422293179492 "|cache"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:ram_block\[0\]\[150\]__1 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:ram_block\[0\]\[150\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422293182577 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 151 " "Parameter WIDTH_A set to 151" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422293182577 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422293182577 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422293182577 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422293182577 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422293182577 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422293182577 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422293182577 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422293182577 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422293182577 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1422293182577 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1422293182577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:word_counter " "Elaborating entity \"counter\" for hierarchy \"counter:word_counter\"" {  } { { "cache.vhd" "word_counter" { Text "F:/altera/Cache/cache.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422293183193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:ram_block\[0\]\[150\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:ram_block\[0\]\[150\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422293183305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:ram_block\[0\]\[150\]__1 " "Elaborated megafunction instantiation \"altsyncram:ram_block\[0\]\[150\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422293183305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:ram_block\[0\]\[150\]__1 " "Instantiated megafunction \"altsyncram:ram_block\[0\]\[150\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422293183320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 151 " "Parameter \"WIDTH_A\" = \"151\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422293183320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422293183320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422293183320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422293183320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422293183320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422293183320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422293183320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422293183320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422293183320 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422293183320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4e81 " "Found entity 1: altsyncram_4e81" {  } { { "db/altsyncram_4e81.tdf" "" { Text "F:/altera/Cache/db/altsyncram_4e81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422293183450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422293183450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4e81 altsyncram:ram_block\[0\]\[150\]__1\|altsyncram_4e81:auto_generated " "Elaborating entity \"altsyncram_4e81\" for hierarchy \"altsyncram:ram_block\[0\]\[150\]__1\|altsyncram_4e81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422293183450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[0\] " "Latch readdata_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189541 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[1\] " "Latch readdata_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189541 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[2\] " "Latch readdata_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189541 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[3\] " "Latch readdata_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189541 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[4\] " "Latch readdata_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189541 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[5\] " "Latch readdata_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189557 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[6\] " "Latch readdata_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189557 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[7\] " "Latch readdata_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189557 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[8\] " "Latch readdata_reg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189557 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[9\] " "Latch readdata_reg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189557 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[10\] " "Latch readdata_reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189557 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[11\] " "Latch readdata_reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189557 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[12\] " "Latch readdata_reg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189557 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[13\] " "Latch readdata_reg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189557 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[14\] " "Latch readdata_reg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189557 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[15\] " "Latch readdata_reg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189557 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[16\] " "Latch readdata_reg\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189557 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[17\] " "Latch readdata_reg\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189557 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[18\] " "Latch readdata_reg\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189557 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[19\] " "Latch readdata_reg\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[20\] " "Latch readdata_reg\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[21\] " "Latch readdata_reg\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[22\] " "Latch readdata_reg\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[23\] " "Latch readdata_reg\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[24\] " "Latch readdata_reg\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[25\] " "Latch readdata_reg\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[26\] " "Latch readdata_reg\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[27\] " "Latch readdata_reg\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[28\] " "Latch readdata_reg\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[29\] " "Latch readdata_reg\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[30\] " "Latch readdata_reg\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readdata_reg\[31\] " "Latch readdata_reg\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[0\]\$latch " "Latch m_adr\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[1\]\$latch " "Latch m_adr\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[2\]\$latch " "Latch m_adr\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189572 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[3\]\$latch " "Latch m_adr\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[4\]\$latch " "Latch m_adr\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[5\]\$latch " "Latch m_adr\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[6\]\$latch " "Latch m_adr\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[7\]\$latch " "Latch m_adr\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[8\]\$latch " "Latch m_adr\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[9\]\$latch " "Latch m_adr\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[10\]\$latch " "Latch m_adr\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[11\]\$latch " "Latch m_adr\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[12\]\$latch " "Latch m_adr\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[13\]\$latch " "Latch m_adr\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_adr\[14\]\$latch " "Latch m_adr\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[0\]\$latch " "Latch m_writedata\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[1\]\$latch " "Latch m_writedata\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[2\]\$latch " "Latch m_writedata\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[3\]\$latch " "Latch m_writedata\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[4\]\$latch " "Latch m_writedata\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189588 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[5\]\$latch " "Latch m_writedata\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189604 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[6\]\$latch " "Latch m_writedata\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189604 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[7\]\$latch " "Latch m_writedata\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189604 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[8\]\$latch " "Latch m_writedata\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189604 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[9\]\$latch " "Latch m_writedata\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189604 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[10\]\$latch " "Latch m_writedata\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189604 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[11\]\$latch " "Latch m_writedata\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189604 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[12\]\$latch " "Latch m_writedata\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189604 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[13\]\$latch " "Latch m_writedata\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189604 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[14\]\$latch " "Latch m_writedata\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189604 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[15\]\$latch " "Latch m_writedata\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189604 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[16\]\$latch " "Latch m_writedata\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189604 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[17\]\$latch " "Latch m_writedata\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189604 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[18\]\$latch " "Latch m_writedata\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189604 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[19\]\$latch " "Latch m_writedata\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189619 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[20\]\$latch " "Latch m_writedata\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189619 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[21\]\$latch " "Latch m_writedata\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189619 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[22\]\$latch " "Latch m_writedata\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189619 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[23\]\$latch " "Latch m_writedata\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189619 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[24\]\$latch " "Latch m_writedata\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189619 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[25\]\$latch " "Latch m_writedata\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189619 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[26\]\$latch " "Latch m_writedata\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189619 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[27\]\$latch " "Latch m_writedata\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189619 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[28\]\$latch " "Latch m_writedata\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189619 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[29\]\$latch " "Latch m_writedata\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189619 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[30\]\$latch " "Latch m_writedata\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189619 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "m_writedata\[31\]\$latch " "Latch m_writedata\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189619 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.write_mem_161211 " "Latch state.write_mem_161211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189619 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.read_cache_161240 " "Latch state.read_cache_161240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_read " "Ports D and ENA on the latch are fed by the same signal s_read" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189635 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.read_mem_161269 " "Latch state.read_mem_161269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189635 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.miss_161327 " "Latch state.miss_161327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189635 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.idle_161356 " "Latch state.idle_161356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_read " "Ports D and ENA on the latch are fed by the same signal s_read" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189635 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.hit_161298 " "Latch state.hit_161298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_adr\[31\] " "Ports D and ENA on the latch are fed by the same signal s_adr\[31\]" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189635 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.write_cache_161182 " "Latch state.write_cache_161182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189635 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[0\] " "Latch words_reg\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189635 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[0\] " "Latch words_reg\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189635 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[0\] " "Latch words_reg\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189635 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[0\] " "Latch words_reg\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189635 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[1\] " "Latch words_reg\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189635 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[1\] " "Latch words_reg\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189635 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[1\] " "Latch words_reg\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189635 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[1\] " "Latch words_reg\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189650 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[2\] " "Latch words_reg\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189650 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[2\] " "Latch words_reg\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189650 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[2\] " "Latch words_reg\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189650 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[2\] " "Latch words_reg\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189650 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[3\] " "Latch words_reg\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189650 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[3\] " "Latch words_reg\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189650 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[3\] " "Latch words_reg\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189873 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[3\] " "Latch words_reg\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189873 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[4\] " "Latch words_reg\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189873 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[4\] " "Latch words_reg\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189873 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[4\] " "Latch words_reg\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189873 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[4\] " "Latch words_reg\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189873 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[5\] " "Latch words_reg\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189873 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[5\] " "Latch words_reg\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189888 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[5\] " "Latch words_reg\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189888 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[5\] " "Latch words_reg\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189888 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[6\] " "Latch words_reg\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189888 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[6\] " "Latch words_reg\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189888 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[6\] " "Latch words_reg\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189888 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[6\] " "Latch words_reg\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189888 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[7\] " "Latch words_reg\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189888 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[7\] " "Latch words_reg\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189888 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[7\] " "Latch words_reg\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189888 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[7\] " "Latch words_reg\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189888 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[8\] " "Latch words_reg\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189888 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[8\] " "Latch words_reg\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189888 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[8\] " "Latch words_reg\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[8\] " "Latch words_reg\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[9\] " "Latch words_reg\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[9\] " "Latch words_reg\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[9\] " "Latch words_reg\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[9\] " "Latch words_reg\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[10\] " "Latch words_reg\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[10\] " "Latch words_reg\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[10\] " "Latch words_reg\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[10\] " "Latch words_reg\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[11\] " "Latch words_reg\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[11\] " "Latch words_reg\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[11\] " "Latch words_reg\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[11\] " "Latch words_reg\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[12\] " "Latch words_reg\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[12\] " "Latch words_reg\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[12\] " "Latch words_reg\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[12\] " "Latch words_reg\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[13\] " "Latch words_reg\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[13\] " "Latch words_reg\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189904 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[13\] " "Latch words_reg\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189905 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[13\] " "Latch words_reg\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189905 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[14\] " "Latch words_reg\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189905 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[14\] " "Latch words_reg\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189905 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[14\] " "Latch words_reg\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189905 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[14\] " "Latch words_reg\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189905 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[15\] " "Latch words_reg\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189905 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[15\] " "Latch words_reg\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189905 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[15\] " "Latch words_reg\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189905 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[15\] " "Latch words_reg\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189905 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[16\] " "Latch words_reg\[2\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189905 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[16\] " "Latch words_reg\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189905 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[16\] " "Latch words_reg\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189905 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[16\] " "Latch words_reg\[3\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189909 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[17\] " "Latch words_reg\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189909 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[17\] " "Latch words_reg\[2\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189909 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[17\] " "Latch words_reg\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189909 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[17\] " "Latch words_reg\[3\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189910 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[18\] " "Latch words_reg\[2\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189910 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[18\] " "Latch words_reg\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189910 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[18\] " "Latch words_reg\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189916 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[18\] " "Latch words_reg\[3\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189916 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[19\] " "Latch words_reg\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189916 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[19\] " "Latch words_reg\[2\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189916 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[19\] " "Latch words_reg\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189916 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[19\] " "Latch words_reg\[3\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189916 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[20\] " "Latch words_reg\[2\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189917 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[20\] " "Latch words_reg\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189923 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[20\] " "Latch words_reg\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189923 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[20\] " "Latch words_reg\[3\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189923 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[21\] " "Latch words_reg\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189923 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[21\] " "Latch words_reg\[2\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189923 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[21\] " "Latch words_reg\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189923 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[21\] " "Latch words_reg\[3\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189931 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[22\] " "Latch words_reg\[2\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189931 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[22\] " "Latch words_reg\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189931 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[22\] " "Latch words_reg\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189931 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[22\] " "Latch words_reg\[3\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189931 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[23\] " "Latch words_reg\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189931 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[23\] " "Latch words_reg\[2\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189931 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[23\] " "Latch words_reg\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189938 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[23\] " "Latch words_reg\[3\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189938 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[24\] " "Latch words_reg\[2\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189938 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[24\] " "Latch words_reg\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189938 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[24\] " "Latch words_reg\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189938 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[24\] " "Latch words_reg\[3\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189938 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[25\] " "Latch words_reg\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189938 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[25\] " "Latch words_reg\[2\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189945 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[25\] " "Latch words_reg\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189945 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[25\] " "Latch words_reg\[3\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189945 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[26\] " "Latch words_reg\[2\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189945 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[26\] " "Latch words_reg\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189945 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[26\] " "Latch words_reg\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189945 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[26\] " "Latch words_reg\[3\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189951 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[27\] " "Latch words_reg\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189952 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[27\] " "Latch words_reg\[2\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189952 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[27\] " "Latch words_reg\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189952 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[27\] " "Latch words_reg\[3\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189952 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[28\] " "Latch words_reg\[2\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189952 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[28\] " "Latch words_reg\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189952 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[28\] " "Latch words_reg\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189958 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[28\] " "Latch words_reg\[3\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189959 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[29\] " "Latch words_reg\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189959 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[29\] " "Latch words_reg\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189959 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[29\] " "Latch words_reg\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189959 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[29\] " "Latch words_reg\[3\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189959 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[30\] " "Latch words_reg\[2\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189993 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[30\] " "Latch words_reg\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189993 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[30\] " "Latch words_reg\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189993 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[30\] " "Latch words_reg\[3\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189993 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[1\]\[31\] " "Latch words_reg\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189993 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[2\]\[31\] " "Latch words_reg\[2\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189993 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[0\]\[31\] " "Latch words_reg\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189993 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "words_reg\[3\]\[31\] " "Latch words_reg\[3\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189993 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dirty_bit_reg " "Latch dirty_bit_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.write_mem_161211 " "Ports D and ENA on the latch are fed by the same signal state.write_mem_161211" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 132 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422293189993 ""}  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422293189993 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s_waitrequest GND " "Pin \"s_waitrequest\" is stuck at GND" {  } { { "cache.vhd" "" { Text "F:/altera/Cache/cache.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422293190134 "|cache|s_waitrequest"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1422293190134 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1422293190299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1422293193381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422293193381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1268 " "Implemented 1268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "100 " "Implemented 100 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1422293194194 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1422293194194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "935 " "Implemented 935 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1422293194194 ""} { "Info" "ICUT_CUT_TM_RAMS" "151 " "Implemented 151 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1422293194194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1422293194194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 494 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 494 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422293194454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 26 12:26:34 2015 " "Processing ended: Mon Jan 26 12:26:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422293194454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422293194454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422293194454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1422293194454 ""}
