{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711624082018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711624082018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 16:38:01 2024 " "Processing started: Thu Mar 28 16:38:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711624082018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624082018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jtaguart_comm -c jtaguart_comm " "Command: quartus_map --read_settings_files=on --write_settings_files=off jtaguart_comm -c jtaguart_comm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624082018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711624082299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711624082299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtaguart_comm.v 1 1 " "Found 1 design units, including 1 entities, in source file jtaguart_comm.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtaguart_comm " "Found entity 1: jtaguart_comm" {  } { { "jtaguart_comm.v" "" { Text "D:/jtag uart/my_jtag_uart/jtaguart_comm.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624089207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624089207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/synthesis/jtag_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/synthesis/jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart " "Found entity 1: jtag_uart" {  } { { "jtag_uart/synthesis/jtag_uart.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/jtag_uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624089207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624089207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/synthesis/submodules/jtag_uart_ju.v 5 5 " "Found 5 design units, including 5 entities, in source file jtag_uart/synthesis/submodules/jtag_uart_ju.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_ju_sim_scfifo_w " "Found entity 1: jtag_uart_ju_sim_scfifo_w" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624089207 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_ju_scfifo_w " "Found entity 2: jtag_uart_ju_scfifo_w" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624089207 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_ju_sim_scfifo_r " "Found entity 3: jtag_uart_ju_sim_scfifo_r" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624089207 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_ju_scfifo_r " "Found entity 4: jtag_uart_ju_scfifo_r" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624089207 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_ju " "Found entity 5: jtag_uart_ju" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624089207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624089207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jtag_uart_waitrequest jtaguart_comm.v(124) " "Verilog HDL Implicit Net warning at jtaguart_comm.v(124): created implicit net for \"jtag_uart_waitrequest\"" {  } { { "jtaguart_comm.v" "" { Text "D:/jtag uart/my_jtag_uart/jtaguart_comm.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1711624089207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jtaguart_comm " "Elaborating entity \"jtaguart_comm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711624089239 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter jtaguart_comm.v(18) " "Verilog HDL or VHDL warning at jtaguart_comm.v(18): object \"counter\" assigned a value but never read" {  } { { "jtaguart_comm.v" "" { Text "D:/jtag uart/my_jtag_uart/jtaguart_comm.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711624089239 "|jtaguart_comm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart jtag_uart:jtag_uart1 " "Elaborating entity \"jtag_uart\" for hierarchy \"jtag_uart:jtag_uart1\"" {  } { { "jtaguart_comm.v" "jtag_uart1" { Text "D:/jtag uart/my_jtag_uart/jtaguart_comm.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624089256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_ju jtag_uart:jtag_uart1\|jtag_uart_ju:ju " "Elaborating entity \"jtag_uart_ju\" for hierarchy \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\"" {  } { { "jtag_uart/synthesis/jtag_uart.v" "ju" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/jtag_uart.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624089256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_ju_scfifo_w jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w " "Elaborating entity \"jtag_uart_ju_scfifo_w\" for hierarchy \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "the_jtag_uart_ju_scfifo_w" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624089270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "wfifo" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624089427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624089427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711624089427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711624089427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711624089427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711624089427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711624089427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711624089427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711624089427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711624089427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711624089427 ""}  } { { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711624089427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624089477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624089477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624089477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624089477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624089477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/jtag uart/my_jtag_uart/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624089477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624089498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624089498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/jtag uart/my_jtag_uart/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624089498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624089543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624089543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/jtag uart/my_jtag_uart/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624089543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624089590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624089590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/jtag uart/my_jtag_uart/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624089590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624089624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624089624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_w:the_jtag_uart_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/jtag uart/my_jtag_uart/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624089624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_ju_scfifo_r jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r " "Elaborating entity \"jtag_uart_ju_scfifo_r\" for hierarchy \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "the_jtag_uart_ju_scfifo_r" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624089638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|alt_jtag_atlantic:jtag_uart_ju_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|alt_jtag_atlantic:jtag_uart_ju_alt_jtag_atlantic\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "jtag_uart_ju_alt_jtag_atlantic" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624089860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|alt_jtag_atlantic:jtag_uart_ju_alt_jtag_atlantic " "Elaborated megafunction instantiation \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|alt_jtag_atlantic:jtag_uart_ju_alt_jtag_atlantic\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624089893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|alt_jtag_atlantic:jtag_uart_ju_alt_jtag_atlantic " "Instantiated megafunction \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|alt_jtag_atlantic:jtag_uart_ju_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711624089893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711624089893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711624089893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711624089893 ""}  } { { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711624089893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|alt_jtag_atlantic:jtag_uart_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|alt_jtag_atlantic:jtag_uart_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624090383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|alt_jtag_atlantic:jtag_uart_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|alt_jtag_atlantic:jtag_uart_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624090479 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711624090632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.28.16:38:13 Progress: Loading sld73de1f05/alt_sld_fab_wrapper_hw.tcl " "2024.03.28.16:38:13 Progress: Loading sld73de1f05/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624093722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624096196 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624096267 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624100818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624100900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624100983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624101084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624101092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624101092 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711624101775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73de1f05/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73de1f05/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld73de1f05/alt_sld_fab.v" "" { Text "D:/jtag uart/my_jtag_uart/db/ip/sld73de1f05/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624101959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624101959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/jtag uart/my_jtag_uart/db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624102026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624102026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/jtag uart/my_jtag_uart/db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624102027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624102027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/jtag uart/my_jtag_uart/db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624102080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624102080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/jtag uart/my_jtag_uart/db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624102146 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/jtag uart/my_jtag_uart/db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624102146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624102146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/jtag uart/my_jtag_uart/db/ip/sld73de1f05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711624102199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624102199 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[0\] " "Synthesized away node \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/altsyncram_nio1.tdf" 40 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/jtag_uart.v" 30 0 0 } } { "jtaguart_comm.v" "" { Text "D:/jtag uart/my_jtag_uart/jtaguart_comm.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711624102916 "|jtaguart_comm|jtag_uart:jtag_uart1|jtag_uart_ju:ju|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[1\] " "Synthesized away node \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/altsyncram_nio1.tdf" 70 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/jtag_uart.v" 30 0 0 } } { "jtaguart_comm.v" "" { Text "D:/jtag uart/my_jtag_uart/jtaguart_comm.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711624102916 "|jtaguart_comm|jtag_uart:jtag_uart1|jtag_uart_ju:ju|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[2\] " "Synthesized away node \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/altsyncram_nio1.tdf" 100 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/jtag_uart.v" 30 0 0 } } { "jtaguart_comm.v" "" { Text "D:/jtag uart/my_jtag_uart/jtaguart_comm.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711624102916 "|jtaguart_comm|jtag_uart:jtag_uart1|jtag_uart_ju:ju|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[3\] " "Synthesized away node \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/altsyncram_nio1.tdf" 130 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/jtag_uart.v" 30 0 0 } } { "jtaguart_comm.v" "" { Text "D:/jtag uart/my_jtag_uart/jtaguart_comm.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711624102916 "|jtaguart_comm|jtag_uart:jtag_uart1|jtag_uart_ju:ju|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[4\] " "Synthesized away node \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/altsyncram_nio1.tdf" 160 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/jtag_uart.v" 30 0 0 } } { "jtaguart_comm.v" "" { Text "D:/jtag uart/my_jtag_uart/jtaguart_comm.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711624102916 "|jtaguart_comm|jtag_uart:jtag_uart1|jtag_uart_ju:ju|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[5\] " "Synthesized away node \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/altsyncram_nio1.tdf" 190 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/jtag_uart.v" 30 0 0 } } { "jtaguart_comm.v" "" { Text "D:/jtag uart/my_jtag_uart/jtaguart_comm.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711624102916 "|jtaguart_comm|jtag_uart:jtag_uart1|jtag_uart_ju:ju|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[6\] " "Synthesized away node \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/altsyncram_nio1.tdf" 220 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/jtag_uart.v" 30 0 0 } } { "jtaguart_comm.v" "" { Text "D:/jtag uart/my_jtag_uart/jtaguart_comm.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711624102916 "|jtaguart_comm|jtag_uart:jtag_uart1|jtag_uart_ju:ju|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[7\] " "Synthesized away node \"jtag_uart:jtag_uart1\|jtag_uart_ju:ju\|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/altsyncram_nio1.tdf" 250 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/jtag uart/my_jtag_uart/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_ju.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_ju.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "D:/jtag uart/my_jtag_uart/jtag_uart/synthesis/jtag_uart.v" 30 0 0 } } { "jtaguart_comm.v" "" { Text "D:/jtag uart/my_jtag_uart/jtaguart_comm.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711624102916 "|jtaguart_comm|jtag_uart:jtag_uart1|jtag_uart_ju:ju|jtag_uart_ju_scfifo_r:the_jtag_uart_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1711624102916 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1711624102916 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711624103270 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711624103332 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711624103332 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HIGH VCC " "Pin \"HIGH\" is stuck at VCC" {  } { { "jtaguart_comm.v" "" { Text "D:/jtag uart/my_jtag_uart/jtaguart_comm.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711624103352 "|jtaguart_comm|HIGH"} { "Warning" "WMLS_MLS_STUCK_PIN" "LOW GND " "Pin \"LOW\" is stuck at GND" {  } { { "jtaguart_comm.v" "" { Text "D:/jtag uart/my_jtag_uart/jtaguart_comm.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711624103352 "|jtaguart_comm|LOW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711624103352 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624103423 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711624103702 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/jtag uart/my_jtag_uart/output_files/jtaguart_comm.map.smsg " "Generated suppressed messages file D:/jtag uart/my_jtag_uart/output_files/jtaguart_comm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624103865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711624104380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711624104380 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "273 " "Implemented 273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711624104427 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711624104427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "255 " "Implemented 255 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711624104427 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1711624104427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711624104427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711624104430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 16:38:24 2024 " "Processing ended: Thu Mar 28 16:38:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711624104430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711624104430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711624104430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711624104430 ""}
