5 18 1fda1 13 4 ffffffff TOP
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (ashift2.vcd) 2 -o (ashift2.cdd) 2 -v (ashift2.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 ashift2.verilator.v 1 17 1 
2 1 6 6 6 90009 1 1 1004 0 0 1 1 a
2 2 6 6 6 90009 3 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 7 7 7 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 4 13 13 13 11001e c 1 300c 0 0 1 1 verilatorclock
2 5 13 13 13 9001e 12 27 300a 4 0 1 18 0 1 0 0 0 0
2 6 14 14 14 f0010 6 0 3008 0 0 32 48 b 0
2 7 14 14 14 6000a 6 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 8 14 14 14 60010 6 11 10303c 6 7 1 18 0 1 1 1 0 0
2 9 14 14 14 20012 6 39 10002e 8 0
2 10 0 0 0 0 1 5a 3002 0 0 1 18 0 1 0 0 0 0
1 verilatorclock 1 1 17 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 3 7000a 1 0 0 0 1 17 0 1 0 0 0 0
1 b 3 4 107000a 1 0 3 0 4 17 0 f 0 0 0 0
1 c 4 4 107000d 1 0 3 0 4 17 0 f 0 0 0 0
4 10 26 5 5 5
4 2 1 3 0 2
4 3 6 2 0 2
4 5 1 9 0 5
4 9 4 10 5 5
3 1 main.u$0 "TOP.v.u$0" 0 ashift2.verilator.v 7 10 1 
2 11 8 8 8 110011 1 0 1008 0 0 32 48 2 0
2 12 8 8 8 8000b 1 0 61008 0 0 4 16 1 0
2 13 8 8 8 70012 1 43 201008 11 12 4 18 0 f b 4 0 0
2 14 8 8 8 30003 0 1 1410 0 0 4 1 b
2 15 8 8 8 30012 1 37 1a 13 14
2 16 9 9 9 110011 1 0 1008 0 0 32 48 3 0
2 17 9 9 9 8000b 1 0 61008 0 0 4 16 2 0
2 18 9 9 9 70012 1 44 201004 16 17 4 18 0 f f 0 0 0
2 19 9 9 9 30003 0 1 1410 0 0 4 1 c
2 20 9 9 9 30012 1 37 16 18 19
4 15 11 20 20 15
4 20 0 0 0 15
