--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/saav9/Documentos/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 3 -n 3 -fastpaths -xml test_cam.twx test_cam.ncd -o test_cam.twr
test_cam.pcf

Design file:              test_cam.ncd
Physical constraint file: test_cam.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAM_pclk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
CAM_href      |    0.774(R)|      FAST  |    2.016(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<0>|   -0.383(R)|      FAST  |    2.047(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<1>|   -0.414(R)|      FAST  |    2.185(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<2>|   -0.475(R)|      FAST  |    2.230(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<3>|   -0.500(R)|      FAST  |    2.199(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<4>|   -0.240(R)|      FAST  |    1.848(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<5>|   -0.477(R)|      FAST  |    2.193(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<6>|   -0.363(R)|      FAST  |    2.055(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<7>|    0.190(R)|      FAST  |    1.349(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    1.946(R)|      SLOW  |    0.917(R)|      SLOW  |clk25M            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CAM_vsync to Pad
------------+-----------------+------------+-----------------+------------+-------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------+--------+
pixel<0>    |         8.565(R)|      SLOW  |         3.623(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
pixel<1>    |         8.587(R)|      SLOW  |         3.642(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
pixel<2>    |         8.596(R)|      SLOW  |         3.655(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
pixel<3>    |         8.610(R)|      SLOW  |         3.655(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
pixel<4>    |         8.612(R)|      SLOW  |         3.656(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
pixel<5>    |         8.612(R)|      SLOW  |         3.656(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
pixel<6>    |         8.614(R)|      SLOW  |         3.660(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
pixel<7>    |         8.616(R)|      SLOW  |         3.660(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
row<0>      |         8.605(R)|      SLOW  |         3.651(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
row<1>      |         8.608(R)|      SLOW  |         3.655(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
row<2>      |         8.618(R)|      SLOW  |         3.659(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
row<3>      |         8.587(R)|      SLOW  |         3.633(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
row<4>      |         8.609(R)|      SLOW  |         3.655(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
row<5>      |         8.620(R)|      SLOW  |         3.661(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
row<6>      |         8.635(R)|      SLOW  |         3.677(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
row<7>      |         8.634(R)|      SLOW  |         3.675(R)|      FAST  |CAM_vsync_IBUF_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<2>    |        12.195(R)|      SLOW  |         4.197(R)|      FAST  |clk25M            |   0.000|
VGA_B<3>    |        12.518(R)|      SLOW  |         4.572(R)|      FAST  |clk25M            |   0.000|
VGA_G<1>    |        12.083(R)|      SLOW  |         4.580(R)|      FAST  |clk25M            |   0.000|
VGA_G<2>    |        12.401(R)|      SLOW  |         4.654(R)|      FAST  |clk25M            |   0.000|
VGA_G<3>    |        12.655(R)|      SLOW  |         4.856(R)|      FAST  |clk25M            |   0.000|
VGA_Hsync_n |        10.170(R)|      SLOW  |         3.645(R)|      FAST  |clk25M            |   0.000|
VGA_R<1>    |        12.321(R)|      SLOW  |         4.694(R)|      FAST  |clk25M            |   0.000|
VGA_R<2>    |        12.112(R)|      SLOW  |         4.602(R)|      FAST  |clk25M            |   0.000|
VGA_R<3>    |        13.141(R)|      SLOW  |         5.117(R)|      FAST  |clk25M            |   0.000|
VGA_Vsync_n |        10.648(R)|      SLOW  |         3.886(R)|      FAST  |clk25M            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CAM_pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAM_pclk       |    3.410|         |         |         |
CAM_vsync      |   -0.245|   -0.245|         |         |
btnP           |    2.928|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAM_vsync
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAM_pclk       |    2.928|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btnP
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btnP           |    0.657|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.001|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |CAM_xclk       |    8.289|
---------------+---------------+---------+


Analysis completed Wed Feb 12 14:07:58 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 754 MB



