[06/14 18:33:53      0s] 
[06/14 18:33:53      0s] Cadence Innovus(TM) Implementation System.
[06/14 18:33:53      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/14 18:33:53      0s] 
[06/14 18:33:53      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[06/14 18:33:53      0s] Options:	
[06/14 18:33:53      0s] Date:		Tue Jun 14 18:33:53 2022
[06/14 18:33:53      0s] Host:		cimeld105 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
[06/14 18:33:53      0s] OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)
[06/14 18:33:53      0s] 
[06/14 18:33:53      0s] License:
[06/14 18:33:53      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[06/14 18:33:53      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/14 18:34:03      9s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[06/14 18:34:03      9s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[06/14 18:34:03      9s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[06/14 18:34:03      9s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[06/14 18:34:03      9s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[06/14 18:34:03      9s] @(#)CDS: CPE v17.11-s095
[06/14 18:34:03      9s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[06/14 18:34:03      9s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[06/14 18:34:03      9s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/14 18:34:03      9s] @(#)CDS: RCDB 11.10
[06/14 18:34:03      9s] --- Running on cimeld105 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB) ---
[06/14 18:34:03      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_27728_cimeld105_xph2app102_0ejlwy.

[06/14 18:34:03      9s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[06/14 18:34:04     10s] 
[06/14 18:34:04     10s] **INFO:  MMMC transition support version v31-84 
[06/14 18:34:04     10s] 
[06/14 18:34:04     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/14 18:34:04     10s] <CMD> suppressMessage ENCEXT-2799
[06/14 18:34:04     10s] <CMD> getDrawView
[06/14 18:34:04     10s] <CMD> loadWorkspace -name Physical
[06/14 18:34:04     10s] <CMD> win
[06/14 18:34:14     10s] <CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
[06/14 18:34:14     10s] ---# TCL Script amsSetup.tcl loaded
[06/14 18:34:14     10s] <CMD> set init_layout_view {}
[06/14 18:34:14     10s] <CMD> set init_verilog {../INPUT_DATA/TOP_netlist.v ../INPUT_DATA/top_io.v}
[06/14 18:34:14     10s] <CMD> set init_mmmc_file ../SCRIPTS/view_definition.tcl
[06/14 18:34:14     10s] <CMD> set init_lef_file {/softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef}
[06/14 18:34:14     10s] <CMD> set init_top_cell top_io
[06/14 18:34:14     10s] <CMD> set init_gnd_net {gnd! gnd3r! gnd3o!}
[06/14 18:34:14     10s] <CMD> set init_pwr_net {vdd! vdd3r1! vdd3r2! vdd3o!}
[06/14 18:34:14     10s] <CMD> set cts_cell_list {CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15}
[06/14 18:34:19     11s] <CMD> init_design
[06/14 18:34:19     11s] #% Begin Load MMMC data ... (date=06/14 18:34:19, mem=456.3M)
[06/14 18:34:19     11s] #% End Load MMMC data ... (date=06/14 18:34:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=456.4M, current mem=456.4M)
[06/14 18:34:19     11s] 
[06/14 18:34:19     11s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef ...
[06/14 18:34:19     11s] **WARN: (IMPLF-228):	 ANTENNAOUTPUTDIFFAREA is specified and will be
[06/14 18:34:19     11s] applied to any OUTPUT PIN or INOUT PIN without ANTENNADIFFAREA. This often
[06/14 18:34:19     11s] causes a mismatch between process antenna violations found in Innovus
[06/14 18:34:19     11s] (during routing or verification) and violations found by external physical
[06/14 18:34:19     11s] verification tools. This global defaulting mechanism is obsolete in LEF
[06/14 18:34:19     11s] 5.5. The recommended solution is to remove ANTENNAOUTPUTDIFFAREA and add
[06/14 18:34:19     11s] ANTENNADIFFAREA to all OUTPUT or INOUT PINS in the MACROS in order to
[06/14 18:34:19     11s] avoid a mismatch in violations.
[06/14 18:34:19     11s] **WARN: (IMPLF-230):	 ANTENNAINOUTDIFFAREA is specified and will be
[06/14 18:34:19     11s] applied to any INOUT PIN without ANTENNADIFFAREA. This often causes a
[06/14 18:34:19     11s] mismatch between process antenna violations found in Innovus (during
[06/14 18:34:19     11s] routing or verification) and violations found by external physical
[06/14 18:34:19     11s] verification tools. This global defaulting mechanism is obsolete in
[06/14 18:34:19     11s] LEF 5.5. The recommended solution is to remove ANTENNAINOUTDIFFAREA
[06/14 18:34:19     11s] and add ANTENNADIFFAREA to all INOUT PINS in the MACROS in order to
[06/14 18:34:19     11s] avoid a mismatch in violations.
[06/14 18:34:19     11s] 
[06/14 18:34:19     11s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef ...
[06/14 18:34:19     11s] Set DBUPerIGU to M2 pitch 1400.
[06/14 18:34:19     11s] 
[06/14 18:34:19     11s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef ...
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-201' for more detail.
[06/14 18:34:19     11s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[06/14 18:34:19     11s] To increase the message display limit, refer to the product command reference manual.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/14 18:34:19     11s] Type 'man IMPLF-200' for more detail.
[06/14 18:34:19     11s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/14 18:34:19     11s] To increase the message display limit, refer to the product command reference manual.
[06/14 18:34:19     11s] 
[06/14 18:34:19     11s] viaInitial starts at Tue Jun 14 18:34:19 2022
viaInitial ends at Tue Jun 14 18:34:19 2022
Loading view definition file from ../SCRIPTS/view_definition.tcl
[06/14 18:34:19     11s] Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib' ...
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI210' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI211' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2110' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2111' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2112' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI212' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI220' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI221' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI222' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI310' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI311' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI312' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/14 18:34:19     11s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/14 18:34:19     11s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7673)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7685)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7816)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7828)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7959)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7971)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8102)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8114)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8245)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8257)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8388)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8400)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8531)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8543)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8668)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8680)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8805)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8817)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8942)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8954)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/14 18:34:20     12s] Read 248 cells in library 'c35_CORELIB_WC' 
[06/14 18:34:20     12s] Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_WC.lib' ...
[06/14 18:34:20     12s] Read 181 cells in library 'c35_IOLIB_WC' 
[06/14 18:34:20     12s] Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_BC.lib' ...
[06/14 18:34:20     12s] Read 248 cells in library 'c35_CORELIB_BC' 
[06/14 18:34:20     12s] Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_BC.lib' ...
[06/14 18:34:20     12s] Read 181 cells in library 'c35_IOLIB_BC' 
[06/14 18:34:20     12s] *** End library_loading (cpu=0.02min, real=0.02min, mem=30.0M, fe_cpu=0.21min, fe_real=0.45min, fe_mem=540.5M) ***
[06/14 18:34:20     12s] #% Begin Load netlist data ... (date=06/14 18:34:20, mem=544.6M)
[06/14 18:34:20     12s] *** Begin netlist parsing (mem=540.5M) ***
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
[06/14 18:34:20     12s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/14 18:34:20     12s] To increase the message display limit, refer to the product command reference manual.
[06/14 18:34:20     12s] Pin 'A' of cell 'VDD3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/14 18:34:20     12s] Pin 'A' of cell 'VDD3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/14 18:34:20     12s] Pin 'A' of cell 'VDD3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/14 18:34:20     12s] Pin 'A' of cell 'VDD3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/14 18:34:20     12s] Pin 'A' of cell 'GND3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/14 18:34:20     12s] Pin 'A' of cell 'GND3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/14 18:34:20     12s] Pin 'A' of cell 'GND3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/14 18:34:20     12s] Pin 'A' of cell 'GND3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/14 18:34:20     12s] Created 429 new cells from 4 timing libraries.
[06/14 18:34:20     12s] Reading netlist ...
[06/14 18:34:20     12s] Backslashed names will retain backslash and a trailing blank character.
[06/14 18:34:20     12s] **WARN: (IMPVL-324):	Module TOP in ../INPUT_DATA/TOP_netlist.v will overwrite the previous definition in another file.
[06/14 18:34:20     12s] Reading verilog netlist '../INPUT_DATA/TOP_netlist.v'
[06/14 18:34:20     12s] Reading verilog netlist '../INPUT_DATA/top_io.v'
[06/14 18:34:21     12s] 
[06/14 18:34:21     12s] *** Memory Usage v#1 (Current mem = 540.523M, initial mem = 184.402M) ***
[06/14 18:34:21     12s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=540.5M) ***
[06/14 18:34:21     12s] #% End Load netlist data ... (date=06/14 18:34:21, total cpu=0:00:00.1, real=0:00:01.0, peak res=544.6M, current mem=490.5M)
[06/14 18:34:21     12s] Set top cell to top_io.
[06/14 18:34:21     13s] Hooked 858 DB cells to tlib cells.
[06/14 18:34:21     13s] Starting recursive module instantiation check.
[06/14 18:34:21     13s] No recursion found.
[06/14 18:34:21     13s] Building hierarchical netlist for Cell top_io ...
[06/14 18:34:21     13s] *** Netlist is unique.
[06/14 18:34:21     13s] ** info: there are 888 modules.
[06/14 18:34:21     13s] ** info: there are 9614 stdCell insts.
[06/14 18:34:21     13s] ** info: there are 44 Pad insts.
[06/14 18:34:21     13s] 
[06/14 18:34:21     13s] *** Memory Usage v#1 (Current mem = 586.695M, initial mem = 184.402M) ***
[06/14 18:34:21     13s] Initializing I/O assignment ...
[06/14 18:34:21     13s] Adjusting Core to Left to: 1.2000. Core to Bottom to: 0.2000.
[06/14 18:34:21     13s] **WARN: (IMPFP-3961):	The techSite 'corner_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/14 18:34:21     13s] Type 'man IMPFP-3961' for more detail.
[06/14 18:34:21     13s] **WARN: (IMPFP-3961):	The techSite 'ioSite_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/14 18:34:21     13s] Type 'man IMPFP-3961' for more detail.
[06/14 18:34:21     13s] **WARN: (IMPFP-3961):	The techSite 'blockSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/14 18:34:21     13s] Type 'man IMPFP-3961' for more detail.
[06/14 18:34:21     13s] **WARN: (IMPFP-3961):	The techSite 'portCellSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/14 18:34:21     13s] Type 'man IMPFP-3961' for more detail.
[06/14 18:34:21     13s] Set Default Net Delay as 1000 ps.
[06/14 18:34:21     13s] Set Default Net Load as 0.5 pF. 
[06/14 18:34:21     13s] Set Default Input Pin Transition as 0.1 ps.
[06/14 18:34:21     13s] **WARN: (IMPCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
[06/14 18:34:21     13s] Set CTS cells: CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15
[06/14 18:34:21     13s] Extraction setup Delayed 
[06/14 18:34:21     13s] *Info: initialize multi-corner CTS.
[06/14 18:34:21     13s] Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
[06/14 18:34:21     13s] Current (total cpu=0:00:13.2, real=0:00:28.0, peak res=637.4M, current mem=637.4M)
[06/14 18:34:21     13s] INFO (CTE): Constraints read successfully.
[06/14 18:34:21     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=645.5M, current mem=645.5M)
[06/14 18:34:21     13s] Current (total cpu=0:00:13.3, real=0:00:28.0, peak res=645.5M, current mem=645.5M)
[06/14 18:34:21     13s] Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
[06/14 18:34:21     13s] Current (total cpu=0:00:13.3, real=0:00:28.0, peak res=645.5M, current mem=645.5M)
[06/14 18:34:21     13s] INFO (CTE): Constraints read successfully.
[06/14 18:34:21     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=653.1M, current mem=653.1M)
[06/14 18:34:21     13s] Current (total cpu=0:00:13.3, real=0:00:28.0, peak res=653.1M, current mem=653.1M)
[06/14 18:34:21     13s] Reading timing constraints file '../INPUT_DATA/constraints_def_worst.sdc' ...
[06/14 18:34:21     13s] Current (total cpu=0:00:13.3, real=0:00:28.0, peak res=653.1M, current mem=653.1M)
[06/14 18:34:21     13s] INFO (CTE): Constraints read successfully.
[06/14 18:34:21     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=653.6M, current mem=653.6M)
[06/14 18:34:21     13s] Current (total cpu=0:00:13.3, real=0:00:28.0, peak res=653.6M, current mem=653.6M)
[06/14 18:34:21     13s] Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
[06/14 18:34:21     13s] Current (total cpu=0:00:13.4, real=0:00:28.0, peak res=653.6M, current mem=653.6M)
[06/14 18:34:21     13s] INFO (CTE): Constraints read successfully.
[06/14 18:34:21     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=653.9M, current mem=653.9M)
[06/14 18:34:21     13s] Current (total cpu=0:00:13.4, real=0:00:28.0, peak res=653.9M, current mem=653.8M)
[06/14 18:34:21     13s] Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
[06/14 18:34:21     13s] Current (total cpu=0:00:13.4, real=0:00:28.0, peak res=653.9M, current mem=653.8M)
[06/14 18:34:21     13s] INFO (CTE): Constraints read successfully.
[06/14 18:34:21     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=654.3M, current mem=654.3M)
[06/14 18:34:21     13s] Current (total cpu=0:00:13.4, real=0:00:28.0, peak res=654.3M, current mem=654.3M)
[06/14 18:34:21     13s] Reading timing constraints file '../INPUT_DATA/constraints_def_best.sdc' ...
[06/14 18:34:21     13s] Current (total cpu=0:00:13.4, real=0:00:28.0, peak res=654.3M, current mem=654.3M)
[06/14 18:34:21     13s] INFO (CTE): Constraints read successfully.
[06/14 18:34:21     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=654.7M, current mem=654.7M)
[06/14 18:34:21     13s] Current (total cpu=0:00:13.4, real=0:00:28.0, peak res=654.7M, current mem=654.7M)
[06/14 18:34:21     13s] Creating Cell Server ...(0, 1, 1, 1)
[06/14 18:34:21     13s] Summary for sequential cells identification: 
[06/14 18:34:21     13s]   Identified SBFF number: 32
[06/14 18:34:21     13s]   Identified MBFF number: 0
[06/14 18:34:21     13s]   Identified SB Latch number: 0
[06/14 18:34:21     13s]   Identified MB Latch number: 0
[06/14 18:34:21     13s]   Not identified SBFF number: 34
[06/14 18:34:21     13s]   Not identified MBFF number: 0
[06/14 18:34:21     13s]   Not identified SB Latch number: 0
[06/14 18:34:21     13s]   Not identified MB Latch number: 0
[06/14 18:34:21     13s]   Number of sequential cells which are not FFs: 23
[06/14 18:34:21     13s] Total number of combinational cells: 145
[06/14 18:34:21     13s] Total number of sequential cells: 89
[06/14 18:34:21     13s] Total number of tristate cells: 14
[06/14 18:34:21     13s] Total number of level shifter cells: 0
[06/14 18:34:21     13s] Total number of power gating cells: 0
[06/14 18:34:21     13s] Total number of isolation cells: 0
[06/14 18:34:21     13s] Total number of power switch cells: 0
[06/14 18:34:21     13s] Total number of pulse generator cells: 0
[06/14 18:34:21     13s] Total number of always on buffers: 0
[06/14 18:34:21     13s] Total number of retention cells: 0
[06/14 18:34:21     13s] List of usable buffers: BUF12 BUF15 BUF2 BUF6 BUF4 BUF8 CLKBU12 CLKBU15 CLKBU2 CLKBU6 CLKBU4 CLKBU8
[06/14 18:34:21     13s] Total number of usable buffers: 12
[06/14 18:34:21     13s] List of unusable buffers:
[06/14 18:34:21     13s] Total number of unusable buffers: 0
[06/14 18:34:21     13s] List of usable inverters: CLKIN1 CLKIN0 CLKIN12 CLKIN10 CLKIN15 CLKIN3 CLKIN2 CLKIN6 CLKIN4 CLKIN8 INV1 INV0 INV12 INV10 INV15 INV3 INV2 INV6 INV4 INV8
[06/14 18:34:21     13s] Total number of usable inverters: 20
[06/14 18:34:21     13s] List of unusable inverters:
[06/14 18:34:21     13s] Total number of unusable inverters: 0
[06/14 18:34:21     13s] List of identified usable delay cells: DLY12 DLY22 DLY32 DLY42
[06/14 18:34:21     13s] Total number of identified usable delay cells: 4
[06/14 18:34:21     13s] List of identified unusable delay cells:
[06/14 18:34:21     13s] Total number of identified unusable delay cells: 0
[06/14 18:34:21     13s] Creating Cell Server, finished. 
[06/14 18:34:21     13s] 
[06/14 18:34:21     13s] Deleting Cell Server ...
[06/14 18:34:21     13s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[06/14 18:34:21     13s] Extraction setup Started 
[06/14 18:34:21     13s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/14 18:34:21     13s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/14 18:34:21     13s] Type 'man IMPEXT-6202' for more detail.
[06/14 18:34:21     13s] Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable ...
[06/14 18:34:21     13s] Cap table was created using Encounter 10.11-s096_1.
[06/14 18:34:21     13s] Process name: c35b4_thick-worst.
[06/14 18:34:21     13s] Allocated an empty WireEdgeEnlargement table in rc_worst [1].
[06/14 18:34:21     13s] Allocated an empty WireEdgeEnlargement table in rc_worst [1].
[06/14 18:34:21     13s] Allocated an empty WireEdgeEnlargement table in rc_worst [2].
[06/14 18:34:21     13s] Allocated an empty WireEdgeEnlargement table in rc_worst [3].
[06/14 18:34:21     13s] Allocated an empty WireEdgeEnlargement table in rc_worst [4].
[06/14 18:34:21     13s] Allocated an empty WireEdgeEnlargement table in rc_worst [4].
[06/14 18:34:21     13s] Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable ...
[06/14 18:34:21     13s] Cap table was created using Encounter 10.11-s096_1.
[06/14 18:34:21     13s] Process name: c35b4_thick-best.
[06/14 18:34:21     13s] Allocated an empty WireEdgeEnlargement table in rc_best [1].
[06/14 18:34:21     13s] Allocated an empty WireEdgeEnlargement table in rc_best [1].
[06/14 18:34:21     13s] Allocated an empty WireEdgeEnlargement table in rc_best [2].
[06/14 18:34:21     13s] Allocated an empty WireEdgeEnlargement table in rc_best [3].
[06/14 18:34:21     13s] Allocated an empty WireEdgeEnlargement table in rc_best [4].
[06/14 18:34:21     13s] Allocated an empty WireEdgeEnlargement table in rc_best [4].
[06/14 18:34:21     13s] Importing multi-corner RC tables ... 
[06/14 18:34:21     13s] Summary of Active RC-Corners : 
[06/14 18:34:21     13s]  
[06/14 18:34:21     13s]  Analysis View: setup_func_max
[06/14 18:34:21     13s]     RC-Corner Name        : rc_worst
[06/14 18:34:21     13s]     RC-Corner Index       : 0
[06/14 18:34:21     13s]     RC-Corner Temperature : 125 Celsius
[06/14 18:34:21     13s]     RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable'
[06/14 18:34:21     13s]     RC-Corner PreRoute Res Factor         : 1
[06/14 18:34:21     13s]     RC-Corner PreRoute Cap Factor         : 1
[06/14 18:34:21     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/14 18:34:21     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/14 18:34:21     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/14 18:34:21     13s]     RC-Corner PreRoute Clock Res Factor   : 1
[06/14 18:34:21     13s]     RC-Corner PreRoute Clock Cap Factor   : 1
[06/14 18:34:21     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[06/14 18:34:21     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[06/14 18:34:21     13s]     RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile'
[06/14 18:34:21     13s]  
[06/14 18:34:21     13s]  Analysis View: hold_func_min
[06/14 18:34:21     13s]     RC-Corner Name        : rc_best
[06/14 18:34:21     13s]     RC-Corner Index       : 1
[06/14 18:34:21     13s]     RC-Corner Temperature : -25 Celsius
[06/14 18:34:21     13s]     RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable'
[06/14 18:34:21     13s]     RC-Corner PreRoute Res Factor         : 1
[06/14 18:34:21     13s]     RC-Corner PreRoute Cap Factor         : 1
[06/14 18:34:21     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/14 18:34:21     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/14 18:34:21     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/14 18:34:21     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/14 18:34:21     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/14 18:34:21     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/14 18:34:21     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/14 18:34:21     13s]     RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-best/qrcTechFile'
[06/14 18:34:21     13s] Technology file '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile' associated with first view 'setup_func_max' will be used as the primary corner for the multi-corner extraction.
[06/14 18:34:21     13s] 
[06/14 18:34:21     13s] *** Summary of all messages that are not suppressed in this session:
[06/14 18:34:21     13s] Severity  ID               Count  Summary                                  
[06/14 18:34:21     13s] WARNING   IMPLF-200          131  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/14 18:34:21     13s] WARNING   IMPLF-201          608  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/14 18:34:21     13s] WARNING   IMPLF-228            1   ANTENNAOUTPUTDIFFAREA is specified and ...
[06/14 18:34:21     13s] WARNING   IMPLF-230            1   ANTENNAINOUTDIFFAREA is specified and w...
[06/14 18:34:21     13s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[06/14 18:34:21     13s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[06/14 18:34:21     13s] WARNING   IMPCK-7003           1  Command "%s" is obsolete. Use "%s" as an...
[06/14 18:34:21     13s] WARNING   IMPVL-324            1  Module %s in %s will overwrite the previ...
[06/14 18:34:21     13s] WARNING   IMPVL-159         1401  Pin '%s' of cell '%s' is defined in LEF ...
[06/14 18:34:21     13s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[06/14 18:34:21     13s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[06/14 18:34:21     13s] *** Message Summary: 2169 warning(s), 20 error(s)
[06/14 18:34:21     13s] 
[06/14 18:38:04     30s] <CMD> setDesignMode -process 250
[06/14 18:38:04     30s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[06/14 18:38:04     30s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[06/14 18:38:04     30s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[06/14 18:38:04     30s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[06/14 18:38:04     30s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[06/14 18:38:04     30s] Updating process node dependent CCOpt properties for the 250nm process node.
[06/14 18:38:04     30s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge ENDCAPL -rightEdge ENDCAPR
[06/14 18:38:04     30s] <CMD> addEndCap -prefix ENDCAP
[06/14 18:38:04     30s] #spOpts: N=250 VtWidth 
[06/14 18:38:04     30s] Core basic site is standard
[06/14 18:38:04     30s] Estimated cell power/ground rail width = 1.625 um
[06/14 18:38:04     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:38:04     30s] Minimum row-size in sites for endcap insertion = 5.
[06/14 18:38:04     30s] Minimum number of sites for row blockage       = 1.
[06/14 18:38:04     30s] Inserted 103 pre-endcap <ENDCAPR> cells (prefix ENDCAP).
[06/14 18:38:04     30s] Inserted 103 post-endcap <ENDCAPL> cells (prefix ENDCAP).
[06/14 18:38:04     30s] For 206 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[06/14 18:38:04     30s] <CMD> setPlaceMode -padForPinNearBorder true
[06/14 18:38:04     30s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[06/14 18:38:04     30s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 1
[06/14 18:38:04     30s] <CMD> all_constraint_modes -active
[06/14 18:38:04     30s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[06/14 18:38:04     30s] <CMD> reset_path_group -all
[06/14 18:38:04     30s] <CMD> reset_path_exception
[06/14 18:38:04     30s] <CMD> group_path -name reg2reg 	-from $regs 		-to $regs
[06/14 18:38:04     30s] <CMD> group_path -name in2reg 	-from  $input_ports 	-to $regs
[06/14 18:38:04     30s] <CMD> group_path -name reg2out 	-from $regs 		-to $output_ports
[06/14 18:38:04     30s] <CMD> group_path -name in2out 	-from $input_ports 	-to $output_ports
[06/14 18:38:04     30s] <CMD> group_path -name reg2gated 	-from $regs 		-to $gated_all
[06/14 18:38:04     30s] <CMD> group_path -name in2gated 	-from $input_ports 	-to $gated_all
[06/14 18:38:04     30s] <CMD> group_path -name my_path -from t_op/u_cdr/div1/o_nb_P_reg[2]/QN -to t_op/u_cdr/phd1/cnt_phd/cnt_reg[5]/D
[06/14 18:38:04     30s] <CMD> set_interactive_constraint_modes {}
[06/14 18:38:04     30s] <CMD> setPathGroupOptions reg2reg -effortLevel high -slackAdjustment 0
[06/14 18:38:04     30s] Slack adjustment of 0 applied on reg2reg path_group
[06/14 18:38:04     30s] Effort level <high> specified for reg2reg path_group
[06/14 18:38:04     30s] <CMD> setPathGroupOptions in2reg -effortLevel high -slackAdjustment 0
[06/14 18:38:04     30s] Slack adjustment of 0 applied on in2reg path_group
[06/14 18:38:04     30s] Effort level <high> specified for in2reg path_group
[06/14 18:38:04     30s] <CMD> setPathGroupOptions reg2out -effortLevel high -slackAdjustment 0
[06/14 18:38:04     30s] Slack adjustment of 0 applied on reg2out path_group
[06/14 18:38:04     30s] Effort level <high> specified for reg2out path_group
[06/14 18:38:04     30s] <CMD> setPathGroupOptions in2out -effortLevel high -slackAdjustment 0
[06/14 18:38:04     30s] Slack adjustment of 0 applied on in2out path_group
[06/14 18:38:04     30s] Effort level <high> specified for in2out path_group
[06/14 18:38:04     30s] <CMD> setPathGroupOptions reg2gated -effortLevel high -slackAdjustment 0
[06/14 18:38:04     30s] **WARN: (IMPOPT-3602):	The specified path group name reg2gated is not defined.
[06/14 18:38:04     30s] Type 'man IMPOPT-3602' for more detail.
[06/14 18:38:04     30s] Slack adjustment of 0 applied on reg2gated path_group
[06/14 18:38:04     30s] Effort level <high> specified for reg2gated path_group
[06/14 18:38:04     30s] <CMD> setPathGroupOptions in2gated -effortLevel high -slackAdjustment 0
[06/14 18:38:04     30s] **WARN: (IMPOPT-3602):	The specified path group name in2gated is not defined.
[06/14 18:38:04     30s] Type 'man IMPOPT-3602' for more detail.
[06/14 18:38:04     30s] Slack adjustment of 0 applied on in2gated path_group
[06/14 18:38:04     30s] Effort level <high> specified for in2gated path_group
[06/14 18:38:04     30s] <CMD> setPathGroupOptions my_path -effortLevel high -slackAdjustment 0
[06/14 18:38:04     30s] Slack adjustment of 0 applied on my_path path_group
[06/14 18:38:04     30s] Effort level <high> specified for my_path path_group
[06/14 18:38:04     30s] <CMD> place_opt_design
[06/14 18:38:04     30s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/14 18:38:04     30s] *** Starting GigaPlace ***
[06/14 18:38:04     30s] **INFO: user set placement options
[06/14 18:38:04     30s] setPlaceMode -padForPinNearBorder true
[06/14 18:38:04     30s] **INFO: user set opt options
[06/14 18:38:04     30s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/14 18:38:04     30s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2073, percentage of missing scan cell = 0.00% (0 / 2073)
[06/14 18:38:04     30s] *** Start deleteBufferTree ***
[06/14 18:38:04     31s] Info: Detect buffers to remove automatically.
[06/14 18:38:04     31s] Analyzing netlist ...
[06/14 18:38:05     31s] Updating netlist
[06/14 18:38:05     31s] AAE DB initialization (MEM=938.629 CPU=0:00:00.1 REAL=0:00:00.0) 
[06/14 18:38:05     31s] Start AAE Lib Loading. (MEM=938.629)
[06/14 18:38:05     31s] End AAE Lib Loading. (MEM=1139.91 CPU=0:00:00.0 Real=0:00:00.0)
[06/14 18:38:05     31s] 
[06/14 18:38:05     31s] *summary: 519 instances (buffers/inverters) removed
[06/14 18:38:05     31s] *** Finish deleteBufferTree (0:00:00.6) ***
[06/14 18:38:05     31s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/14 18:38:05     31s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/14 18:38:05     31s] Deleted 0 physical inst  (cell - / prefix -).
[06/14 18:38:05     31s] Did not delete 206 physical insts as they were marked preplaced.
[06/14 18:38:05     31s] Extracting standard cell pins and blockage ...... 
[06/14 18:38:05     31s] Pin and blockage extraction finished
[06/14 18:38:05     31s] Extracting macro/IO cell pins and blockage ...... 
[06/14 18:38:05     31s] Pin and blockage extraction finished
[06/14 18:38:05     31s] No user setting net weight.
[06/14 18:38:05     31s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[06/14 18:38:05     31s] #spOpts: N=250 
[06/14 18:38:05     31s] #std cell=9304 (206 fixed + 9098 movable) #block=0 (0 floating + 0 preplaced)
[06/14 18:38:05     31s] #ioInst=44 #net=9962 #term=32581 #term/net=3.27, #fixedIo=44, #floatIo=0, #fixedPin=44, #floatPin=0
[06/14 18:38:05     31s] stdCell: 9304 single + 0 double + 0 multi
[06/14 18:38:05     31s] Total standard cell length = 97.2314 (mm), area = 1.2640 (mm^2)
[06/14 18:38:05     31s] Core basic site is standard
[06/14 18:38:05     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:38:05     31s] Apply auto density screen in pre-place stage.
[06/14 18:38:05     31s] Auto density screen increases utilization from 0.701 to 0.701
[06/14 18:38:05     31s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1139.9M
[06/14 18:38:05     31s] Average module density = 0.701.
[06/14 18:38:05     31s] Density for the design = 0.701.
[06/14 18:38:05     31s]        = stdcell_area 69039 sites (1256510 um^2) / alloc_area 98468 sites (1792118 um^2).
[06/14 18:38:05     31s] Pin Density = 0.3295.
[06/14 18:38:05     31s]             = total # of pins 32581 / total area 98880.
[06/14 18:38:05     31s] Initial padding reaches pin density 0.506 for top
[06/14 18:38:05     31s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.600
[06/14 18:38:05     31s] Initial padding increases density from 0.701 to 0.950 for top
[06/14 18:38:05     31s] === lastAutoLevel = 8 
[06/14 18:38:05     31s] [adp] 0:1:0:1
[06/14 18:38:05     31s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[06/14 18:38:06     31s] Iteration  1: Total net bbox = 6.743e+04 (3.38e+04 3.36e+04)
[06/14 18:38:06     31s]               Est.  stn bbox = 7.831e+04 (3.77e+04 4.07e+04)
[06/14 18:38:06     31s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1141.3M
[06/14 18:38:06     31s] Iteration  2: Total net bbox = 6.743e+04 (3.38e+04 3.36e+04)
[06/14 18:38:06     31s]               Est.  stn bbox = 7.831e+04 (3.77e+04 4.07e+04)
[06/14 18:38:06     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1141.3M
[06/14 18:38:06     31s] exp_mt_sequential is set from setPlaceMode option to 1
[06/14 18:38:06     31s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[06/14 18:38:06     31s] place_exp_mt_interval set to default 32
[06/14 18:38:06     31s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/14 18:38:08     33s] Iteration  3: Total net bbox = 7.499e+04 (3.80e+04 3.70e+04)
[06/14 18:38:08     33s]               Est.  stn bbox = 1.001e+05 (4.78e+04 5.24e+04)
[06/14 18:38:08     33s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 1161.3M
[06/14 18:38:11     37s] Iteration  4: Total net bbox = 1.412e+05 (8.24e+04 5.88e+04)
[06/14 18:38:11     37s]               Est.  stn bbox = 1.856e+05 (1.09e+05 7.68e+04)
[06/14 18:38:11     37s]               cpu = 0:00:03.4 real = 0:00:03.0 mem = 1161.3M
[06/14 18:38:15     40s] Iteration  5: Total net bbox = 2.915e+05 (1.39e+05 1.52e+05)
[06/14 18:38:15     40s]               Est.  stn bbox = 3.832e+05 (1.85e+05 1.98e+05)
[06/14 18:38:15     40s]               cpu = 0:00:03.5 real = 0:00:04.0 mem = 1161.3M
[06/14 18:38:18     43s] Iteration  6: Total net bbox = 3.438e+05 (1.57e+05 1.87e+05)
[06/14 18:38:18     43s]               Est.  stn bbox = 4.472e+05 (2.07e+05 2.40e+05)
[06/14 18:38:18     43s]               cpu = 0:00:03.3 real = 0:00:03.0 mem = 1163.3M
[06/14 18:38:18     43s] Starting Early Global Route rough congestion estimation: mem = 1163.3M
[06/14 18:38:18     43s] (I)       Reading DB...
[06/14 18:38:18     43s] (I)       before initializing RouteDB syMemory usage = 1168.9 MB
[06/14 18:38:18     43s] (I)       congestionReportName   : 
[06/14 18:38:18     43s] (I)       layerRangeFor2DCongestion : 
[06/14 18:38:18     43s] (I)       buildTerm2TermWires    : 1
[06/14 18:38:18     43s] (I)       doTrackAssignment      : 1
[06/14 18:38:18     43s] (I)       dumpBookshelfFiles     : 0
[06/14 18:38:18     43s] (I)       numThreads             : 1
[06/14 18:38:18     43s] (I)       bufferingAwareRouting  : false
[06/14 18:38:18     43s] [NR-eGR] honorMsvRouteConstraint: false
[06/14 18:38:18     43s] (I)       honorPin               : false
[06/14 18:38:18     43s] (I)       honorPinGuide          : true
[06/14 18:38:18     43s] (I)       honorPartition         : false
[06/14 18:38:18     43s] (I)       allowPartitionCrossover: false
[06/14 18:38:18     43s] (I)       honorSingleEntry       : true
[06/14 18:38:18     43s] (I)       honorSingleEntryStrong : true
[06/14 18:38:18     43s] (I)       handleViaSpacingRule   : false
[06/14 18:38:18     43s] (I)       handleEolSpacingRule   : false
[06/14 18:38:18     43s] (I)       PDConstraint           : none
[06/14 18:38:18     43s] (I)       expBetterNDRHandling   : false
[06/14 18:38:18     43s] [NR-eGR] honorClockSpecNDR      : 0
[06/14 18:38:18     43s] (I)       routingEffortLevel     : 3
[06/14 18:38:18     43s] (I)       effortLevel            : standard
[06/14 18:38:18     43s] [NR-eGR] minRouteLayer          : 1
[06/14 18:38:18     43s] [NR-eGR] maxRouteLayer          : 4
[06/14 18:38:18     43s] (I)       relaxedTopLayerCeiling : 127
[06/14 18:38:18     43s] (I)       relaxedBottomLayerFloor: 2
[06/14 18:38:18     43s] (I)       numRowsPerGCell        : 7
[06/14 18:38:18     43s] (I)       speedUpLargeDesign     : 0
[06/14 18:38:18     43s] (I)       multiThreadingTA       : 1
[06/14 18:38:18     43s] (I)       blkAwareLayerSwitching : 1
[06/14 18:38:18     43s] (I)       optimizationMode       : false
[06/14 18:38:18     43s] (I)       routeSecondPG          : false
[06/14 18:38:18     43s] (I)       scenicRatioForLayerRelax: 0.00
[06/14 18:38:18     43s] (I)       detourLimitForLayerRelax: 0.00
[06/14 18:38:18     43s] (I)       punchThroughDistance   : 500.00
[06/14 18:38:18     43s] (I)       scenicBound            : 1.15
[06/14 18:38:18     43s] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 18:38:18     43s] (I)       source-to-sink ratio   : 0.00
[06/14 18:38:18     43s] (I)       targetCongestionRatioH : 1.00
[06/14 18:38:18     43s] (I)       targetCongestionRatioV : 1.00
[06/14 18:38:18     43s] (I)       layerCongestionRatio   : 0.70
[06/14 18:38:18     43s] (I)       m1CongestionRatio      : 0.10
[06/14 18:38:18     43s] (I)       m2m3CongestionRatio    : 0.70
[06/14 18:38:18     43s] (I)       localRouteEffort       : 1.00
[06/14 18:38:18     43s] (I)       numSitesBlockedByOneVia: 8.00
[06/14 18:38:18     43s] (I)       supplyScaleFactorH     : 1.00
[06/14 18:38:18     43s] (I)       supplyScaleFactorV     : 1.00
[06/14 18:38:18     43s] (I)       highlight3DOverflowFactor: 0.00
[06/14 18:38:18     43s] (I)       doubleCutViaModelingRatio: 0.00
[06/14 18:38:18     43s] (I)       routeVias              : 
[06/14 18:38:18     43s] (I)       readTROption           : true
[06/14 18:38:18     43s] (I)       extraSpacingFactor     : 1.00
[06/14 18:38:18     43s] [NR-eGR] numTracksPerClockWire  : 0
[06/14 18:38:18     43s] (I)       routeSelectedNetsOnly  : false
[06/14 18:38:18     43s] (I)       clkNetUseMaxDemand     : false
[06/14 18:38:18     43s] (I)       extraDemandForClocks   : 0
[06/14 18:38:18     43s] (I)       steinerRemoveLayers    : false
[06/14 18:38:18     43s] (I)       demoteLayerScenicScale : 1.00
[06/14 18:38:18     43s] (I)       nonpreferLayerCostScale : 100.00
[06/14 18:38:18     43s] (I)       similarTopologyRoutingFast : false
[06/14 18:38:18     43s] (I)       spanningTreeRefinement : false
[06/14 18:38:18     43s] (I)       spanningTreeRefinementAlpha : 0.50
[06/14 18:38:18     43s] (I)       starting read tracks
[06/14 18:38:18     43s] (I)       build grid graph
[06/14 18:38:18     43s] (I)       build grid graph start
[06/14 18:38:18     43s] [NR-eGR] Layer1 has single uniform track structure
[06/14 18:38:18     43s] [NR-eGR] Layer2 has single uniform track structure
[06/14 18:38:18     43s] [NR-eGR] Layer3 has single uniform track structure
[06/14 18:38:18     43s] [NR-eGR] Layer4 has single uniform track structure
[06/14 18:38:18     43s] (I)       build grid graph end
[06/14 18:38:18     43s] (I)       numViaLayers=4
[06/14 18:38:18     43s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:38:18     43s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:38:18     43s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:38:18     43s] (I)       end build via table
[06/14 18:38:18     43s] [NR-eGR] numRoutingBlks=0 numInstBlks=62704 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 18:38:18     43s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 18:38:18     43s] (I)       readDataFromPlaceDB
[06/14 18:38:18     43s] (I)       Read net information..
[06/14 18:38:18     43s] [NR-eGR] Read numTotalNets=9962  numIgnoredNets=0
[06/14 18:38:18     43s] (I)       Read testcase time = 0.000 seconds
[06/14 18:38:18     43s] 
[06/14 18:38:18     43s] (I)       read default dcut vias
[06/14 18:38:18     43s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:38:18     43s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:38:18     43s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:38:18     43s] (I)       build grid graph start
[06/14 18:38:18     43s] (I)       build grid graph end
[06/14 18:38:18     43s] (I)       Model blockage into capacity
[06/14 18:38:18     43s] (I)       Read numBlocks=700799  numPreroutedWires=0  numCapScreens=0
[06/14 18:38:18     44s] (I)       blocked area on Layer1 : 39880025347500  (973.98%)
[06/14 18:38:18     44s] (I)       blocked area on Layer2 : 3343475960000  (81.66%)
[06/14 18:38:18     44s] (I)       blocked area on Layer3 : 3658586360000  (89.35%)
[06/14 18:38:18     44s] (I)       blocked area on Layer4 : 1820653120000  (44.47%)
[06/14 18:38:18     44s] (I)       Modeling time = 0.040 seconds
[06/14 18:38:18     44s] 
[06/14 18:38:18     44s] (I)       Number of ignored nets = 0
[06/14 18:38:18     44s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:38:18     44s] (I)       Number of clock nets = 2.  Ignored: No
[06/14 18:38:18     44s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:38:18     44s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:38:18     44s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:38:18     44s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:38:18     44s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:38:18     44s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:38:18     44s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:38:18     44s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/14 18:38:18     44s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1206.4 MB
[06/14 18:38:18     44s] (I)       Ndr track 0 does not exist
[06/14 18:38:18     44s] (I)       Layer1  viaCost=200.00
[06/14 18:38:18     44s] (I)       Layer2  viaCost=100.00
[06/14 18:38:18     44s] (I)       Layer3  viaCost=200.00
[06/14 18:38:18     44s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:38:18     44s] (I)       routing area        :  (0, 0) - (2027000, 2020000)
[06/14 18:38:18     44s] (I)       core area           :  (341600, 340600) - (1686600, 1679600)
[06/14 18:38:18     44s] (I)       Site Width          :  1400  (dbu)
[06/14 18:38:18     44s] (I)       Row Height          : 13000  (dbu)
[06/14 18:38:18     44s] (I)       GCell Width         : 91000  (dbu)
[06/14 18:38:18     44s] (I)       GCell Height        : 91000  (dbu)
[06/14 18:38:18     44s] (I)       grid                :    23    23     4
[06/14 18:38:18     44s] (I)       vertical capacity   :     0 91000     0 91000
[06/14 18:38:18     44s] (I)       horizontal capacity : 91000     0 91000     0
[06/14 18:38:18     44s] (I)       Default wire width  :   500   600   600   600
[06/14 18:38:18     44s] (I)       Default wire space  :   450   500   500   600
[06/14 18:38:18     44s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/14 18:38:18     44s] (I)       First Track Coord   :  1300   700  1300   700
[06/14 18:38:18     44s] (I)       Num tracks per GCell: 70.00 65.00 70.00 65.00
[06/14 18:38:18     44s] (I)       Total num of tracks :  1553  1448  1553  1448
[06/14 18:38:18     44s] (I)       Num of masks        :     1     1     1     1
[06/14 18:38:18     44s] (I)       Num of trim masks   :     0     0     0     0
[06/14 18:38:18     44s] (I)       --------------------------------------------------------
[06/14 18:38:18     44s] 
[06/14 18:38:18     44s] [NR-eGR] ============ Routing rule table ============
[06/14 18:38:18     44s] [NR-eGR] Rule id 0. Nets 9918 
[06/14 18:38:18     44s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 18:38:18     44s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/14 18:38:18     44s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:38:18     44s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:38:18     44s] [NR-eGR] ========================================
[06/14 18:38:18     44s] [NR-eGR] 
[06/14 18:38:18     44s] (I)       After initializing earlyGlobalRoute syMemory usage = 1206.4 MB
[06/14 18:38:18     44s] (I)       Loading and dumping file time : 0.10 seconds
[06/14 18:38:18     44s] (I)       ============= Initialization =============
[06/14 18:38:18     44s] (I)       numLocalWires=36742  numGlobalNetBranches=8705  numLocalNetBranches=9692
[06/14 18:38:18     44s] (I)       totalPins=32493  totalGlobalPin=6861 (21.12%)
[06/14 18:38:18     44s] (I)       total 2D Cap : 69871 = (31010 H, 38861 V)
[06/14 18:38:18     44s] (I)       ============  Phase 1a Route ============
[06/14 18:38:18     44s] (I)       Phase 1a runs 0.00 seconds
[06/14 18:38:18     44s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/14 18:38:18     44s] (I)       Usage: 4958 = (2285 H, 2673 V) = (7.37% H, 6.88% V) = (2.079e+05um H, 2.432e+05um V)
[06/14 18:38:18     44s] (I)       
[06/14 18:38:18     44s] (I)       ============  Phase 1b Route ============
[06/14 18:38:18     44s] (I)       Usage: 4958 = (2285 H, 2673 V) = (7.37% H, 6.88% V) = (2.079e+05um H, 2.432e+05um V)
[06/14 18:38:18     44s] (I)       
[06/14 18:38:18     44s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/14 18:38:18     44s] 
[06/14 18:38:18     44s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 18:38:18     44s] Finished Early Global Route rough congestion estimation: mem = 1206.4M
[06/14 18:38:18     44s] earlyGlobalRoute rough estimation gcell size 7 row height
[06/14 18:38:18     44s] Congestion driven padding in post-place stage.
[06/14 18:38:18     44s] Congestion driven padding increases utilization from 0.954 to 0.954
[06/14 18:38:18     44s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1206.4M
[06/14 18:38:18     44s] Global placement CDP skipped at cutLevel 7.
[06/14 18:38:18     44s] Iteration  7: Total net bbox = 3.689e+05 (1.77e+05 1.92e+05)
[06/14 18:38:18     44s]               Est.  stn bbox = 4.726e+05 (2.27e+05 2.46e+05)
[06/14 18:38:18     44s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1206.4M
[06/14 18:38:18     44s] Iteration  8: Total net bbox = 3.689e+05 (1.77e+05 1.92e+05)
[06/14 18:38:18     44s]               Est.  stn bbox = 4.726e+05 (2.27e+05 2.46e+05)
[06/14 18:38:18     44s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1206.4M
[06/14 18:38:22     48s] Starting Early Global Route rough congestion estimation: mem = 1206.4M
[06/14 18:38:22     48s] (I)       Reading DB...
[06/14 18:38:22     48s] (I)       before initializing RouteDB syMemory usage = 1206.4 MB
[06/14 18:38:22     48s] (I)       congestionReportName   : 
[06/14 18:38:22     48s] (I)       layerRangeFor2DCongestion : 
[06/14 18:38:22     48s] (I)       buildTerm2TermWires    : 1
[06/14 18:38:22     48s] (I)       doTrackAssignment      : 1
[06/14 18:38:22     48s] (I)       dumpBookshelfFiles     : 0
[06/14 18:38:22     48s] (I)       numThreads             : 1
[06/14 18:38:22     48s] (I)       bufferingAwareRouting  : false
[06/14 18:38:22     48s] [NR-eGR] honorMsvRouteConstraint: false
[06/14 18:38:22     48s] (I)       honorPin               : false
[06/14 18:38:22     48s] (I)       honorPinGuide          : true
[06/14 18:38:22     48s] (I)       honorPartition         : false
[06/14 18:38:22     48s] (I)       allowPartitionCrossover: false
[06/14 18:38:22     48s] (I)       honorSingleEntry       : true
[06/14 18:38:22     48s] (I)       honorSingleEntryStrong : true
[06/14 18:38:22     48s] (I)       handleViaSpacingRule   : false
[06/14 18:38:22     48s] (I)       handleEolSpacingRule   : false
[06/14 18:38:22     48s] (I)       PDConstraint           : none
[06/14 18:38:22     48s] (I)       expBetterNDRHandling   : false
[06/14 18:38:22     48s] [NR-eGR] honorClockSpecNDR      : 0
[06/14 18:38:22     48s] (I)       routingEffortLevel     : 3
[06/14 18:38:22     48s] (I)       effortLevel            : standard
[06/14 18:38:22     48s] [NR-eGR] minRouteLayer          : 1
[06/14 18:38:22     48s] [NR-eGR] maxRouteLayer          : 4
[06/14 18:38:22     48s] (I)       relaxedTopLayerCeiling : 127
[06/14 18:38:22     48s] (I)       relaxedBottomLayerFloor: 2
[06/14 18:38:22     48s] (I)       numRowsPerGCell        : 4
[06/14 18:38:22     48s] (I)       speedUpLargeDesign     : 0
[06/14 18:38:22     48s] (I)       multiThreadingTA       : 1
[06/14 18:38:22     48s] (I)       blkAwareLayerSwitching : 1
[06/14 18:38:22     48s] (I)       optimizationMode       : false
[06/14 18:38:22     48s] (I)       routeSecondPG          : false
[06/14 18:38:22     48s] (I)       scenicRatioForLayerRelax: 0.00
[06/14 18:38:22     48s] (I)       detourLimitForLayerRelax: 0.00
[06/14 18:38:22     48s] (I)       punchThroughDistance   : 500.00
[06/14 18:38:22     48s] (I)       scenicBound            : 1.15
[06/14 18:38:22     48s] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 18:38:22     48s] (I)       source-to-sink ratio   : 0.00
[06/14 18:38:22     48s] (I)       targetCongestionRatioH : 1.00
[06/14 18:38:22     48s] (I)       targetCongestionRatioV : 1.00
[06/14 18:38:22     48s] (I)       layerCongestionRatio   : 0.70
[06/14 18:38:22     48s] (I)       m1CongestionRatio      : 0.10
[06/14 18:38:22     48s] (I)       m2m3CongestionRatio    : 0.70
[06/14 18:38:22     48s] (I)       localRouteEffort       : 1.00
[06/14 18:38:22     48s] (I)       numSitesBlockedByOneVia: 8.00
[06/14 18:38:22     48s] (I)       supplyScaleFactorH     : 1.00
[06/14 18:38:22     48s] (I)       supplyScaleFactorV     : 1.00
[06/14 18:38:22     48s] (I)       highlight3DOverflowFactor: 0.00
[06/14 18:38:22     48s] (I)       doubleCutViaModelingRatio: 0.00
[06/14 18:38:22     48s] (I)       routeVias              : 
[06/14 18:38:22     48s] (I)       readTROption           : true
[06/14 18:38:22     48s] (I)       extraSpacingFactor     : 1.00
[06/14 18:38:22     48s] [NR-eGR] numTracksPerClockWire  : 0
[06/14 18:38:22     48s] (I)       routeSelectedNetsOnly  : false
[06/14 18:38:22     48s] (I)       clkNetUseMaxDemand     : false
[06/14 18:38:22     48s] (I)       extraDemandForClocks   : 0
[06/14 18:38:22     48s] (I)       steinerRemoveLayers    : false
[06/14 18:38:22     48s] (I)       demoteLayerScenicScale : 1.00
[06/14 18:38:22     48s] (I)       nonpreferLayerCostScale : 100.00
[06/14 18:38:22     48s] (I)       similarTopologyRoutingFast : false
[06/14 18:38:22     48s] (I)       spanningTreeRefinement : false
[06/14 18:38:22     48s] (I)       spanningTreeRefinementAlpha : 0.50
[06/14 18:38:22     48s] (I)       starting read tracks
[06/14 18:38:22     48s] (I)       build grid graph
[06/14 18:38:22     48s] (I)       build grid graph start
[06/14 18:38:22     48s] [NR-eGR] Layer1 has single uniform track structure
[06/14 18:38:22     48s] [NR-eGR] Layer2 has single uniform track structure
[06/14 18:38:22     48s] [NR-eGR] Layer3 has single uniform track structure
[06/14 18:38:22     48s] [NR-eGR] Layer4 has single uniform track structure
[06/14 18:38:22     48s] (I)       build grid graph end
[06/14 18:38:22     48s] (I)       numViaLayers=4
[06/14 18:38:22     48s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:38:22     48s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:38:22     48s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:38:22     48s] (I)       end build via table
[06/14 18:38:23     48s] [NR-eGR] numRoutingBlks=0 numInstBlks=62704 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 18:38:23     48s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 18:38:23     48s] (I)       readDataFromPlaceDB
[06/14 18:38:23     48s] (I)       Read net information..
[06/14 18:38:23     48s] [NR-eGR] Read numTotalNets=9962  numIgnoredNets=0
[06/14 18:38:23     48s] (I)       Read testcase time = 0.000 seconds
[06/14 18:38:23     48s] 
[06/14 18:38:23     48s] (I)       read default dcut vias
[06/14 18:38:23     48s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:38:23     48s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:38:23     48s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:38:23     48s] (I)       build grid graph start
[06/14 18:38:23     48s] (I)       build grid graph end
[06/14 18:38:23     48s] (I)       Model blockage into capacity
[06/14 18:38:23     48s] (I)       Read numBlocks=700799  numPreroutedWires=0  numCapScreens=0
[06/14 18:38:23     48s] (I)       blocked area on Layer1 : 39880025347500  (973.98%)
[06/14 18:38:23     48s] (I)       blocked area on Layer2 : 3343475960000  (81.66%)
[06/14 18:38:23     48s] (I)       blocked area on Layer3 : 3658586360000  (89.35%)
[06/14 18:38:23     48s] (I)       blocked area on Layer4 : 1820653120000  (44.47%)
[06/14 18:38:23     48s] (I)       Modeling time = 0.040 seconds
[06/14 18:38:23     48s] 
[06/14 18:38:23     48s] (I)       Number of ignored nets = 0
[06/14 18:38:23     48s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:38:23     48s] (I)       Number of clock nets = 2.  Ignored: No
[06/14 18:38:23     48s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:38:23     48s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:38:23     48s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:38:23     48s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:38:23     48s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:38:23     48s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:38:23     48s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:38:23     48s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/14 18:38:23     48s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1226.4 MB
[06/14 18:38:23     48s] (I)       Ndr track 0 does not exist
[06/14 18:38:23     48s] (I)       Layer1  viaCost=200.00
[06/14 18:38:23     48s] (I)       Layer2  viaCost=100.00
[06/14 18:38:23     48s] (I)       Layer3  viaCost=200.00
[06/14 18:38:23     48s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:38:23     48s] (I)       routing area        :  (0, 0) - (2027000, 2020000)
[06/14 18:38:23     48s] (I)       core area           :  (341600, 340600) - (1686600, 1679600)
[06/14 18:38:23     48s] (I)       Site Width          :  1400  (dbu)
[06/14 18:38:23     48s] (I)       Row Height          : 13000  (dbu)
[06/14 18:38:23     48s] (I)       GCell Width         : 52000  (dbu)
[06/14 18:38:23     48s] (I)       GCell Height        : 52000  (dbu)
[06/14 18:38:23     48s] (I)       grid                :    39    39     4
[06/14 18:38:23     48s] (I)       vertical capacity   :     0 52000     0 52000
[06/14 18:38:23     48s] (I)       horizontal capacity : 52000     0 52000     0
[06/14 18:38:23     48s] (I)       Default wire width  :   500   600   600   600
[06/14 18:38:23     48s] (I)       Default wire space  :   450   500   500   600
[06/14 18:38:23     48s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/14 18:38:23     48s] (I)       First Track Coord   :  1300   700  1300   700
[06/14 18:38:23     48s] (I)       Num tracks per GCell: 40.00 37.14 40.00 37.14
[06/14 18:38:23     48s] (I)       Total num of tracks :  1553  1448  1553  1448
[06/14 18:38:23     48s] (I)       Num of masks        :     1     1     1     1
[06/14 18:38:23     48s] (I)       Num of trim masks   :     0     0     0     0
[06/14 18:38:23     48s] (I)       --------------------------------------------------------
[06/14 18:38:23     48s] 
[06/14 18:38:23     48s] [NR-eGR] ============ Routing rule table ============
[06/14 18:38:23     48s] [NR-eGR] Rule id 0. Nets 9918 
[06/14 18:38:23     48s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 18:38:23     48s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/14 18:38:23     48s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:38:23     48s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:38:23     48s] [NR-eGR] ========================================
[06/14 18:38:23     48s] [NR-eGR] 
[06/14 18:38:23     48s] (I)       After initializing earlyGlobalRoute syMemory usage = 1226.4 MB
[06/14 18:38:23     48s] (I)       Loading and dumping file time : 0.10 seconds
[06/14 18:38:23     48s] (I)       ============= Initialization =============
[06/14 18:38:23     48s] (I)       numLocalWires=29792  numGlobalNetBranches=7738  numLocalNetBranches=7160
[06/14 18:38:23     48s] (I)       totalPins=32493  totalGlobalPin=11879 (36.56%)
[06/14 18:38:23     48s] (I)       total 2D Cap : 115571 = (50170 H, 65401 V)
[06/14 18:38:23     48s] (I)       ============  Phase 1a Route ============
[06/14 18:38:23     48s] (I)       Phase 1a runs 0.00 seconds
[06/14 18:38:23     48s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=21
[06/14 18:38:23     48s] (I)       Usage: 10097 = (4975 H, 5122 V) = (9.92% H, 7.83% V) = (2.587e+05um H, 2.663e+05um V)
[06/14 18:38:23     48s] (I)       
[06/14 18:38:23     48s] (I)       ============  Phase 1b Route ============
[06/14 18:38:23     48s] (I)       Phase 1b runs 0.00 seconds
[06/14 18:38:23     48s] (I)       Usage: 10097 = (4975 H, 5122 V) = (9.92% H, 7.83% V) = (2.587e+05um H, 2.663e+05um V)
[06/14 18:38:23     48s] (I)       
[06/14 18:38:23     48s] (I)       earlyGlobalRoute overflow: 0.44% H + 0.00% V
[06/14 18:38:23     48s] 
[06/14 18:38:23     48s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.24% H + 0.00% V
[06/14 18:38:23     48s] Finished Early Global Route rough congestion estimation: mem = 1226.4M
[06/14 18:38:23     48s] earlyGlobalRoute rough estimation gcell size 4 row height
[06/14 18:38:23     48s] Congestion driven padding in post-place stage.
[06/14 18:38:23     48s] Congestion driven padding increases utilization from 0.954 to 0.954
[06/14 18:38:23     48s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1226.4M
[06/14 18:38:23     48s] Global placement CDP skipped at cutLevel 9.
[06/14 18:38:23     48s] Iteration  9: Total net bbox = 4.021e+05 (2.00e+05 2.02e+05)
[06/14 18:38:23     48s]               Est.  stn bbox = 5.149e+05 (2.55e+05 2.59e+05)
[06/14 18:38:23     48s]               cpu = 0:00:04.3 real = 0:00:05.0 mem = 1226.4M
[06/14 18:38:23     48s] Iteration 10: Total net bbox = 4.021e+05 (2.00e+05 2.02e+05)
[06/14 18:38:23     48s]               Est.  stn bbox = 5.149e+05 (2.55e+05 2.59e+05)
[06/14 18:38:23     48s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1226.4M
[06/14 18:38:31     56s] Iteration 11: Total net bbox = 4.902e+05 (2.41e+05 2.50e+05)
[06/14 18:38:31     56s]               Est.  stn bbox = 6.057e+05 (2.97e+05 3.09e+05)
[06/14 18:38:31     56s]               cpu = 0:00:08.0 real = 0:00:08.0 mem = 1226.4M
[06/14 18:38:31     56s] Iteration 12: Total net bbox = 4.902e+05 (2.41e+05 2.50e+05)
[06/14 18:38:31     56s]               Est.  stn bbox = 6.057e+05 (2.97e+05 3.09e+05)
[06/14 18:38:31     56s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1226.4M
[06/14 18:38:31     56s] Finished Global Placement (cpu=0:00:24.9, real=0:00:26.0, mem=1226.4M)
[06/14 18:38:31     56s] Solver runtime cpu: 0:00:24.1 real: 0:00:23.8
[06/14 18:38:31     56s] Core Placement runtime cpu: 0:00:24.6 real: 0:00:25.0
[06/14 18:38:31     56s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/14 18:38:31     56s] Type 'man IMPSP-9025' for more detail.
[06/14 18:38:31     56s] #spOpts: N=250 mergeVia=F 
[06/14 18:38:31     56s] Core basic site is standard
[06/14 18:38:31     56s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:38:31     56s] *** Starting refinePlace (0:00:56.5 mem=1226.4M) ***
[06/14 18:38:31     56s] Total net bbox length = 4.902e+05 (2.407e+05 2.496e+05) (ext = 2.614e+04)
[06/14 18:38:31     56s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:38:31     56s] Starting refinePlace ...
[06/14 18:38:31     56s] default core: bins with density >  0.75 = 21.5 % ( 26 / 121 )
[06/14 18:38:31     56s] Density distribution unevenness ratio = 4.928%
[06/14 18:38:31     56s]   Spread Effort: high, standalone mode, useDDP on.
[06/14 18:38:31     56s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1226.4MB) @(0:00:56.5 - 0:00:56.6).
[06/14 18:38:31     56s] Move report: preRPlace moves 9098 insts, mean move: 4.52 um, max move: 41.09 um
[06/14 18:38:31     56s] 	Max move on inst (t_op/u_inFIFO/FIFO_reg[107][2]): (351.67, 1168.36) --> (371.00, 1146.60)
[06/14 18:38:31     56s] 	Length: 19 sites, height: 1 rows, site name: standard, cell type: DFE1
[06/14 18:38:31     56s] wireLenOptFixPriorityInst 0 inst fixed
[06/14 18:38:31     56s] Placement tweakage begins.
[06/14 18:38:31     56s] wire length = 6.973e+05
[06/14 18:38:32     57s] wire length = 6.595e+05
[06/14 18:38:32     57s] Placement tweakage ends.
[06/14 18:38:32     57s] Move report: tweak moves 1971 insts, mean move: 16.10 um, max move: 113.80 um
[06/14 18:38:32     57s] 	Max move on inst (t_op/u_inFIFO/FIFO_reg[63][3]): (702.80, 1432.60) --> (803.60, 1445.60)
[06/14 18:38:32     57s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:01.0, mem=1226.4MB) @(0:00:56.6 - 0:00:57.9).
[06/14 18:38:32     58s] Move report: legalization moves 74 insts, mean move: 5.62 um, max move: 39.00 um
[06/14 18:38:32     58s] 	Max move on inst (t_op/u_inFIFO/U640): (425.60, 1510.60) --> (425.60, 1471.60)
[06/14 18:38:32     58s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1226.4MB) @(0:00:57.9 - 0:00:58.0).
[06/14 18:38:32     58s] Move report: Detail placement moves 9098 insts, mean move: 7.24 um, max move: 97.22 um
[06/14 18:38:32     58s] 	Max move on inst (t_op/U4207): (822.76, 645.38) --> (914.20, 639.60)
[06/14 18:38:32     58s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1226.4MB
[06/14 18:38:32     58s] Statistics of distance of Instance movement in refine placement:
[06/14 18:38:32     58s]   maximum (X+Y) =        97.22 um
[06/14 18:38:32     58s]   inst (t_op/U4207) with max move: (822.763, 645.383) -> (914.2, 639.6)
[06/14 18:38:32     58s]   mean    (X+Y) =         7.24 um
[06/14 18:38:32     58s] Total instances flipped for WireLenOpt: 477
[06/14 18:38:32     58s] Summary Report:
[06/14 18:38:32     58s] Instances move: 9098 (out of 9098 movable)
[06/14 18:38:32     58s] Instances flipped: 0
[06/14 18:38:32     58s] Mean displacement: 7.24 um
[06/14 18:38:32     58s] Max displacement: 97.22 um (Instance: t_op/U4207) (822.763, 645.383) -> (914.2, 639.6)
[06/14 18:38:32     58s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/14 18:38:32     58s] Total instances moved : 9098
[06/14 18:38:32     58s] Total net bbox length = 4.671e+05 (2.125e+05 2.546e+05) (ext = 2.607e+04)
[06/14 18:38:32     58s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1226.4MB
[06/14 18:38:32     58s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=1226.4MB) @(0:00:56.5 - 0:00:58.0).
[06/14 18:38:32     58s] *** Finished refinePlace (0:00:58.0 mem=1226.4M) ***
[06/14 18:38:32     58s] *** Finished Initial Placement (cpu=0:00:26.5, real=0:00:27.0, mem=1226.4M) ***
[06/14 18:38:32     58s] #spOpts: N=250 mergeVia=F 
[06/14 18:38:32     58s] Core basic site is standard
[06/14 18:38:32     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:38:32     58s] default core: bins with density >  0.75 = 21.5 % ( 26 / 121 )
[06/14 18:38:32     58s] Density distribution unevenness ratio = 4.796%
[06/14 18:38:32     58s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/14 18:38:32     58s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/14 18:38:32     58s] Starting congestion repair ...
[06/14 18:38:32     58s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/14 18:38:32     58s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/14 18:38:32     58s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/14 18:38:32     58s] Starting Early Global Route congestion estimation: mem = 1226.4M
[06/14 18:38:32     58s] (I)       Reading DB...
[06/14 18:38:32     58s] (I)       before initializing RouteDB syMemory usage = 1226.4 MB
[06/14 18:38:32     58s] (I)       congestionReportName   : 
[06/14 18:38:32     58s] (I)       layerRangeFor2DCongestion : 
[06/14 18:38:32     58s] (I)       buildTerm2TermWires    : 1
[06/14 18:38:32     58s] (I)       doTrackAssignment      : 1
[06/14 18:38:32     58s] (I)       dumpBookshelfFiles     : 0
[06/14 18:38:32     58s] (I)       numThreads             : 1
[06/14 18:38:32     58s] (I)       bufferingAwareRouting  : false
[06/14 18:38:32     58s] [NR-eGR] honorMsvRouteConstraint: false
[06/14 18:38:32     58s] (I)       honorPin               : false
[06/14 18:38:32     58s] (I)       honorPinGuide          : true
[06/14 18:38:32     58s] (I)       honorPartition         : false
[06/14 18:38:32     58s] (I)       allowPartitionCrossover: false
[06/14 18:38:32     58s] (I)       honorSingleEntry       : true
[06/14 18:38:32     58s] (I)       honorSingleEntryStrong : true
[06/14 18:38:32     58s] (I)       handleViaSpacingRule   : false
[06/14 18:38:32     58s] (I)       handleEolSpacingRule   : false
[06/14 18:38:32     58s] (I)       PDConstraint           : none
[06/14 18:38:32     58s] (I)       expBetterNDRHandling   : false
[06/14 18:38:32     58s] [NR-eGR] honorClockSpecNDR      : 0
[06/14 18:38:32     58s] (I)       routingEffortLevel     : 3
[06/14 18:38:32     58s] (I)       effortLevel            : standard
[06/14 18:38:32     58s] [NR-eGR] minRouteLayer          : 1
[06/14 18:38:32     58s] [NR-eGR] maxRouteLayer          : 4
[06/14 18:38:32     58s] (I)       relaxedTopLayerCeiling : 127
[06/14 18:38:32     58s] (I)       relaxedBottomLayerFloor: 2
[06/14 18:38:32     58s] (I)       numRowsPerGCell        : 1
[06/14 18:38:32     58s] (I)       speedUpLargeDesign     : 0
[06/14 18:38:32     58s] (I)       multiThreadingTA       : 1
[06/14 18:38:32     58s] (I)       blkAwareLayerSwitching : 1
[06/14 18:38:32     58s] (I)       optimizationMode       : false
[06/14 18:38:32     58s] (I)       routeSecondPG          : false
[06/14 18:38:32     58s] (I)       scenicRatioForLayerRelax: 0.00
[06/14 18:38:32     58s] (I)       detourLimitForLayerRelax: 0.00
[06/14 18:38:32     58s] (I)       punchThroughDistance   : 500.00
[06/14 18:38:32     58s] (I)       scenicBound            : 1.15
[06/14 18:38:32     58s] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 18:38:32     58s] (I)       source-to-sink ratio   : 0.00
[06/14 18:38:32     58s] (I)       targetCongestionRatioH : 1.00
[06/14 18:38:32     58s] (I)       targetCongestionRatioV : 1.00
[06/14 18:38:32     58s] (I)       layerCongestionRatio   : 0.70
[06/14 18:38:32     58s] (I)       m1CongestionRatio      : 0.10
[06/14 18:38:32     58s] (I)       m2m3CongestionRatio    : 0.70
[06/14 18:38:32     58s] (I)       localRouteEffort       : 1.00
[06/14 18:38:32     58s] (I)       numSitesBlockedByOneVia: 8.00
[06/14 18:38:32     58s] (I)       supplyScaleFactorH     : 1.00
[06/14 18:38:32     58s] (I)       supplyScaleFactorV     : 1.00
[06/14 18:38:32     58s] (I)       highlight3DOverflowFactor: 0.00
[06/14 18:38:32     58s] (I)       doubleCutViaModelingRatio: 0.00
[06/14 18:38:32     58s] (I)       routeVias              : 
[06/14 18:38:32     58s] (I)       readTROption           : true
[06/14 18:38:32     58s] (I)       extraSpacingFactor     : 1.00
[06/14 18:38:32     58s] [NR-eGR] numTracksPerClockWire  : 0
[06/14 18:38:32     58s] (I)       routeSelectedNetsOnly  : false
[06/14 18:38:32     58s] (I)       clkNetUseMaxDemand     : false
[06/14 18:38:32     58s] (I)       extraDemandForClocks   : 0
[06/14 18:38:32     58s] (I)       steinerRemoveLayers    : false
[06/14 18:38:32     58s] (I)       demoteLayerScenicScale : 1.00
[06/14 18:38:32     58s] (I)       nonpreferLayerCostScale : 100.00
[06/14 18:38:32     58s] (I)       similarTopologyRoutingFast : false
[06/14 18:38:32     58s] (I)       spanningTreeRefinement : false
[06/14 18:38:32     58s] (I)       spanningTreeRefinementAlpha : 0.50
[06/14 18:38:32     58s] (I)       starting read tracks
[06/14 18:38:32     58s] (I)       build grid graph
[06/14 18:38:32     58s] (I)       build grid graph start
[06/14 18:38:32     58s] [NR-eGR] Layer1 has single uniform track structure
[06/14 18:38:32     58s] [NR-eGR] Layer2 has single uniform track structure
[06/14 18:38:32     58s] [NR-eGR] Layer3 has single uniform track structure
[06/14 18:38:32     58s] [NR-eGR] Layer4 has single uniform track structure
[06/14 18:38:32     58s] (I)       build grid graph end
[06/14 18:38:32     58s] (I)       numViaLayers=4
[06/14 18:38:32     58s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:38:32     58s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:38:32     58s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:38:32     58s] (I)       end build via table
[06/14 18:38:32     58s] [NR-eGR] numRoutingBlks=0 numInstBlks=62704 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 18:38:32     58s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 18:38:32     58s] (I)       readDataFromPlaceDB
[06/14 18:38:32     58s] (I)       Read net information..
[06/14 18:38:32     58s] [NR-eGR] Read numTotalNets=9962  numIgnoredNets=0
[06/14 18:38:32     58s] (I)       Read testcase time = 0.000 seconds
[06/14 18:38:32     58s] 
[06/14 18:38:32     58s] (I)       read default dcut vias
[06/14 18:38:32     58s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:38:32     58s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:38:32     58s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:38:32     58s] (I)       build grid graph start
[06/14 18:38:32     58s] (I)       build grid graph end
[06/14 18:38:32     58s] (I)       Model blockage into capacity
[06/14 18:38:32     58s] (I)       Read numBlocks=700799  numPreroutedWires=0  numCapScreens=0
[06/14 18:38:32     58s] (I)       blocked area on Layer1 : 39880025347500  (973.98%)
[06/14 18:38:32     58s] (I)       blocked area on Layer2 : 3343475960000  (81.66%)
[06/14 18:38:32     58s] (I)       blocked area on Layer3 : 3658586360000  (89.35%)
[06/14 18:38:32     58s] (I)       blocked area on Layer4 : 1820653120000  (44.47%)
[06/14 18:38:32     58s] (I)       Modeling time = 0.040 seconds
[06/14 18:38:32     58s] 
[06/14 18:38:32     58s] (I)       Number of ignored nets = 0
[06/14 18:38:32     58s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:38:32     58s] (I)       Number of clock nets = 2.  Ignored: No
[06/14 18:38:32     58s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:38:32     58s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:38:32     58s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:38:32     58s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:38:32     58s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:38:32     58s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:38:32     58s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:38:32     58s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/14 18:38:32     58s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1226.4 MB
[06/14 18:38:32     58s] (I)       Ndr track 0 does not exist
[06/14 18:38:32     58s] (I)       Layer1  viaCost=200.00
[06/14 18:38:32     58s] (I)       Layer2  viaCost=100.00
[06/14 18:38:32     58s] (I)       Layer3  viaCost=200.00
[06/14 18:38:32     58s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:38:32     58s] (I)       routing area        :  (0, 0) - (2027000, 2020000)
[06/14 18:38:32     58s] (I)       core area           :  (341600, 340600) - (1686600, 1679600)
[06/14 18:38:32     58s] (I)       Site Width          :  1400  (dbu)
[06/14 18:38:32     58s] (I)       Row Height          : 13000  (dbu)
[06/14 18:38:32     58s] (I)       GCell Width         : 13000  (dbu)
[06/14 18:38:32     58s] (I)       GCell Height        : 13000  (dbu)
[06/14 18:38:32     58s] (I)       grid                :   156   156     4
[06/14 18:38:32     58s] (I)       vertical capacity   :     0 13000     0 13000
[06/14 18:38:32     58s] (I)       horizontal capacity : 13000     0 13000     0
[06/14 18:38:32     58s] (I)       Default wire width  :   500   600   600   600
[06/14 18:38:32     58s] (I)       Default wire space  :   450   500   500   600
[06/14 18:38:32     58s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/14 18:38:32     58s] (I)       First Track Coord   :  1300   700  1300   700
[06/14 18:38:32     58s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/14 18:38:32     58s] (I)       Total num of tracks :  1553  1448  1553  1448
[06/14 18:38:32     58s] (I)       Num of masks        :     1     1     1     1
[06/14 18:38:32     58s] (I)       Num of trim masks   :     0     0     0     0
[06/14 18:38:32     58s] (I)       --------------------------------------------------------
[06/14 18:38:32     58s] 
[06/14 18:38:32     58s] [NR-eGR] ============ Routing rule table ============
[06/14 18:38:32     58s] [NR-eGR] Rule id 0. Nets 9918 
[06/14 18:38:32     58s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 18:38:32     58s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/14 18:38:32     58s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:38:32     58s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:38:32     58s] [NR-eGR] ========================================
[06/14 18:38:32     58s] [NR-eGR] 
[06/14 18:38:32     58s] (I)       After initializing earlyGlobalRoute syMemory usage = 1226.4 MB
[06/14 18:38:32     58s] (I)       Loading and dumping file time : 0.11 seconds
[06/14 18:38:32     58s] (I)       ============= Initialization =============
[06/14 18:38:32     58s] (I)       totalPins=32521  totalGlobalPin=30311 (93.20%)
[06/14 18:38:32     58s] (I)       total 2D Cap : 453350 = (185334 H, 268016 V)
[06/14 18:38:32     58s] [NR-eGR] Layer group 1: route 9918 net(s) in layer range [1, 4]
[06/14 18:38:32     58s] (I)       ============  Phase 1a Route ============
[06/14 18:38:32     58s] (I)       Phase 1a runs 0.01 seconds
[06/14 18:38:32     58s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[06/14 18:38:32     58s] (I)       Usage: 48607 = (22776 H, 25831 V) = (12.29% H, 9.64% V) = (2.961e+05um H, 3.358e+05um V)
[06/14 18:38:32     58s] (I)       
[06/14 18:38:32     58s] (I)       ============  Phase 1b Route ============
[06/14 18:38:32     58s] (I)       Phase 1b runs 0.00 seconds
[06/14 18:38:32     58s] (I)       Usage: 48611 = (22776 H, 25835 V) = (12.29% H, 9.64% V) = (2.961e+05um H, 3.359e+05um V)
[06/14 18:38:32     58s] (I)       
[06/14 18:38:32     58s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.319430e+05um
[06/14 18:38:32     58s] (I)       ============  Phase 1c Route ============
[06/14 18:38:32     58s] (I)       Level2 Grid: 32 x 32
[06/14 18:38:32     58s] (I)       Phase 1c runs 0.00 seconds
[06/14 18:38:32     58s] (I)       Usage: 48611 = (22776 H, 25835 V) = (12.29% H, 9.64% V) = (2.961e+05um H, 3.359e+05um V)
[06/14 18:38:32     58s] (I)       
[06/14 18:38:32     58s] (I)       ============  Phase 1d Route ============
[06/14 18:38:32     58s] (I)       Phase 1d runs 0.01 seconds
[06/14 18:38:32     58s] (I)       Usage: 48612 = (22776 H, 25836 V) = (12.29% H, 9.64% V) = (2.961e+05um H, 3.359e+05um V)
[06/14 18:38:32     58s] (I)       
[06/14 18:38:32     58s] (I)       ============  Phase 1e Route ============
[06/14 18:38:32     58s] (I)       Phase 1e runs 0.00 seconds
[06/14 18:38:32     58s] (I)       Usage: 48616 = (22776 H, 25840 V) = (12.29% H, 9.64% V) = (2.961e+05um H, 3.359e+05um V)
[06/14 18:38:32     58s] (I)       
[06/14 18:38:32     58s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.320080e+05um
[06/14 18:38:32     58s] [NR-eGR] 
[06/14 18:38:32     58s] (I)       ============  Phase 1l Route ============
[06/14 18:38:32     58s] (I)       Phase 1l runs 0.01 seconds
[06/14 18:38:32     58s] (I)       
[06/14 18:38:32     58s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/14 18:38:32     58s] [NR-eGR]                OverCon         OverCon            
[06/14 18:38:32     58s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/14 18:38:32     58s] [NR-eGR] Layer              (1)             (3)    OverCon 
[06/14 18:38:32     58s] [NR-eGR] ---------------------------------------------------
[06/14 18:38:32     58s] [NR-eGR] Layer1       1( 0.02%)       0( 0.00%)   ( 0.02%) 
[06/14 18:38:32     58s] [NR-eGR] Layer2      38( 0.25%)       1( 0.01%)   ( 0.25%) 
[06/14 18:38:32     58s] [NR-eGR] Layer3       1( 0.01%)       0( 0.00%)   ( 0.01%) 
[06/14 18:38:32     58s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:38:32     58s] [NR-eGR] ---------------------------------------------------
[06/14 18:38:32     58s] [NR-eGR] Total       40( 0.08%)       1( 0.00%)   ( 0.08%) 
[06/14 18:38:32     58s] [NR-eGR] 
[06/14 18:38:32     58s] (I)       Total Global Routing Runtime: 0.05 seconds
[06/14 18:38:32     58s] (I)       total 2D Cap : 454510 = (186027 H, 268483 V)
[06/14 18:38:32     58s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[06/14 18:38:32     58s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[06/14 18:38:32     58s] Early Global Route congestion estimation runtime: 0.16 seconds, mem = 1226.4M
[06/14 18:38:32     58s] [hotspot] +------------+---------------+---------------+
[06/14 18:38:32     58s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:38:32     58s] [hotspot] +------------+---------------+---------------+
[06/14 18:38:32     58s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:38:32     58s] [hotspot] +------------+---------------+---------------+
[06/14 18:38:32     58s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:38:32     58s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:38:32     58s] Skipped repairing congestion.
[06/14 18:38:32     58s] Starting Early Global Route wiring: mem = 1226.4M
[06/14 18:38:32     58s] (I)       ============= track Assignment ============
[06/14 18:38:32     58s] (I)       extract Global 3D Wires
[06/14 18:38:32     58s] (I)       Extract Global WL : time=0.00
[06/14 18:38:32     58s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/14 18:38:32     58s] (I)       Initialization real time=0.00 seconds
[06/14 18:38:32     58s] (I)       Run Multi-thread track assignment
[06/14 18:38:32     58s] (I)       merging nets...
[06/14 18:38:32     58s] (I)       merging nets done
[06/14 18:38:32     58s] (I)       Kernel real time=0.08 seconds
[06/14 18:38:32     58s] (I)       End Greedy Track Assignment
[06/14 18:38:33     58s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:38:33     58s] [NR-eGR] Layer1(MET1)(H) length: 7.683403e+04um, number of vias: 32031
[06/14 18:38:33     58s] [NR-eGR] Layer2(MET2)(V) length: 3.372178e+05um, number of vias: 18631
[06/14 18:38:33     58s] [NR-eGR] Layer3(MET3)(H) length: 2.350647e+05um, number of vias: 454
[06/14 18:38:33     58s] [NR-eGR] Layer4(MET4)(V) length: 1.122160e+04um, number of vias: 0
[06/14 18:38:33     58s] [NR-eGR] Total length: 6.603381e+05um, number of vias: 51116
[06/14 18:38:33     58s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:38:33     58s] [NR-eGR] Total clock nets wire length: 4.751128e+04um 
[06/14 18:38:33     58s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:38:33     58s] Early Global Route wiring runtime: 0.12 seconds, mem = 1167.4M
[06/14 18:38:33     58s] End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
[06/14 18:38:33     58s] **placeDesign ... cpu = 0: 0:28, real = 0: 0:29, mem = 1167.4M **
[06/14 18:38:33     58s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/14 18:38:33     58s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/14 18:38:33     58s] #spOpts: N=250 
[06/14 18:38:33     58s] Core basic site is standard
[06/14 18:38:33     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:38:33     58s] #spOpts: N=250 mergeVia=F 
[06/14 18:38:33     58s] GigaOpt running with 1 threads.
[06/14 18:38:33     58s] Info: 1 threads available for lower-level modules during optimization.
[06/14 18:38:33     58s] #spOpts: N=250 mergeVia=F 
[06/14 18:38:33     58s] Creating Cell Server ...(0, 0, 0, 0)
[06/14 18:38:33     58s] Summary for sequential cells identification: 
[06/14 18:38:33     58s]   Identified SBFF number: 32
[06/14 18:38:33     58s]   Identified MBFF number: 0
[06/14 18:38:33     58s]   Identified SB Latch number: 0
[06/14 18:38:33     58s]   Identified MB Latch number: 0
[06/14 18:38:33     58s]   Not identified SBFF number: 34
[06/14 18:38:33     58s]   Not identified MBFF number: 0
[06/14 18:38:33     58s]   Not identified SB Latch number: 0
[06/14 18:38:33     58s]   Not identified MB Latch number: 0
[06/14 18:38:33     58s]   Number of sequential cells which are not FFs: 23
[06/14 18:38:33     58s] Creating Cell Server, finished. 
[06/14 18:38:33     58s] 
[06/14 18:38:33     58s] Updating RC grid for preRoute extraction ...
[06/14 18:38:33     58s] Initializing multi-corner capacitance tables ... 
[06/14 18:38:33     58s] Initializing multi-corner resistance tables ...
[06/14 18:38:33     58s] 
[06/14 18:38:33     58s] Creating Lib Analyzer ...
[06/14 18:38:33     58s] 
[06/14 18:38:33     58s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/14 18:38:33     58s]   
[06/14 18:38:33     58s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/14 18:38:33     58s]   Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/14 18:38:33     58s] Total number of usable inverters from Lib Analyzer: 20 ( INV3 INV2 INV1 INV0 CLKIN3 CLKIN2 CLKIN1 CLKIN0 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 INV15 CLKIN15)
[06/14 18:38:33     58s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/14 18:38:33     58s] 
[06/14 18:38:35     61s] Creating Lib Analyzer, finished. 
[06/14 18:38:35     61s] Setting timing_disable_library_data_to_data_checks to 'true'.
[06/14 18:38:35     61s] Setting timing_disable_user_data_to_data_checks to 'true'.
[06/14 18:38:35     61s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/14 18:38:35     61s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/14 18:38:35     61s] 			Cell BBC16P is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC16P is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC16SP is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC16SP is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC1P is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC1P is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC24P is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC24P is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC24SP is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC24SP is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC4P is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC4P is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC8P is dont_touch but not dont_use
[06/14 18:38:35     61s] 			Cell BBC8P is dont_touch but not dont_use
[06/14 18:38:35     61s] 	...
[06/14 18:38:35     61s] 	Reporting only the 20 first cells found...
[06/14 18:38:35     61s] 
[06/14 18:38:35     61s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 825.4M, totSessionCpu=0:01:01 **
[06/14 18:38:35     61s] Added -handlePreroute to trialRouteMode
[06/14 18:38:35     61s] *** optDesign -preCTS ***
[06/14 18:38:35     61s] DRC Margin: user margin 0.0; extra margin 0.2
[06/14 18:38:35     61s] Setup Target Slack: user slack 0; extra slack 0.1
[06/14 18:38:35     61s] Hold Target Slack: user slack 0
[06/14 18:38:35     61s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/14 18:38:35     61s] Type 'man IMPOPT-3195' for more detail.
[06/14 18:38:35     61s] Multi-VT timing optimization disabled based on library information.
[06/14 18:38:35     61s] Deleting Cell Server ...
[06/14 18:38:35     61s] Deleting Lib Analyzer.
[06/14 18:38:35     61s] Creating Cell Server ...(0, 0, 0, 0)
[06/14 18:38:35     61s] Summary for sequential cells identification: 
[06/14 18:38:35     61s]   Identified SBFF number: 32
[06/14 18:38:35     61s]   Identified MBFF number: 0
[06/14 18:38:35     61s]   Identified SB Latch number: 0
[06/14 18:38:35     61s]   Identified MB Latch number: 0
[06/14 18:38:35     61s]   Not identified SBFF number: 34
[06/14 18:38:35     61s]   Not identified MBFF number: 0
[06/14 18:38:35     61s]   Not identified SB Latch number: 0
[06/14 18:38:35     61s]   Not identified MB Latch number: 0
[06/14 18:38:35     61s]   Number of sequential cells which are not FFs: 23
[06/14 18:38:35     61s] Creating Cell Server, finished. 
[06/14 18:38:35     61s] 
[06/14 18:38:35     61s] 
[06/14 18:38:35     61s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/14 18:38:35     61s]   
[06/14 18:38:35     61s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/14 18:38:35     61s]   Deleting Cell Server ...
[06/14 18:38:36     61s] Start to check current routing status for nets...
[06/14 18:38:36     61s] All nets are already routed correctly.
[06/14 18:38:36     61s] End to check current routing status for nets (mem=1167.4M)
[06/14 18:38:36     61s] Extraction called for design 'top_io' of instances=9348 and nets=10402 using extraction engine 'preRoute' .
[06/14 18:38:36     61s] PreRoute RC Extraction called for design top_io.
[06/14 18:38:36     61s] RC Extraction called in multi-corner(2) mode.
[06/14 18:38:36     61s] RCMode: PreRoute
[06/14 18:38:36     61s]       RC Corner Indexes            0       1   
[06/14 18:38:36     61s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 18:38:36     61s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 18:38:36     61s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 18:38:36     61s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 18:38:36     61s] Shrink Factor                : 1.00000
[06/14 18:38:36     61s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 18:38:36     61s] Using capacitance table file ...
[06/14 18:38:36     61s] Updating RC grid for preRoute extraction ...
[06/14 18:38:36     61s] Initializing multi-corner capacitance tables ... 
[06/14 18:38:36     61s] Initializing multi-corner resistance tables ...
[06/14 18:38:36     61s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1167.410M)
[06/14 18:38:36     61s] #################################################################################
[06/14 18:38:36     61s] # Design Stage: PreRoute
[06/14 18:38:36     61s] # Design Name: top_io
[06/14 18:38:36     61s] # Design Mode: 250nm
[06/14 18:38:36     61s] # Analysis Mode: MMMC Non-OCV 
[06/14 18:38:36     61s] # Parasitics Mode: No SPEF/RCDB
[06/14 18:38:36     61s] # Signoff Settings: SI Off 
[06/14 18:38:36     61s] #################################################################################
[06/14 18:38:36     61s] Calculate delays in BcWc mode...
[06/14 18:38:36     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 1202.3M, InitMEM = 1200.9M)
[06/14 18:38:36     61s] Start delay calculation (fullDC) (1 T). (MEM=1202.29)
[06/14 18:38:36     61s] End AAE Lib Interpolated Model. (MEM=1202.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:38:36     61s] First Iteration Infinite Tw... 
[06/14 18:38:37     63s] Total number of fetched objects 11794
[06/14 18:38:37     63s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:38:37     63s] End delay calculation. (MEM=1226.6 CPU=0:00:01.1 REAL=0:00:01.0)
[06/14 18:38:37     63s] End delay calculation (fullDC). (MEM=1129.23 CPU=0:00:01.5 REAL=0:00:01.0)
[06/14 18:38:37     63s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 1129.2M) ***
[06/14 18:38:37     63s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:01:03 mem=1129.2M)
[06/14 18:38:38     63s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|-109.434 |
|           TNS (ns):|-1.17e+05|
|    Violating Paths:|  2775   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     43 (43)      |   -8.387   |     44 (44)      |
|   max_tran     |   1440 (6941)    |  -122.767  |   2052 (7553)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.113%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 861.8M, totSessionCpu=0:01:03 **
[06/14 18:38:38     63s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/14 18:38:38     63s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:38:38     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:03 mem=1072.0M
[06/14 18:38:38     63s] #spOpts: N=250 mergeVia=F 
[06/14 18:38:38     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=1074.0M
[06/14 18:38:38     63s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:38:38     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=1074.0M
[06/14 18:38:38     63s] #spOpts: N=250 mergeVia=F 
[06/14 18:38:38     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=1074.0M
[06/14 18:38:38     63s] *** Starting optimizing excluded clock nets MEM= 1074.0M) ***
[06/14 18:38:38     63s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1074.0M) ***
[06/14 18:38:38     63s] Creating Cell Server ...(0, 0, 0, 0)
[06/14 18:38:38     63s] Summary for sequential cells identification: 
[06/14 18:38:38     63s]   Identified SBFF number: 32
[06/14 18:38:38     63s]   Identified MBFF number: 0
[06/14 18:38:38     63s]   Identified SB Latch number: 0
[06/14 18:38:38     63s]   Identified MB Latch number: 0
[06/14 18:38:38     63s]   Not identified SBFF number: 34
[06/14 18:38:38     63s]   Not identified MBFF number: 0
[06/14 18:38:38     63s]   Not identified SB Latch number: 0
[06/14 18:38:38     63s]   Not identified MB Latch number: 0
[06/14 18:38:38     63s]   Number of sequential cells which are not FFs: 23
[06/14 18:38:38     63s] Creating Cell Server, finished. 
[06/14 18:38:38     63s] 
[06/14 18:38:38     63s] 
[06/14 18:38:38     63s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/14 18:38:38     63s]   
[06/14 18:38:38     63s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/14 18:38:38     63s]   The useful skew maximum allowed delay is: 0.3
[06/14 18:38:38     63s] Info: 44 io nets excluded
[06/14 18:38:38     63s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:38:38     63s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=1076.0M
[06/14 18:38:41     66s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=1098.0M
[06/14 18:38:41     66s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:38:41     66s] ### Creating PhyDesignMc. totSessionCpu=0:01:06 mem=1106.0M
[06/14 18:38:41     66s] #spOpts: N=250 
[06/14 18:38:41     66s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=1106.0M
[06/14 18:38:41     66s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=1106.0M
[06/14 18:38:41     66s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=1106.0M
[06/14 18:38:41     66s] 
[06/14 18:38:41     66s] Footprint cell infomation for calculating maxBufDist
[06/14 18:38:41     66s] *info: There are 12 candidate Buffer cells
[06/14 18:38:41     66s] *info: There are 15 candidate Inverter cells
[06/14 18:38:41     66s] 
[06/14 18:38:41     66s] 
[06/14 18:38:41     66s] Creating Lib Analyzer ...
[06/14 18:38:41     66s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/14 18:38:41     66s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/14 18:38:41     66s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/14 18:38:41     66s] 
[06/14 18:38:43     68s] Creating Lib Analyzer, finished. 
[06/14 18:38:43     68s] 
[06/14 18:38:43     68s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/14 18:38:43     68s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=1171.6M
[06/14 18:38:43     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=1171.6M
[06/14 18:38:43     69s] 
[06/14 18:38:43     69s] Netlist preparation processing... 
[06/14 18:38:43     69s] Removed 0 instance
[06/14 18:38:43     69s] *info: Marking 0 isolation instances dont touch
[06/14 18:38:43     69s] *info: Marking 0 level shifter instances dont touch
[06/14 18:38:43     69s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=1151.9M
[06/14 18:38:43     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=1151.9M
[06/14 18:38:43     69s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/14 18:38:43     69s] [NR-eGR] Started earlyGlobalRoute kernel
[06/14 18:38:43     69s] [NR-eGR] Initial Peak syMemory usage = 1151.9 MB
[06/14 18:38:43     69s] (I)       Reading DB...
[06/14 18:38:43     69s] (I)       before initializing RouteDB syMemory usage = 1159.8 MB
[06/14 18:38:43     69s] (I)       congestionReportName   : 
[06/14 18:38:43     69s] (I)       layerRangeFor2DCongestion : 
[06/14 18:38:43     69s] (I)       buildTerm2TermWires    : 1
[06/14 18:38:43     69s] (I)       doTrackAssignment      : 1
[06/14 18:38:43     69s] (I)       dumpBookshelfFiles     : 0
[06/14 18:38:43     69s] (I)       numThreads             : 1
[06/14 18:38:43     69s] (I)       bufferingAwareRouting  : false
[06/14 18:38:43     69s] [NR-eGR] honorMsvRouteConstraint: false
[06/14 18:38:43     69s] (I)       honorPin               : false
[06/14 18:38:43     69s] (I)       honorPinGuide          : true
[06/14 18:38:43     69s] (I)       honorPartition         : false
[06/14 18:38:43     69s] (I)       allowPartitionCrossover: false
[06/14 18:38:43     69s] (I)       honorSingleEntry       : true
[06/14 18:38:43     69s] (I)       honorSingleEntryStrong : true
[06/14 18:38:43     69s] (I)       handleViaSpacingRule   : false
[06/14 18:38:43     69s] (I)       handleEolSpacingRule   : false
[06/14 18:38:43     69s] (I)       PDConstraint           : none
[06/14 18:38:43     69s] (I)       expBetterNDRHandling   : false
[06/14 18:38:43     69s] [NR-eGR] honorClockSpecNDR      : 0
[06/14 18:38:43     69s] (I)       routingEffortLevel     : 3
[06/14 18:38:43     69s] (I)       effortLevel            : standard
[06/14 18:38:43     69s] [NR-eGR] minRouteLayer          : 1
[06/14 18:38:43     69s] [NR-eGR] maxRouteLayer          : 4
[06/14 18:38:43     69s] (I)       relaxedTopLayerCeiling : 127
[06/14 18:38:43     69s] (I)       relaxedBottomLayerFloor: 2
[06/14 18:38:43     69s] (I)       numRowsPerGCell        : 1
[06/14 18:38:43     69s] (I)       speedUpLargeDesign     : 0
[06/14 18:38:43     69s] (I)       multiThreadingTA       : 1
[06/14 18:38:43     69s] (I)       blkAwareLayerSwitching : 1
[06/14 18:38:43     69s] (I)       optimizationMode       : false
[06/14 18:38:43     69s] (I)       routeSecondPG          : false
[06/14 18:38:43     69s] (I)       scenicRatioForLayerRelax: 0.00
[06/14 18:38:43     69s] (I)       detourLimitForLayerRelax: 0.00
[06/14 18:38:43     69s] (I)       punchThroughDistance   : 500.00
[06/14 18:38:43     69s] (I)       scenicBound            : 1.15
[06/14 18:38:43     69s] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 18:38:43     69s] (I)       source-to-sink ratio   : 0.30
[06/14 18:38:43     69s] (I)       targetCongestionRatioH : 1.00
[06/14 18:38:43     69s] (I)       targetCongestionRatioV : 1.00
[06/14 18:38:43     69s] (I)       layerCongestionRatio   : 0.70
[06/14 18:38:43     69s] (I)       m1CongestionRatio      : 0.10
[06/14 18:38:43     69s] (I)       m2m3CongestionRatio    : 0.70
[06/14 18:38:43     69s] (I)       localRouteEffort       : 1.00
[06/14 18:38:43     69s] (I)       numSitesBlockedByOneVia: 8.00
[06/14 18:38:43     69s] (I)       supplyScaleFactorH     : 1.00
[06/14 18:38:43     69s] (I)       supplyScaleFactorV     : 1.00
[06/14 18:38:43     69s] (I)       highlight3DOverflowFactor: 0.00
[06/14 18:38:43     69s] (I)       doubleCutViaModelingRatio: 0.00
[06/14 18:38:43     69s] (I)       routeVias              : 
[06/14 18:38:43     69s] (I)       readTROption           : true
[06/14 18:38:43     69s] (I)       extraSpacingFactor     : 1.00
[06/14 18:38:43     69s] [NR-eGR] numTracksPerClockWire  : 0
[06/14 18:38:43     69s] (I)       routeSelectedNetsOnly  : false
[06/14 18:38:43     69s] (I)       clkNetUseMaxDemand     : false
[06/14 18:38:43     69s] (I)       extraDemandForClocks   : 0
[06/14 18:38:43     69s] (I)       steinerRemoveLayers    : false
[06/14 18:38:43     69s] (I)       demoteLayerScenicScale : 1.00
[06/14 18:38:43     69s] (I)       nonpreferLayerCostScale : 100.00
[06/14 18:38:43     69s] (I)       similarTopologyRoutingFast : false
[06/14 18:38:43     69s] (I)       spanningTreeRefinement : false
[06/14 18:38:43     69s] (I)       spanningTreeRefinementAlpha : 0.50
[06/14 18:38:43     69s] (I)       starting read tracks
[06/14 18:38:43     69s] (I)       build grid graph
[06/14 18:38:43     69s] (I)       build grid graph start
[06/14 18:38:43     69s] [NR-eGR] Layer1 has single uniform track structure
[06/14 18:38:43     69s] [NR-eGR] Layer2 has single uniform track structure
[06/14 18:38:43     69s] [NR-eGR] Layer3 has single uniform track structure
[06/14 18:38:43     69s] [NR-eGR] Layer4 has single uniform track structure
[06/14 18:38:43     69s] (I)       build grid graph end
[06/14 18:38:43     69s] (I)       numViaLayers=4
[06/14 18:38:43     69s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:38:43     69s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:38:43     69s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:38:43     69s] (I)       end build via table
[06/14 18:38:43     69s] [NR-eGR] numRoutingBlks=0 numInstBlks=62704 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 18:38:43     69s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 18:38:43     69s] (I)       readDataFromPlaceDB
[06/14 18:38:43     69s] (I)       Read net information..
[06/14 18:38:43     69s] [NR-eGR] Read numTotalNets=9962  numIgnoredNets=0
[06/14 18:38:43     69s] (I)       Read testcase time = 0.000 seconds
[06/14 18:38:43     69s] 
[06/14 18:38:43     69s] (I)       read default dcut vias
[06/14 18:38:43     69s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:38:43     69s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:38:43     69s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:38:43     69s] (I)       build grid graph start
[06/14 18:38:43     69s] (I)       build grid graph end
[06/14 18:38:43     69s] (I)       Model blockage into capacity
[06/14 18:38:43     69s] (I)       Read numBlocks=700799  numPreroutedWires=0  numCapScreens=0
[06/14 18:38:44     69s] (I)       blocked area on Layer1 : 39880025347500  (973.98%)
[06/14 18:38:44     69s] (I)       blocked area on Layer2 : 3343475960000  (81.66%)
[06/14 18:38:44     69s] (I)       blocked area on Layer3 : 3658586360000  (89.35%)
[06/14 18:38:44     69s] (I)       blocked area on Layer4 : 1820653120000  (44.47%)
[06/14 18:38:44     69s] (I)       Modeling time = 0.040 seconds
[06/14 18:38:44     69s] 
[06/14 18:38:44     69s] (I)       Number of ignored nets = 0
[06/14 18:38:44     69s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:38:44     69s] (I)       Number of clock nets = 2.  Ignored: No
[06/14 18:38:44     69s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:38:44     69s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:38:44     69s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:38:44     69s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:38:44     69s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:38:44     69s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:38:44     69s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:38:44     69s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/14 18:38:44     69s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1197.3 MB
[06/14 18:38:44     69s] (I)       Ndr track 0 does not exist
[06/14 18:38:44     69s] (I)       Layer1  viaCost=200.00
[06/14 18:38:44     69s] (I)       Layer2  viaCost=100.00
[06/14 18:38:44     69s] (I)       Layer3  viaCost=200.00
[06/14 18:38:44     69s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:38:44     69s] (I)       routing area        :  (0, 0) - (2027000, 2020000)
[06/14 18:38:44     69s] (I)       core area           :  (341600, 340600) - (1686600, 1679600)
[06/14 18:38:44     69s] (I)       Site Width          :  1400  (dbu)
[06/14 18:38:44     69s] (I)       Row Height          : 13000  (dbu)
[06/14 18:38:44     69s] (I)       GCell Width         : 13000  (dbu)
[06/14 18:38:44     69s] (I)       GCell Height        : 13000  (dbu)
[06/14 18:38:44     69s] (I)       grid                :   156   156     4
[06/14 18:38:44     69s] (I)       vertical capacity   :     0 13000     0 13000
[06/14 18:38:44     69s] (I)       horizontal capacity : 13000     0 13000     0
[06/14 18:38:44     69s] (I)       Default wire width  :   500   600   600   600
[06/14 18:38:44     69s] (I)       Default wire space  :   450   500   500   600
[06/14 18:38:44     69s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/14 18:38:44     69s] (I)       First Track Coord   :  1300   700  1300   700
[06/14 18:38:44     69s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/14 18:38:44     69s] (I)       Total num of tracks :  1553  1448  1553  1448
[06/14 18:38:44     69s] (I)       Num of masks        :     1     1     1     1
[06/14 18:38:44     69s] (I)       Num of trim masks   :     0     0     0     0
[06/14 18:38:44     69s] (I)       --------------------------------------------------------
[06/14 18:38:44     69s] 
[06/14 18:38:44     69s] [NR-eGR] ============ Routing rule table ============
[06/14 18:38:44     69s] [NR-eGR] Rule id 0. Nets 9918 
[06/14 18:38:44     69s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 18:38:44     69s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/14 18:38:44     69s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:38:44     69s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:38:44     69s] [NR-eGR] ========================================
[06/14 18:38:44     69s] [NR-eGR] 
[06/14 18:38:44     69s] (I)       After initializing earlyGlobalRoute syMemory usage = 1197.3 MB
[06/14 18:38:44     69s] (I)       Loading and dumping file time : 0.11 seconds
[06/14 18:38:44     69s] (I)       ============= Initialization =============
[06/14 18:38:44     69s] (I)       totalPins=32521  totalGlobalPin=30311 (93.20%)
[06/14 18:38:44     69s] (I)       total 2D Cap : 453350 = (185334 H, 268016 V)
[06/14 18:38:44     69s] (I)       numBigBoxes = 0
[06/14 18:38:44     69s] [NR-eGR] Layer group 1: route 9918 net(s) in layer range [1, 4]
[06/14 18:38:44     69s] (I)       ============  Phase 1a Route ============
[06/14 18:38:44     69s] (I)       Phase 1a runs 0.01 seconds
[06/14 18:38:44     69s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[06/14 18:38:44     69s] (I)       Usage: 49433 = (23158 H, 26275 V) = (12.50% H, 9.80% V) = (3.011e+05um H, 3.416e+05um V)
[06/14 18:38:44     69s] (I)       
[06/14 18:38:44     69s] (I)       ============  Phase 1b Route ============
[06/14 18:38:44     69s] (I)       Phase 1b runs 0.00 seconds
[06/14 18:38:44     69s] (I)       Usage: 49437 = (23158 H, 26279 V) = (12.50% H, 9.81% V) = (3.011e+05um H, 3.416e+05um V)
[06/14 18:38:44     69s] (I)       
[06/14 18:38:44     69s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.426810e+05um
[06/14 18:38:44     69s] (I)       ============  Phase 1c Route ============
[06/14 18:38:44     69s] (I)       Level2 Grid: 32 x 32
[06/14 18:38:44     69s] (I)       Phase 1c runs 0.01 seconds
[06/14 18:38:44     69s] (I)       Usage: 49437 = (23158 H, 26279 V) = (12.50% H, 9.81% V) = (3.011e+05um H, 3.416e+05um V)
[06/14 18:38:44     69s] (I)       
[06/14 18:38:44     69s] (I)       ============  Phase 1d Route ============
[06/14 18:38:44     69s] (I)       Phase 1d runs 0.00 seconds
[06/14 18:38:44     69s] (I)       Usage: 49438 = (23158 H, 26280 V) = (12.50% H, 9.81% V) = (3.011e+05um H, 3.416e+05um V)
[06/14 18:38:44     69s] (I)       
[06/14 18:38:44     69s] (I)       ============  Phase 1e Route ============
[06/14 18:38:44     69s] (I)       Phase 1e runs 0.00 seconds
[06/14 18:38:44     69s] (I)       Usage: 49442 = (23158 H, 26284 V) = (12.50% H, 9.81% V) = (3.011e+05um H, 3.417e+05um V)
[06/14 18:38:44     69s] (I)       
[06/14 18:38:44     69s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.427460e+05um
[06/14 18:38:44     69s] [NR-eGR] 
[06/14 18:38:44     69s] (I)       ============  Phase 1l Route ============
[06/14 18:38:44     69s] (I)       Phase 1l runs 0.01 seconds
[06/14 18:38:44     69s] (I)       
[06/14 18:38:44     69s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/14 18:38:44     69s] [NR-eGR]                OverCon         OverCon            
[06/14 18:38:44     69s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/14 18:38:44     69s] [NR-eGR] Layer              (1)             (3)    OverCon 
[06/14 18:38:44     69s] [NR-eGR] ---------------------------------------------------
[06/14 18:38:44     69s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:38:44     69s] [NR-eGR] Layer2      41( 0.27%)       1( 0.01%)   ( 0.27%) 
[06/14 18:38:44     69s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:38:44     69s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:38:44     69s] [NR-eGR] ---------------------------------------------------
[06/14 18:38:44     69s] [NR-eGR] Total       41( 0.08%)       1( 0.00%)   ( 0.08%) 
[06/14 18:38:44     69s] [NR-eGR] 
[06/14 18:38:44     69s] (I)       Total Global Routing Runtime: 0.05 seconds
[06/14 18:38:44     69s] (I)       total 2D Cap : 454510 = (186027 H, 268483 V)
[06/14 18:38:44     69s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 18:38:44     69s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 18:38:44     69s] (I)       ============= track Assignment ============
[06/14 18:38:44     69s] (I)       extract Global 3D Wires
[06/14 18:38:44     69s] (I)       Extract Global WL : time=0.01
[06/14 18:38:44     69s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/14 18:38:44     69s] (I)       Initialization real time=0.00 seconds
[06/14 18:38:44     69s] (I)       Run Multi-thread track assignment
[06/14 18:38:44     69s] (I)       merging nets...
[06/14 18:38:44     69s] (I)       merging nets done
[06/14 18:38:44     69s] (I)       Kernel real time=0.09 seconds
[06/14 18:38:44     69s] (I)       End Greedy Track Assignment
[06/14 18:38:44     69s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:38:44     69s] [NR-eGR] Layer1(MET1)(H) length: 7.684844e+04um, number of vias: 32010
[06/14 18:38:44     69s] [NR-eGR] Layer2(MET2)(V) length: 3.428169e+05um, number of vias: 18603
[06/14 18:38:44     69s] [NR-eGR] Layer3(MET3)(H) length: 2.401426e+05um, number of vias: 567
[06/14 18:38:44     69s] [NR-eGR] Layer4(MET4)(V) length: 1.179360e+04um, number of vias: 0
[06/14 18:38:44     69s] [NR-eGR] Total length: 6.716015e+05um, number of vias: 51180
[06/14 18:38:44     69s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:38:44     69s] [NR-eGR] Total clock nets wire length: 5.005508e+04um 
[06/14 18:38:44     69s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:38:44     69s] [NR-eGR] End Peak syMemory usage = 1125.7 MB
[06/14 18:38:44     69s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.33 seconds
[06/14 18:38:44     69s] Extraction called for design 'top_io' of instances=9348 and nets=10402 using extraction engine 'preRoute' .
[06/14 18:38:44     69s] PreRoute RC Extraction called for design top_io.
[06/14 18:38:44     69s] RC Extraction called in multi-corner(2) mode.
[06/14 18:38:44     69s] RCMode: PreRoute
[06/14 18:38:44     69s]       RC Corner Indexes            0       1   
[06/14 18:38:44     69s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 18:38:44     69s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 18:38:44     69s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 18:38:44     69s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 18:38:44     69s] Shrink Factor                : 1.00000
[06/14 18:38:44     69s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 18:38:44     69s] Using capacitance table file ...
[06/14 18:38:44     69s] Updating RC grid for preRoute extraction ...
[06/14 18:38:44     69s] Initializing multi-corner capacitance tables ... 
[06/14 18:38:44     69s] Initializing multi-corner resistance tables ...
[06/14 18:38:44     69s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1125.695M)
[06/14 18:38:44     69s] #################################################################################
[06/14 18:38:44     69s] # Design Stage: PreRoute
[06/14 18:38:44     69s] # Design Name: top_io
[06/14 18:38:44     69s] # Design Mode: 250nm
[06/14 18:38:44     69s] # Analysis Mode: MMMC Non-OCV 
[06/14 18:38:44     69s] # Parasitics Mode: No SPEF/RCDB
[06/14 18:38:44     69s] # Signoff Settings: SI Off 
[06/14 18:38:44     69s] #################################################################################
[06/14 18:38:44     69s] AAE_INFO: 1 threads acquired from CTE.
[06/14 18:38:44     69s] Calculate delays in BcWc mode...
[06/14 18:38:44     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 1154.0M, InitMEM = 1152.6M)
[06/14 18:38:44     69s] Start delay calculation (fullDC) (1 T). (MEM=1154.05)
[06/14 18:38:44     69s] End AAE Lib Interpolated Model. (MEM=1154.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:38:45     71s] Total number of fetched objects 11794
[06/14 18:38:45     71s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:38:45     71s] End delay calculation. (MEM=1182.15 CPU=0:00:01.1 REAL=0:00:01.0)
[06/14 18:38:45     71s] End delay calculation (fullDC). (MEM=1182.15 CPU=0:00:01.2 REAL=0:00:01.0)
[06/14 18:38:45     71s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 1182.1M) ***
[06/14 18:38:46     71s] Deleting Lib Analyzer.
[06/14 18:38:46     71s] Begin: GigaOpt high fanout net optimization
[06/14 18:38:46     71s] Info: 44 io nets excluded
[06/14 18:38:46     71s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:38:46     71s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:38:46     71s] ### Creating PhyDesignMc. totSessionCpu=0:01:11 mem=1198.2M
[06/14 18:38:46     71s] #spOpts: N=250 mergeVia=F 
[06/14 18:38:46     71s] Core basic site is standard
[06/14 18:38:46     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:38:46     71s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:11 mem=1198.2M
[06/14 18:38:46     71s] 
[06/14 18:38:46     71s] Creating Lib Analyzer ...
[06/14 18:38:46     71s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/14 18:38:46     71s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/14 18:38:46     71s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/14 18:38:46     71s] 
[06/14 18:38:48     73s] Creating Lib Analyzer, finished. 
[06/14 18:38:48     73s] 
[06/14 18:38:48     73s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/14 18:38:48     73s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=1198.2M
[06/14 18:38:48     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=1198.2M
[06/14 18:38:49     74s] +----------+---------+--------+-----------+------------+--------+
[06/14 18:38:49     74s] | Density  | Commits |  WNS   |    TNS    |    Real    |  Mem   |
[06/14 18:38:49     74s] +----------+---------+--------+-----------+------------+--------+
[06/14 18:38:49     74s] |    70.11%|        -|-109.198|-116352.544|   0:00:00.0| 1274.5M|
[06/14 18:38:49     74s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:38:49     74s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:38:49     74s] |    70.11%|        -|-109.198|-116352.544|   0:00:00.0| 1274.5M|
[06/14 18:38:49     74s] +----------+---------+--------+-----------+------------+--------+
[06/14 18:38:49     74s] 
[06/14 18:38:49     74s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1274.5M) ***
[06/14 18:38:49     74s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:38:49     74s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:38:49     74s] **** End NDR-Layer Usage Statistics ****
[06/14 18:38:49     74s] End: GigaOpt high fanout net optimization
[06/14 18:38:49     74s] Begin: GigaOpt DRV Optimization
[06/14 18:38:49     74s] Info: 44 io nets excluded
[06/14 18:38:49     74s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:38:49     74s] PhyDesignGrid: maxLocalDensity 3.00
[06/14 18:38:49     74s] ### Creating PhyDesignMc. totSessionCpu=0:01:15 mem=1255.4M
[06/14 18:38:49     74s] #spOpts: N=250 mergeVia=F 
[06/14 18:38:49     75s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:15 mem=1255.4M
[06/14 18:38:49     75s] 
[06/14 18:38:49     75s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/14 18:38:49     75s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=1255.4M
[06/14 18:38:49     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=1255.4M
[06/14 18:38:50     75s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:38:50     75s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/14 18:38:50     75s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:38:50     75s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/14 18:38:50     75s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:38:50     76s] Info: violation cost 89999.335938 (cap = 132.644348, tran = 89847.718750, len = 0.000000, fanout load = 0.000000, fanout count = 19.000000, glitch 0.000000)
[06/14 18:38:50     76s] |  2361|  8110|  -125.20|    60|    60|    -8.68|     0|     0|     0|     0|  -109.20|-1.16e+05|       0|       0|       0|  70.11|          |         |
[06/14 18:38:53     79s] Info: violation cost 5.338812 (cap = 0.000000, tran = 5.338812, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:38:53     79s] |     7|    28|    -1.11|     0|     0|     0.00|     0|     0|     0|     0|   -10.23| -3532.71|     131|       4|     106|  71.01| 0:00:03.0|  1291.5M|
[06/14 18:38:53     79s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:38:53     79s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -10.23| -3532.70|       1|       0|       6|  71.02| 0:00:00.0|  1291.5M|
[06/14 18:38:53     79s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:38:53     79s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:38:53     79s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:38:53     79s] **** End NDR-Layer Usage Statistics ****
[06/14 18:38:53     79s] 
[06/14 18:38:53     79s] *** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1291.5M) ***
[06/14 18:38:53     79s] 
[06/14 18:38:53     79s] End: GigaOpt DRV Optimization
[06/14 18:38:53     79s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/14 18:38:53     79s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 943.8M, totSessionCpu=0:01:19 **
[06/14 18:38:53     79s] Deleting Lib Analyzer.
[06/14 18:38:53     79s] Begin: GigaOpt Global Optimization
[06/14 18:38:53     79s] *info: use new DP (enabled)
[06/14 18:38:53     79s] Info: 44 io nets excluded
[06/14 18:38:53     79s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:38:53     79s] PhyDesignGrid: maxLocalDensity 1.20
[06/14 18:38:53     79s] ### Creating PhyDesignMc. totSessionCpu=0:01:19 mem=1157.9M
[06/14 18:38:53     79s] #spOpts: N=250 mergeVia=F 
[06/14 18:38:53     79s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:19 mem=1157.9M
[06/14 18:38:54     79s] 
[06/14 18:38:54     79s] Creating Lib Analyzer ...
[06/14 18:38:54     79s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/14 18:38:54     79s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/14 18:38:54     79s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/14 18:38:54     79s] 
[06/14 18:38:56     81s] Creating Lib Analyzer, finished. 
[06/14 18:38:56     81s] 
[06/14 18:38:56     81s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/14 18:38:56     81s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=1157.9M
[06/14 18:38:56     81s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=1157.9M
[06/14 18:38:58     84s] *info: 44 io nets excluded
[06/14 18:38:58     84s] *info: 2 clock nets excluded
[06/14 18:38:58     84s] *info: 7 special nets excluded.
[06/14 18:38:58     84s] *info: 436 no-driver nets excluded.
[06/14 18:39:00     85s] ** GigaOpt Global Opt WNS Slack -10.230  TNS Slack -3532.702 
[06/14 18:39:00     85s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:39:00     85s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:39:00     85s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:39:00     85s] | -10.230|-3532.702|    71.02%|   0:00:00.0| 1307.5M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:39:02     87s] |  -9.549|-1357.459|    71.18%|   0:00:02.0| 1339.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:39:02     88s] |  -9.549| -975.423|    71.22%|   0:00:00.0| 1339.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:39:03     88s] |  -9.549| -975.423|    71.22%|   0:00:01.0| 1339.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:39:04     89s] |  -8.698| -838.821|    71.41%|   0:00:01.0| 1339.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:39:05     90s] |  -8.605| -818.616|    71.50%|   0:00:01.0| 1334.4M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:39:05     90s] |  -8.605| -818.205|    71.51%|   0:00:00.0| 1334.4M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:39:05     90s] |  -8.605| -818.205|    71.51%|   0:00:00.0| 1334.4M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:39:05     91s] |  -8.122| -777.019|    71.66%|   0:00:00.0| 1334.4M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:39:06     92s] |  -7.909| -765.124|    71.73%|   0:00:01.0| 1334.4M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:39:07     92s] |  -7.909| -764.632|    71.73%|   0:00:01.0| 1334.4M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:39:07     92s] |  -7.909| -764.632|    71.73%|   0:00:00.0| 1334.4M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:39:07     92s] |  -7.894| -755.212|    71.89%|   0:00:00.0| 1334.4M|setup_func_max|  default| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:39:07     93s] |  -7.894| -755.212|    71.89%|   0:00:00.0| 1334.4M|setup_func_max|  default| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:39:07     93s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:39:07     93s] 
[06/14 18:39:07     93s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:07.7 real=0:00:07.0 mem=1334.4M) ***
[06/14 18:39:07     93s] 
[06/14 18:39:07     93s] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.7 real=0:00:07.0 mem=1334.4M) ***
[06/14 18:39:07     93s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:39:07     93s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:39:07     93s] **** End NDR-Layer Usage Statistics ****
[06/14 18:39:07     93s] ** GigaOpt Global Opt End WNS Slack -7.894  TNS Slack -755.212 
[06/14 18:39:07     93s] End: GigaOpt Global Optimization
[06/14 18:39:07     93s] 
[06/14 18:39:07     93s] Active setup views:
[06/14 18:39:07     93s]  setup_func_max
[06/14 18:39:07     93s]   Dominating endpoints: 0
[06/14 18:39:07     93s]   Dominating TNS: -0.000
[06/14 18:39:07     93s] 
[06/14 18:39:07     93s] *** Timing NOT met, worst failing slack is -7.894
[06/14 18:39:07     93s] *** Check timing (0:00:00.0)
[06/14 18:39:07     93s] Deleting Lib Analyzer.
[06/14 18:39:07     93s] Info: 44 io nets excluded
[06/14 18:39:07     93s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:39:07     93s] ### Creating LA Mngr. totSessionCpu=0:01:33 mem=1196.5M
[06/14 18:39:07     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:33 mem=1196.5M
[06/14 18:39:07     93s] Begin: Area Reclaim Optimization
[06/14 18:39:07     93s] 
[06/14 18:39:07     93s] Creating Lib Analyzer ...
[06/14 18:39:07     93s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/14 18:39:07     93s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/14 18:39:07     93s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/14 18:39:07     93s] 
[06/14 18:39:09     95s] Creating Lib Analyzer, finished. 
[06/14 18:39:09     95s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:39:09     95s] ### Creating PhyDesignMc. totSessionCpu=0:01:35 mem=1332.0M
[06/14 18:39:09     95s] #spOpts: N=250 mergeVia=F 
[06/14 18:39:09     95s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:35 mem=1332.0M
[06/14 18:39:09     95s] 
[06/14 18:39:09     95s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/14 18:39:09     95s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=1332.0M
[06/14 18:39:09     95s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=1332.0M
[06/14 18:39:10     95s] Reclaim Optimization WNS Slack -7.894  TNS Slack -755.212 Density 71.89
[06/14 18:39:10     95s] +----------+---------+--------+--------+------------+--------+
[06/14 18:39:10     95s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/14 18:39:10     95s] +----------+---------+--------+--------+------------+--------+
[06/14 18:39:10     95s] |    71.89%|        -|  -7.894|-755.212|   0:00:00.0| 1332.0M|
[06/14 18:39:10     96s] |    71.88%|        2|  -7.894|-753.416|   0:00:00.0| 1334.3M|
[06/14 18:39:10     96s] |    71.88%|        0|  -7.894|-753.416|   0:00:00.0| 1334.3M|
[06/14 18:39:10     96s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/14 18:39:11     96s] |    71.88%|        0|  -7.894|-753.416|   0:00:01.0| 1334.3M|
[06/14 18:39:11     96s] |    71.86%|        5|  -7.894|-753.318|   0:00:00.0| 1334.3M|
[06/14 18:39:11     96s] |    71.86%|        0|  -7.894|-753.318|   0:00:00.0| 1334.3M|
[06/14 18:39:12     97s] |    71.73%|      140|  -7.894|-752.130|   0:00:01.0| 1372.5M|
[06/14 18:39:12     97s] |    71.72%|        2|  -7.894|-752.129|   0:00:00.0| 1372.5M|
[06/14 18:39:12     97s] |    71.72%|        0|  -7.894|-752.129|   0:00:00.0| 1372.5M|
[06/14 18:39:12     97s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/14 18:39:12     97s] |    71.72%|        0|  -7.894|-752.129|   0:00:00.0| 1372.5M|
[06/14 18:39:12     97s] +----------+---------+--------+--------+------------+--------+
[06/14 18:39:12     97s] Reclaim Optimization End WNS Slack -7.894  TNS Slack -752.129 Density 71.72
[06/14 18:39:12     97s] 
[06/14 18:39:12     97s] ** Summary: Restruct = 2 Buffer Deletion = 0 Declone = 5 Resize = 131 **
[06/14 18:39:12     97s] --------------------------------------------------------------
[06/14 18:39:12     97s] |                                   | Total     | Sequential |
[06/14 18:39:12     97s] --------------------------------------------------------------
[06/14 18:39:12     97s] | Num insts resized                 |     129  |       0    |
[06/14 18:39:12     97s] | Num insts undone                  |      11  |       0    |
[06/14 18:39:12     97s] | Num insts Downsized               |     129  |       0    |
[06/14 18:39:12     97s] | Num insts Samesized               |       0  |       0    |
[06/14 18:39:12     97s] | Num insts Upsized                 |       0  |       0    |
[06/14 18:39:12     97s] | Num multiple commits+uncommits    |       2  |       -    |
[06/14 18:39:12     97s] --------------------------------------------------------------
[06/14 18:39:12     97s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:39:12     97s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:39:12     97s] **** End NDR-Layer Usage Statistics ****
[06/14 18:39:12     97s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:05.0) **
[06/14 18:39:12     97s] Executing incremental physical updates
[06/14 18:39:12     97s] Executing incremental physical updates
[06/14 18:39:12     97s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1200.79M, totSessionCpu=0:01:38).
[06/14 18:39:12     97s] **INFO: Flow update: Design is easy to close.
[06/14 18:39:12     97s] setup target slack: 0.1
[06/14 18:39:12     97s] extra slack: 0.1
[06/14 18:39:12     97s] std delay: 0.1417
[06/14 18:39:12     97s] real setup target slack: 0.1417
[06/14 18:39:12     97s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:39:12     97s] ### Creating PhyDesignMc. totSessionCpu=0:01:38 mem=1200.8M
[06/14 18:39:12     97s] #spOpts: N=250 
[06/14 18:39:12     97s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:38 mem=1200.8M
[06/14 18:39:12     97s] incrSKP preserve mode is on...
[06/14 18:39:12     97s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/14 18:39:12     97s] [NR-eGR] Started earlyGlobalRoute kernel
[06/14 18:39:12     97s] [NR-eGR] Initial Peak syMemory usage = 1200.8 MB
[06/14 18:39:12     97s] (I)       Reading DB...
[06/14 18:39:12     98s] (I)       before initializing RouteDB syMemory usage = 1209.4 MB
[06/14 18:39:12     98s] (I)       congestionReportName   : 
[06/14 18:39:12     98s] (I)       layerRangeFor2DCongestion : 
[06/14 18:39:12     98s] (I)       buildTerm2TermWires    : 0
[06/14 18:39:12     98s] (I)       doTrackAssignment      : 1
[06/14 18:39:12     98s] (I)       dumpBookshelfFiles     : 0
[06/14 18:39:12     98s] (I)       numThreads             : 1
[06/14 18:39:12     98s] (I)       bufferingAwareRouting  : false
[06/14 18:39:12     98s] [NR-eGR] honorMsvRouteConstraint: false
[06/14 18:39:12     98s] (I)       honorPin               : false
[06/14 18:39:12     98s] (I)       honorPinGuide          : true
[06/14 18:39:12     98s] (I)       honorPartition         : false
[06/14 18:39:12     98s] (I)       allowPartitionCrossover: false
[06/14 18:39:12     98s] (I)       honorSingleEntry       : true
[06/14 18:39:12     98s] (I)       honorSingleEntryStrong : true
[06/14 18:39:12     98s] (I)       handleViaSpacingRule   : false
[06/14 18:39:12     98s] (I)       handleEolSpacingRule   : false
[06/14 18:39:12     98s] (I)       PDConstraint           : none
[06/14 18:39:12     98s] (I)       expBetterNDRHandling   : false
[06/14 18:39:12     98s] [NR-eGR] honorClockSpecNDR      : 0
[06/14 18:39:12     98s] (I)       routingEffortLevel     : 3
[06/14 18:39:12     98s] (I)       effortLevel            : standard
[06/14 18:39:12     98s] [NR-eGR] minRouteLayer          : 1
[06/14 18:39:12     98s] [NR-eGR] maxRouteLayer          : 4
[06/14 18:39:12     98s] (I)       relaxedTopLayerCeiling : 127
[06/14 18:39:12     98s] (I)       relaxedBottomLayerFloor: 2
[06/14 18:39:12     98s] (I)       numRowsPerGCell        : 1
[06/14 18:39:12     98s] (I)       speedUpLargeDesign     : 0
[06/14 18:39:12     98s] (I)       multiThreadingTA       : 1
[06/14 18:39:12     98s] (I)       blkAwareLayerSwitching : 1
[06/14 18:39:12     98s] (I)       optimizationMode       : false
[06/14 18:39:12     98s] (I)       routeSecondPG          : false
[06/14 18:39:12     98s] (I)       scenicRatioForLayerRelax: 0.00
[06/14 18:39:12     98s] (I)       detourLimitForLayerRelax: 0.00
[06/14 18:39:12     98s] (I)       punchThroughDistance   : 500.00
[06/14 18:39:12     98s] (I)       scenicBound            : 1.15
[06/14 18:39:12     98s] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 18:39:12     98s] (I)       source-to-sink ratio   : 0.00
[06/14 18:39:12     98s] (I)       targetCongestionRatioH : 1.00
[06/14 18:39:12     98s] (I)       targetCongestionRatioV : 1.00
[06/14 18:39:12     98s] (I)       layerCongestionRatio   : 0.70
[06/14 18:39:12     98s] (I)       m1CongestionRatio      : 0.10
[06/14 18:39:12     98s] (I)       m2m3CongestionRatio    : 0.70
[06/14 18:39:12     98s] (I)       localRouteEffort       : 1.00
[06/14 18:39:12     98s] (I)       numSitesBlockedByOneVia: 8.00
[06/14 18:39:12     98s] (I)       supplyScaleFactorH     : 1.00
[06/14 18:39:12     98s] (I)       supplyScaleFactorV     : 1.00
[06/14 18:39:12     98s] (I)       highlight3DOverflowFactor: 0.00
[06/14 18:39:12     98s] (I)       doubleCutViaModelingRatio: 0.00
[06/14 18:39:12     98s] (I)       routeVias              : 
[06/14 18:39:12     98s] (I)       readTROption           : true
[06/14 18:39:12     98s] (I)       extraSpacingFactor     : 1.00
[06/14 18:39:12     98s] [NR-eGR] numTracksPerClockWire  : 0
[06/14 18:39:12     98s] (I)       routeSelectedNetsOnly  : false
[06/14 18:39:12     98s] (I)       clkNetUseMaxDemand     : false
[06/14 18:39:12     98s] (I)       extraDemandForClocks   : 0
[06/14 18:39:12     98s] (I)       steinerRemoveLayers    : false
[06/14 18:39:12     98s] (I)       demoteLayerScenicScale : 1.00
[06/14 18:39:12     98s] (I)       nonpreferLayerCostScale : 100.00
[06/14 18:39:12     98s] (I)       similarTopologyRoutingFast : false
[06/14 18:39:12     98s] (I)       spanningTreeRefinement : false
[06/14 18:39:12     98s] (I)       spanningTreeRefinementAlpha : 0.50
[06/14 18:39:12     98s] (I)       starting read tracks
[06/14 18:39:12     98s] (I)       build grid graph
[06/14 18:39:12     98s] (I)       build grid graph start
[06/14 18:39:12     98s] [NR-eGR] Layer1 has single uniform track structure
[06/14 18:39:12     98s] [NR-eGR] Layer2 has single uniform track structure
[06/14 18:39:12     98s] [NR-eGR] Layer3 has single uniform track structure
[06/14 18:39:12     98s] [NR-eGR] Layer4 has single uniform track structure
[06/14 18:39:12     98s] (I)       build grid graph end
[06/14 18:39:12     98s] (I)       numViaLayers=4
[06/14 18:39:12     98s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:39:12     98s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:39:12     98s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:39:12     98s] (I)       end build via table
[06/14 18:39:12     98s] [NR-eGR] numRoutingBlks=0 numInstBlks=63634 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 18:39:12     98s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 18:39:12     98s] (I)       readDataFromPlaceDB
[06/14 18:39:12     98s] (I)       Read net information..
[06/14 18:39:12     98s] [NR-eGR] Read numTotalNets=10149  numIgnoredNets=0
[06/14 18:39:12     98s] (I)       Read testcase time = 0.000 seconds
[06/14 18:39:12     98s] 
[06/14 18:39:12     98s] (I)       read default dcut vias
[06/14 18:39:12     98s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:39:12     98s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:39:12     98s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:39:12     98s] (I)       build grid graph start
[06/14 18:39:12     98s] (I)       build grid graph end
[06/14 18:39:12     98s] (I)       Model blockage into capacity
[06/14 18:39:12     98s] (I)       Read numBlocks=696215  numPreroutedWires=0  numCapScreens=0
[06/14 18:39:12     98s] (I)       blocked area on Layer1 : 39846573926875  (973.16%)
[06/14 18:39:12     98s] (I)       blocked area on Layer2 : 3343475960000  (81.66%)
[06/14 18:39:12     98s] (I)       blocked area on Layer3 : 3658586360000  (89.35%)
[06/14 18:39:12     98s] (I)       blocked area on Layer4 : 1820653120000  (44.47%)
[06/14 18:39:12     98s] (I)       Modeling time = 0.040 seconds
[06/14 18:39:12     98s] 
[06/14 18:39:12     98s] (I)       Number of ignored nets = 0
[06/14 18:39:12     98s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:39:12     98s] (I)       Number of clock nets = 2.  Ignored: No
[06/14 18:39:12     98s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:39:12     98s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:39:12     98s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:39:12     98s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:39:12     98s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:39:12     98s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:39:12     98s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:39:12     98s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/14 18:39:12     98s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1246.9 MB
[06/14 18:39:12     98s] (I)       Ndr track 0 does not exist
[06/14 18:39:12     98s] (I)       Layer1  viaCost=200.00
[06/14 18:39:12     98s] (I)       Layer2  viaCost=100.00
[06/14 18:39:12     98s] (I)       Layer3  viaCost=200.00
[06/14 18:39:12     98s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:39:12     98s] (I)       routing area        :  (0, 0) - (2027000, 2020000)
[06/14 18:39:12     98s] (I)       core area           :  (341600, 340600) - (1686600, 1679600)
[06/14 18:39:12     98s] (I)       Site Width          :  1400  (dbu)
[06/14 18:39:12     98s] (I)       Row Height          : 13000  (dbu)
[06/14 18:39:12     98s] (I)       GCell Width         : 13000  (dbu)
[06/14 18:39:12     98s] (I)       GCell Height        : 13000  (dbu)
[06/14 18:39:12     98s] (I)       grid                :   156   156     4
[06/14 18:39:12     98s] (I)       vertical capacity   :     0 13000     0 13000
[06/14 18:39:12     98s] (I)       horizontal capacity : 13000     0 13000     0
[06/14 18:39:12     98s] (I)       Default wire width  :   500   600   600   600
[06/14 18:39:12     98s] (I)       Default wire space  :   450   500   500   600
[06/14 18:39:12     98s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/14 18:39:12     98s] (I)       First Track Coord   :  1300   700  1300   700
[06/14 18:39:12     98s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/14 18:39:12     98s] (I)       Total num of tracks :  1553  1448  1553  1448
[06/14 18:39:12     98s] (I)       Num of masks        :     1     1     1     1
[06/14 18:39:12     98s] (I)       Num of trim masks   :     0     0     0     0
[06/14 18:39:12     98s] (I)       --------------------------------------------------------
[06/14 18:39:12     98s] 
[06/14 18:39:12     98s] [NR-eGR] ============ Routing rule table ============
[06/14 18:39:12     98s] [NR-eGR] Rule id 0. Nets 10079 
[06/14 18:39:12     98s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 18:39:12     98s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/14 18:39:12     98s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:39:12     98s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:39:12     98s] [NR-eGR] ========================================
[06/14 18:39:12     98s] [NR-eGR] 
[06/14 18:39:12     98s] (I)       After initializing earlyGlobalRoute syMemory usage = 1246.9 MB
[06/14 18:39:12     98s] (I)       Loading and dumping file time : 0.12 seconds
[06/14 18:39:12     98s] (I)       ============= Initialization =============
[06/14 18:39:12     98s] (I)       totalPins=32838  totalGlobalPin=30460 (92.76%)
[06/14 18:39:12     98s] (I)       total 2D Cap : 453360 = (185344 H, 268016 V)
[06/14 18:39:12     98s] [NR-eGR] Layer group 1: route 10079 net(s) in layer range [1, 4]
[06/14 18:39:12     98s] (I)       ============  Phase 1a Route ============
[06/14 18:39:12     98s] (I)       Phase 1a runs 0.01 seconds
[06/14 18:39:12     98s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[06/14 18:39:12     98s] (I)       Usage: 49122 = (23044 H, 26078 V) = (12.43% H, 9.73% V) = (2.996e+05um H, 3.390e+05um V)
[06/14 18:39:12     98s] (I)       
[06/14 18:39:12     98s] (I)       ============  Phase 1b Route ============
[06/14 18:39:12     98s] (I)       Phase 1b runs 0.00 seconds
[06/14 18:39:12     98s] (I)       Usage: 49126 = (23044 H, 26082 V) = (12.43% H, 9.73% V) = (2.996e+05um H, 3.391e+05um V)
[06/14 18:39:12     98s] (I)       
[06/14 18:39:12     98s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.386380e+05um
[06/14 18:39:12     98s] (I)       ============  Phase 1c Route ============
[06/14 18:39:12     98s] (I)       Level2 Grid: 32 x 32
[06/14 18:39:12     98s] (I)       Phase 1c runs 0.00 seconds
[06/14 18:39:12     98s] (I)       Usage: 49126 = (23044 H, 26082 V) = (12.43% H, 9.73% V) = (2.996e+05um H, 3.391e+05um V)
[06/14 18:39:12     98s] (I)       
[06/14 18:39:12     98s] (I)       ============  Phase 1d Route ============
[06/14 18:39:12     98s] (I)       Phase 1d runs 0.01 seconds
[06/14 18:39:12     98s] (I)       Usage: 49127 = (23044 H, 26083 V) = (12.43% H, 9.73% V) = (2.996e+05um H, 3.391e+05um V)
[06/14 18:39:12     98s] (I)       
[06/14 18:39:12     98s] (I)       ============  Phase 1e Route ============
[06/14 18:39:12     98s] (I)       Phase 1e runs 0.00 seconds
[06/14 18:39:12     98s] (I)       Usage: 49131 = (23044 H, 26087 V) = (12.43% H, 9.73% V) = (2.996e+05um H, 3.391e+05um V)
[06/14 18:39:12     98s] (I)       
[06/14 18:39:12     98s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.387030e+05um
[06/14 18:39:12     98s] [NR-eGR] 
[06/14 18:39:12     98s] (I)       ============  Phase 1l Route ============
[06/14 18:39:12     98s] (I)       Phase 1l runs 0.01 seconds
[06/14 18:39:12     98s] (I)       
[06/14 18:39:12     98s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/14 18:39:12     98s] [NR-eGR]                OverCon         OverCon            
[06/14 18:39:12     98s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/14 18:39:12     98s] [NR-eGR] Layer              (1)             (3)    OverCon 
[06/14 18:39:12     98s] [NR-eGR] ---------------------------------------------------
[06/14 18:39:12     98s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:39:12     98s] [NR-eGR] Layer2      38( 0.25%)       1( 0.01%)   ( 0.25%) 
[06/14 18:39:12     98s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:39:12     98s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:39:12     98s] [NR-eGR] ---------------------------------------------------
[06/14 18:39:12     98s] [NR-eGR] Total       38( 0.07%)       1( 0.00%)   ( 0.08%) 
[06/14 18:39:12     98s] [NR-eGR] 
[06/14 18:39:12     98s] (I)       Total Global Routing Runtime: 0.05 seconds
[06/14 18:39:12     98s] (I)       total 2D Cap : 454521 = (186038 H, 268483 V)
[06/14 18:39:12     98s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 18:39:12     98s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 18:39:12     98s] [NR-eGR] End Peak syMemory usage = 1246.9 MB
[06/14 18:39:12     98s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
[06/14 18:39:12     98s] [hotspot] +------------+---------------+---------------+
[06/14 18:39:12     98s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:39:12     98s] [hotspot] +------------+---------------+---------------+
[06/14 18:39:12     98s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:39:12     98s] [hotspot] +------------+---------------+---------------+
[06/14 18:39:12     98s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:39:12     98s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:39:12     98s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/14 18:39:12     98s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/14 18:39:12     98s] #spOpts: N=250 
[06/14 18:39:12     98s] Apply auto density screen in post-place stage.
[06/14 18:39:12     98s] Auto density screen increases utilization from 0.705 to 0.705
[06/14 18:39:12     98s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1246.9M
[06/14 18:39:12     98s] *** Starting refinePlace (0:01:38 mem=1246.9M) ***
[06/14 18:39:12     98s] Total net bbox length = 5.045e+05 (2.287e+05 2.758e+05) (ext = 2.607e+04)
[06/14 18:39:12     98s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:39:12     98s] Type 'man IMPSP-5140' for more detail.
[06/14 18:39:12     98s] **WARN: (IMPSP-315):	Found 9535 instances insts with no PG Term connections.
[06/14 18:39:12     98s] Type 'man IMPSP-315' for more detail.
[06/14 18:39:12     98s] default core: bins with density >  0.75 = 32.2 % ( 39 / 121 )
[06/14 18:39:12     98s] Density distribution unevenness ratio = 4.852%
[06/14 18:39:12     98s] RPlace IncrNP: Rollback Lev = -5
[06/14 18:39:12     98s] RPlace: Density =0.926374, incremental np is triggered.
[06/14 18:39:12     98s] incr SKP is on..., with optDC mode
[06/14 18:39:12     98s] total jobs 2830
[06/14 18:39:12     98s] multi thread init TemplateIndex for each ta. thread num 1
[06/14 18:39:12     98s] Wait...
[06/14 18:39:13     98s] (cpu=0:00:00.2 mem=1246.9M) ***
[06/14 18:39:13     98s] total jobs 0 -> 1740
[06/14 18:39:13     98s] multi thread init TemplateIndex for each ta. thread num 1
[06/14 18:39:13     98s] finished multi-thread init
[06/14 18:39:13     98s] *** Build Virtual Sizing Timing Model
[06/14 18:39:13     98s] (cpu=0:00:00.3 mem=1246.9M) ***
[06/14 18:39:13     99s] Persistent padding is off here.
[06/14 18:39:13     99s] Congestion driven padding in post-place stage.
[06/14 18:39:13     99s] Congestion driven padding increases utilization from 0.930 to 0.933
[06/14 18:39:13     99s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1246.9M
[06/14 18:39:13     99s] limitMaxMove 0, priorityInstMaxMove -1
[06/14 18:39:13     99s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[06/14 18:39:13     99s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/14 18:39:13     99s] No instances found in the vector
[06/14 18:39:13     99s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1246.9M, DRC: 0)
[06/14 18:39:13     99s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:39:17    103s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/14 18:39:17    103s] No instances found in the vector
[06/14 18:39:17    103s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1246.9M, DRC: 0)
[06/14 18:39:17    103s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:39:28    114s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/14 18:39:28    114s] No instances found in the vector
[06/14 18:39:28    114s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1246.9M, DRC: 0)
[06/14 18:39:28    114s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:39:37    122s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/14 18:39:37    122s] No instances found in the vector
[06/14 18:39:37    122s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1246.9M, DRC: 0)
[06/14 18:39:37    122s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:39:49    135s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/14 18:39:49    135s] No instances found in the vector
[06/14 18:39:49    135s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1246.9M, DRC: 0)
[06/14 18:39:49    135s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:39:55    140s] default core: bins with density >  0.75 = 35.5 % ( 43 / 121 )
[06/14 18:39:55    140s] Density distribution unevenness ratio = 5.807%
[06/14 18:39:55    140s] RPlace postIncrNP: Density = 0.926374 -> 0.943956.
[06/14 18:39:55    140s] RPlace postIncrNP Info: Density distribution changes:
[06/14 18:39:55    140s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[06/14 18:39:55    140s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[06/14 18:39:55    140s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[06/14 18:39:55    140s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[06/14 18:39:55    140s] [0.90 - 0.95] :	 3 (2.48%) -> 2 (1.65%)
[06/14 18:39:55    140s] [0.85 - 0.90] :	 6 (4.96%) -> 6 (4.96%)
[06/14 18:39:55    140s] [0.80 - 0.85] :	 12 (9.92%) -> 18 (14.88%)
[06/14 18:39:55    140s] [CPU] RefinePlace/IncrNP (cpu=0:00:42.7, real=0:00:43.0, mem=1246.9MB) @(0:01:38 - 0:02:21).
[06/14 18:39:55    140s] Move report: incrNP moves 9212 insts, mean move: 39.49 um, max move: 300.40 um
[06/14 18:39:55    140s] 	Max move on inst (t_op/FE_OFC65_FE_DBTN1_u_decoder_fir_filter_n721): (1113.00, 1172.60) --> (1111.60, 1471.60)
[06/14 18:39:55    140s] Move report: Timing Driven Placement moves 9212 insts, mean move: 39.49 um, max move: 300.40 um
[06/14 18:39:55    140s] 	Max move on inst (t_op/FE_OFC65_FE_DBTN1_u_decoder_fir_filter_n721): (1113.00, 1172.60) --> (1111.60, 1471.60)
[06/14 18:39:55    140s] 	Runtime: CPU: 0:00:42.7 REAL: 0:00:43.0 MEM: 1246.9MB
[06/14 18:39:55    140s] Starting refinePlace ...
[06/14 18:39:55    140s] default core: bins with density >  0.75 = 34.7 % ( 42 / 121 )
[06/14 18:39:55    140s] Density distribution unevenness ratio = 5.767%
[06/14 18:39:55    140s]   Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:39:55    140s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1246.9MB) @(0:02:21 - 0:02:21).
[06/14 18:39:55    140s] Move report: preRPlace moves 2628 insts, mean move: 4.73 um, max move: 38.20 um
[06/14 18:39:55    140s] 	Max move on inst (t_op/u_inFIFO/FIFO_reg[83][2]): (345.80, 1302.60) --> (371.00, 1315.60)
[06/14 18:39:55    140s] 	Length: 19 sites, height: 1 rows, site name: standard, cell type: DFE1
[06/14 18:39:55    140s] wireLenOptFixPriorityInst 0 inst fixed
[06/14 18:39:55    140s] Placement tweakage begins.
[06/14 18:39:55    141s] wire length = 7.342e+05
[06/14 18:39:56    141s] wire length = 6.885e+05
[06/14 18:39:56    141s] Placement tweakage ends.
[06/14 18:39:56    141s] Move report: tweak moves 2049 insts, mean move: 11.99 um, max move: 71.40 um
[06/14 18:39:56    141s] 	Max move on inst (t_op/U818): (665.00, 1263.60) --> (593.60, 1263.60)
[06/14 18:39:56    141s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:01.0, mem=1246.9MB) @(0:02:21 - 0:02:22).
[06/14 18:39:56    141s] Move report: legalization moves 91 insts, mean move: 4.23 um, max move: 26.00 um
[06/14 18:39:56    141s] 	Max move on inst (t_op/u_outFIFO/U1453): (546.00, 769.60) --> (546.00, 795.60)
[06/14 18:39:56    141s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1246.9MB) @(0:02:22 - 0:02:22).
[06/14 18:39:56    141s] Move report: Detail placement moves 3748 insts, mean move: 8.68 um, max move: 71.40 um
[06/14 18:39:56    141s] 	Max move on inst (t_op/U818): (665.00, 1263.60) --> (593.60, 1263.60)
[06/14 18:39:56    141s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1246.9MB
[06/14 18:39:56    141s] Statistics of distance of Instance movement in refine placement:
[06/14 18:39:56    141s]   maximum (X+Y) =       301.80 um
[06/14 18:39:56    141s]   inst (t_op/FE_OFC65_FE_DBTN1_u_decoder_fir_filter_n721) with max move: (1113, 1172.6) -> (1110.2, 1471.6)
[06/14 18:39:56    141s]   mean    (X+Y) =        39.68 um
[06/14 18:39:56    141s] Total instances flipped for WireLenOpt: 507
[06/14 18:39:56    141s] Total instances flipped, including legalization: 18
[06/14 18:39:56    141s] Summary Report:
[06/14 18:39:56    141s] Instances move: 9223 (out of 9285 movable)
[06/14 18:39:56    141s] Instances flipped: 18
[06/14 18:39:56    141s] Mean displacement: 39.68 um
[06/14 18:39:56    141s] Max displacement: 301.80 um (Instance: t_op/FE_OFC65_FE_DBTN1_u_decoder_fir_filter_n721) (1113, 1172.6) -> (1110.2, 1471.6)
[06/14 18:39:56    141s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: CLKIN3
[06/14 18:39:56    141s] Total instances moved : 9223
[06/14 18:39:56    141s] Total net bbox length = 5.047e+05 (2.287e+05 2.760e+05) (ext = 2.626e+04)
[06/14 18:39:56    141s] Runtime: CPU: 0:00:43.7 REAL: 0:00:44.0 MEM: 1246.9MB
[06/14 18:39:56    141s] [CPU] RefinePlace/total (cpu=0:00:43.7, real=0:00:44.0, mem=1246.9MB) @(0:01:38 - 0:02:22).
[06/14 18:39:56    141s] *** Finished refinePlace (0:02:22 mem=1246.9M) ***
[06/14 18:39:56    141s] #spOpts: N=250 
[06/14 18:39:56    141s] default core: bins with density >  0.75 = 35.5 % ( 43 / 121 )
[06/14 18:39:56    141s] Density distribution unevenness ratio = 5.651%
[06/14 18:39:56    142s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/14 18:39:56    142s] Type 'man IMPSP-9025' for more detail.
[06/14 18:39:56    142s] Trial Route Overflow 0(H) 0(V)
[06/14 18:39:56    142s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/14 18:39:56    142s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/14 18:39:56    142s] Starting congestion repair ...
[06/14 18:39:56    142s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/14 18:39:56    142s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/14 18:39:56    142s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/14 18:39:56    142s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/14 18:39:56    142s] Starting Early Global Route congestion estimation: mem = 1246.9M
[06/14 18:39:56    142s] (I)       Reading DB...
[06/14 18:39:56    142s] (I)       before initializing RouteDB syMemory usage = 1246.9 MB
[06/14 18:39:56    142s] (I)       congestionReportName   : 
[06/14 18:39:56    142s] (I)       layerRangeFor2DCongestion : 
[06/14 18:39:56    142s] (I)       buildTerm2TermWires    : 1
[06/14 18:39:56    142s] (I)       doTrackAssignment      : 1
[06/14 18:39:56    142s] (I)       dumpBookshelfFiles     : 0
[06/14 18:39:56    142s] (I)       numThreads             : 1
[06/14 18:39:56    142s] (I)       bufferingAwareRouting  : false
[06/14 18:39:56    142s] [NR-eGR] honorMsvRouteConstraint: false
[06/14 18:39:56    142s] (I)       honorPin               : false
[06/14 18:39:56    142s] (I)       honorPinGuide          : true
[06/14 18:39:56    142s] (I)       honorPartition         : false
[06/14 18:39:56    142s] (I)       allowPartitionCrossover: false
[06/14 18:39:56    142s] (I)       honorSingleEntry       : true
[06/14 18:39:56    142s] (I)       honorSingleEntryStrong : true
[06/14 18:39:56    142s] (I)       handleViaSpacingRule   : false
[06/14 18:39:56    142s] (I)       handleEolSpacingRule   : false
[06/14 18:39:56    142s] (I)       PDConstraint           : none
[06/14 18:39:56    142s] (I)       expBetterNDRHandling   : false
[06/14 18:39:56    142s] [NR-eGR] honorClockSpecNDR      : 0
[06/14 18:39:56    142s] (I)       routingEffortLevel     : 3
[06/14 18:39:56    142s] (I)       effortLevel            : standard
[06/14 18:39:56    142s] [NR-eGR] minRouteLayer          : 1
[06/14 18:39:56    142s] [NR-eGR] maxRouteLayer          : 4
[06/14 18:39:56    142s] (I)       relaxedTopLayerCeiling : 127
[06/14 18:39:56    142s] (I)       relaxedBottomLayerFloor: 2
[06/14 18:39:56    142s] (I)       numRowsPerGCell        : 1
[06/14 18:39:56    142s] (I)       speedUpLargeDesign     : 0
[06/14 18:39:56    142s] (I)       multiThreadingTA       : 1
[06/14 18:39:56    142s] (I)       blkAwareLayerSwitching : 1
[06/14 18:39:56    142s] (I)       optimizationMode       : false
[06/14 18:39:56    142s] (I)       routeSecondPG          : false
[06/14 18:39:56    142s] (I)       scenicRatioForLayerRelax: 0.00
[06/14 18:39:56    142s] (I)       detourLimitForLayerRelax: 0.00
[06/14 18:39:56    142s] (I)       punchThroughDistance   : 500.00
[06/14 18:39:56    142s] (I)       scenicBound            : 1.15
[06/14 18:39:56    142s] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 18:39:56    142s] (I)       source-to-sink ratio   : 0.00
[06/14 18:39:56    142s] (I)       targetCongestionRatioH : 1.00
[06/14 18:39:56    142s] (I)       targetCongestionRatioV : 1.00
[06/14 18:39:56    142s] (I)       layerCongestionRatio   : 0.70
[06/14 18:39:56    142s] (I)       m1CongestionRatio      : 0.10
[06/14 18:39:56    142s] (I)       m2m3CongestionRatio    : 0.70
[06/14 18:39:56    142s] (I)       localRouteEffort       : 1.00
[06/14 18:39:56    142s] (I)       numSitesBlockedByOneVia: 8.00
[06/14 18:39:56    142s] (I)       supplyScaleFactorH     : 1.00
[06/14 18:39:56    142s] (I)       supplyScaleFactorV     : 1.00
[06/14 18:39:56    142s] (I)       highlight3DOverflowFactor: 0.00
[06/14 18:39:56    142s] (I)       doubleCutViaModelingRatio: 0.00
[06/14 18:39:56    142s] (I)       routeVias              : 
[06/14 18:39:56    142s] (I)       readTROption           : true
[06/14 18:39:56    142s] (I)       extraSpacingFactor     : 1.00
[06/14 18:39:56    142s] [NR-eGR] numTracksPerClockWire  : 0
[06/14 18:39:56    142s] (I)       routeSelectedNetsOnly  : false
[06/14 18:39:56    142s] (I)       clkNetUseMaxDemand     : false
[06/14 18:39:56    142s] (I)       extraDemandForClocks   : 0
[06/14 18:39:56    142s] (I)       steinerRemoveLayers    : false
[06/14 18:39:56    142s] (I)       demoteLayerScenicScale : 1.00
[06/14 18:39:56    142s] (I)       nonpreferLayerCostScale : 100.00
[06/14 18:39:56    142s] (I)       similarTopologyRoutingFast : false
[06/14 18:39:56    142s] (I)       spanningTreeRefinement : false
[06/14 18:39:56    142s] (I)       spanningTreeRefinementAlpha : 0.50
[06/14 18:39:56    142s] (I)       starting read tracks
[06/14 18:39:56    142s] (I)       build grid graph
[06/14 18:39:56    142s] (I)       build grid graph start
[06/14 18:39:56    142s] [NR-eGR] Layer1 has single uniform track structure
[06/14 18:39:56    142s] [NR-eGR] Layer2 has single uniform track structure
[06/14 18:39:56    142s] [NR-eGR] Layer3 has single uniform track structure
[06/14 18:39:56    142s] [NR-eGR] Layer4 has single uniform track structure
[06/14 18:39:56    142s] (I)       build grid graph end
[06/14 18:39:56    142s] (I)       numViaLayers=4
[06/14 18:39:56    142s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:39:56    142s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:39:56    142s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:39:56    142s] (I)       end build via table
[06/14 18:39:56    142s] [NR-eGR] numRoutingBlks=0 numInstBlks=63634 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 18:39:56    142s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 18:39:56    142s] (I)       readDataFromPlaceDB
[06/14 18:39:56    142s] (I)       Read net information..
[06/14 18:39:56    142s] [NR-eGR] Read numTotalNets=10149  numIgnoredNets=0
[06/14 18:39:56    142s] (I)       Read testcase time = 0.010 seconds
[06/14 18:39:56    142s] 
[06/14 18:39:56    142s] (I)       read default dcut vias
[06/14 18:39:56    142s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:39:56    142s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:39:56    142s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:39:56    142s] (I)       build grid graph start
[06/14 18:39:56    142s] (I)       build grid graph end
[06/14 18:39:56    142s] (I)       Model blockage into capacity
[06/14 18:39:56    142s] (I)       Read numBlocks=696215  numPreroutedWires=0  numCapScreens=0
[06/14 18:39:56    142s] (I)       blocked area on Layer1 : 39846573926875  (973.16%)
[06/14 18:39:56    142s] (I)       blocked area on Layer2 : 3343475960000  (81.66%)
[06/14 18:39:56    142s] (I)       blocked area on Layer3 : 3658586360000  (89.35%)
[06/14 18:39:56    142s] (I)       blocked area on Layer4 : 1820653120000  (44.47%)
[06/14 18:39:56    142s] (I)       Modeling time = 0.040 seconds
[06/14 18:39:56    142s] 
[06/14 18:39:56    142s] (I)       Number of ignored nets = 0
[06/14 18:39:56    142s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:39:56    142s] (I)       Number of clock nets = 2.  Ignored: No
[06/14 18:39:56    142s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:39:56    142s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:39:56    142s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:39:56    142s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:39:56    142s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:39:56    142s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:39:56    142s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:39:56    142s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/14 18:39:56    142s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1266.9 MB
[06/14 18:39:56    142s] (I)       Ndr track 0 does not exist
[06/14 18:39:56    142s] (I)       Layer1  viaCost=200.00
[06/14 18:39:56    142s] (I)       Layer2  viaCost=100.00
[06/14 18:39:56    142s] (I)       Layer3  viaCost=200.00
[06/14 18:39:56    142s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:39:56    142s] (I)       routing area        :  (0, 0) - (2027000, 2020000)
[06/14 18:39:56    142s] (I)       core area           :  (341600, 340600) - (1686600, 1679600)
[06/14 18:39:56    142s] (I)       Site Width          :  1400  (dbu)
[06/14 18:39:56    142s] (I)       Row Height          : 13000  (dbu)
[06/14 18:39:56    142s] (I)       GCell Width         : 13000  (dbu)
[06/14 18:39:56    142s] (I)       GCell Height        : 13000  (dbu)
[06/14 18:39:56    142s] (I)       grid                :   156   156     4
[06/14 18:39:56    142s] (I)       vertical capacity   :     0 13000     0 13000
[06/14 18:39:56    142s] (I)       horizontal capacity : 13000     0 13000     0
[06/14 18:39:56    142s] (I)       Default wire width  :   500   600   600   600
[06/14 18:39:56    142s] (I)       Default wire space  :   450   500   500   600
[06/14 18:39:56    142s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/14 18:39:56    142s] (I)       First Track Coord   :  1300   700  1300   700
[06/14 18:39:56    142s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/14 18:39:56    142s] (I)       Total num of tracks :  1553  1448  1553  1448
[06/14 18:39:56    142s] (I)       Num of masks        :     1     1     1     1
[06/14 18:39:56    142s] (I)       Num of trim masks   :     0     0     0     0
[06/14 18:39:56    142s] (I)       --------------------------------------------------------
[06/14 18:39:56    142s] 
[06/14 18:39:56    142s] [NR-eGR] ============ Routing rule table ============
[06/14 18:39:56    142s] [NR-eGR] Rule id 0. Nets 10105 
[06/14 18:39:56    142s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 18:39:56    142s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/14 18:39:56    142s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:39:56    142s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:39:56    142s] [NR-eGR] ========================================
[06/14 18:39:56    142s] [NR-eGR] 
[06/14 18:39:56    142s] (I)       After initializing earlyGlobalRoute syMemory usage = 1266.9 MB
[06/14 18:39:56    142s] (I)       Loading and dumping file time : 0.11 seconds
[06/14 18:39:56    142s] (I)       ============= Initialization =============
[06/14 18:39:56    142s] (I)       totalPins=32890  totalGlobalPin=30697 (93.33%)
[06/14 18:39:56    142s] (I)       total 2D Cap : 453583 = (185567 H, 268016 V)
[06/14 18:39:56    142s] [NR-eGR] Layer group 1: route 10105 net(s) in layer range [1, 4]
[06/14 18:39:56    142s] (I)       ============  Phase 1a Route ============
[06/14 18:39:56    142s] (I)       Phase 1a runs 0.01 seconds
[06/14 18:39:56    142s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/14 18:39:56    142s] (I)       Usage: 50438 = (23646 H, 26792 V) = (12.74% H, 10.00% V) = (3.074e+05um H, 3.483e+05um V)
[06/14 18:39:56    142s] (I)       
[06/14 18:39:56    142s] (I)       ============  Phase 1b Route ============
[06/14 18:39:56    142s] (I)       Phase 1b runs 0.01 seconds
[06/14 18:39:56    142s] (I)       Usage: 50438 = (23646 H, 26792 V) = (12.74% H, 10.00% V) = (3.074e+05um H, 3.483e+05um V)
[06/14 18:39:56    142s] (I)       
[06/14 18:39:56    142s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.556940e+05um
[06/14 18:39:56    142s] (I)       ============  Phase 1c Route ============
[06/14 18:39:56    142s] (I)       Level2 Grid: 32 x 32
[06/14 18:39:56    142s] (I)       Phase 1c runs 0.00 seconds
[06/14 18:39:56    142s] (I)       Usage: 50438 = (23646 H, 26792 V) = (12.74% H, 10.00% V) = (3.074e+05um H, 3.483e+05um V)
[06/14 18:39:56    142s] (I)       
[06/14 18:39:56    142s] (I)       ============  Phase 1d Route ============
[06/14 18:39:56    142s] (I)       Phase 1d runs 0.00 seconds
[06/14 18:39:56    142s] (I)       Usage: 50440 = (23646 H, 26794 V) = (12.74% H, 10.00% V) = (3.074e+05um H, 3.483e+05um V)
[06/14 18:39:56    142s] (I)       
[06/14 18:39:56    142s] (I)       ============  Phase 1e Route ============
[06/14 18:39:56    142s] (I)       Phase 1e runs 0.00 seconds
[06/14 18:39:56    142s] (I)       Usage: 50444 = (23646 H, 26798 V) = (12.74% H, 10.00% V) = (3.074e+05um H, 3.484e+05um V)
[06/14 18:39:56    142s] (I)       
[06/14 18:39:56    142s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.557720e+05um
[06/14 18:39:56    142s] [NR-eGR] 
[06/14 18:39:56    142s] (I)       ============  Phase 1l Route ============
[06/14 18:39:56    142s] (I)       Phase 1l runs 0.01 seconds
[06/14 18:39:56    142s] (I)       
[06/14 18:39:56    142s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/14 18:39:56    142s] [NR-eGR]                OverCon         OverCon            
[06/14 18:39:56    142s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/14 18:39:56    142s] [NR-eGR] Layer              (1)             (4)    OverCon 
[06/14 18:39:56    142s] [NR-eGR] ---------------------------------------------------
[06/14 18:39:56    142s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:39:56    142s] [NR-eGR] Layer2      44( 0.29%)       2( 0.01%)   ( 0.30%) 
[06/14 18:39:56    142s] [NR-eGR] Layer3       1( 0.01%)       0( 0.00%)   ( 0.01%) 
[06/14 18:39:56    142s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:39:56    142s] [NR-eGR] ---------------------------------------------------
[06/14 18:39:56    142s] [NR-eGR] Total       45( 0.09%)       2( 0.00%)   ( 0.09%) 
[06/14 18:39:56    142s] [NR-eGR] 
[06/14 18:39:56    142s] (I)       Total Global Routing Runtime: 0.05 seconds
[06/14 18:39:56    142s] (I)       total 2D Cap : 454749 = (186266 H, 268483 V)
[06/14 18:39:56    142s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[06/14 18:39:56    142s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.02% V
[06/14 18:39:56    142s] Early Global Route congestion estimation runtime: 0.16 seconds, mem = 1266.9M
[06/14 18:39:56    142s] [hotspot] +------------+---------------+---------------+
[06/14 18:39:56    142s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:39:56    142s] [hotspot] +------------+---------------+---------------+
[06/14 18:39:56    142s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:39:56    142s] [hotspot] +------------+---------------+---------------+
[06/14 18:39:56    142s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:39:56    142s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:39:56    142s] Skipped repairing congestion.
[06/14 18:39:56    142s] Starting Early Global Route wiring: mem = 1266.9M
[06/14 18:39:56    142s] (I)       ============= track Assignment ============
[06/14 18:39:56    142s] (I)       extract Global 3D Wires
[06/14 18:39:56    142s] (I)       Extract Global WL : time=0.00
[06/14 18:39:56    142s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/14 18:39:56    142s] (I)       Initialization real time=0.00 seconds
[06/14 18:39:56    142s] (I)       Run Multi-thread track assignment
[06/14 18:39:56    142s] (I)       merging nets...
[06/14 18:39:56    142s] (I)       merging nets done
[06/14 18:39:56    142s] (I)       Kernel real time=0.08 seconds
[06/14 18:39:56    142s] (I)       End Greedy Track Assignment
[06/14 18:39:56    142s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:39:56    142s] [NR-eGR] Layer1(MET1)(H) length: 7.512403e+04um, number of vias: 32593
[06/14 18:39:56    142s] [NR-eGR] Layer2(MET2)(V) length: 3.463868e+05um, number of vias: 19737
[06/14 18:39:56    142s] [NR-eGR] Layer3(MET3)(H) length: 2.490380e+05um, number of vias: 564
[06/14 18:39:56    142s] [NR-eGR] Layer4(MET4)(V) length: 1.514110e+04um, number of vias: 0
[06/14 18:39:56    142s] [NR-eGR] Total length: 6.856899e+05um, number of vias: 52894
[06/14 18:39:56    142s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:39:56    142s] [NR-eGR] Total clock nets wire length: 4.806817e+04um 
[06/14 18:39:56    142s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:39:56    142s] Early Global Route wiring runtime: 0.15 seconds, mem = 1174.9M
[06/14 18:39:56    142s] End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
[06/14 18:39:56    142s] Start to check current routing status for nets...
[06/14 18:39:56    142s] All nets are already routed correctly.
[06/14 18:39:56    142s] End to check current routing status for nets (mem=1174.9M)
[06/14 18:39:56    142s] Extraction called for design 'top_io' of instances=9535 and nets=10589 using extraction engine 'preRoute' .
[06/14 18:39:56    142s] PreRoute RC Extraction called for design top_io.
[06/14 18:39:56    142s] RC Extraction called in multi-corner(2) mode.
[06/14 18:39:56    142s] RCMode: PreRoute
[06/14 18:39:56    142s]       RC Corner Indexes            0       1   
[06/14 18:39:56    142s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 18:39:56    142s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 18:39:56    142s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 18:39:56    142s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 18:39:56    142s] Shrink Factor                : 1.00000
[06/14 18:39:56    142s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 18:39:56    142s] Using capacitance table file ...
[06/14 18:39:56    142s] Updating RC grid for preRoute extraction ...
[06/14 18:39:56    142s] Initializing multi-corner capacitance tables ... 
[06/14 18:39:56    142s] Initializing multi-corner resistance tables ...
[06/14 18:39:57    142s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1174.922M)
[06/14 18:39:57    142s] Compute RC Scale Done ...
[06/14 18:39:57    142s] **optDesign ... cpu = 0:01:21, real = 0:01:22, mem = 929.0M, totSessionCpu=0:02:23 **
[06/14 18:39:57    142s] #################################################################################
[06/14 18:39:57    142s] # Design Stage: PreRoute
[06/14 18:39:57    142s] # Design Name: top_io
[06/14 18:39:57    142s] # Design Mode: 250nm
[06/14 18:39:57    142s] # Analysis Mode: MMMC Non-OCV 
[06/14 18:39:57    142s] # Parasitics Mode: No SPEF/RCDB
[06/14 18:39:57    142s] # Signoff Settings: SI Off 
[06/14 18:39:57    142s] #################################################################################
[06/14 18:39:57    142s] AAE_INFO: 1 threads acquired from CTE.
[06/14 18:39:57    142s] Calculate delays in BcWc mode...
[06/14 18:39:57    142s] Topological Sorting (REAL = 0:00:00.0, MEM = 1196.3M, InitMEM = 1194.8M)
[06/14 18:39:57    142s] Start delay calculation (fullDC) (1 T). (MEM=1196.27)
[06/14 18:39:57    142s] End AAE Lib Interpolated Model. (MEM=1196.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:39:58    144s] Total number of fetched objects 11981
[06/14 18:39:58    144s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:39:58    144s] End delay calculation. (MEM=1223.63 CPU=0:00:01.1 REAL=0:00:01.0)
[06/14 18:39:58    144s] End delay calculation (fullDC). (MEM=1223.63 CPU=0:00:01.2 REAL=0:00:01.0)
[06/14 18:39:58    144s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1223.6M) ***
[06/14 18:39:59    144s] *** Timing NOT met, worst failing slack is -8.002
[06/14 18:39:59    144s] *** Check timing (0:00:00.0)
[06/14 18:39:59    144s] Deleting Lib Analyzer.
[06/14 18:39:59    144s] Begin: GigaOpt Optimization in WNS mode
[06/14 18:39:59    144s] Info: 44 io nets excluded
[06/14 18:39:59    144s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:39:59    144s] PhyDesignGrid: maxLocalDensity 1.00
[06/14 18:39:59    144s] ### Creating PhyDesignMc. totSessionCpu=0:02:24 mem=1239.6M
[06/14 18:39:59    144s] #spOpts: N=250 
[06/14 18:39:59    144s] Core basic site is standard
[06/14 18:39:59    144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:39:59    144s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=1239.6M
[06/14 18:39:59    144s] 
[06/14 18:39:59    144s] Creating Lib Analyzer ...
[06/14 18:39:59    144s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/14 18:39:59    144s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/14 18:39:59    144s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/14 18:39:59    144s] 
[06/14 18:40:01    147s] Creating Lib Analyzer, finished. 
[06/14 18:40:01    147s] 
[06/14 18:40:01    147s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/14 18:40:01    147s] ### Creating LA Mngr. totSessionCpu=0:02:27 mem=1239.6M
[06/14 18:40:01    147s] ### Creating LA Mngr, finished. totSessionCpu=0:02:27 mem=1239.6M
[06/14 18:40:04    149s] *info: 44 io nets excluded
[06/14 18:40:04    149s] *info: 2 clock nets excluded
[06/14 18:40:04    149s] *info: 7 special nets excluded.
[06/14 18:40:04    149s] *info: 436 no-driver nets excluded.
[06/14 18:40:05    151s] PathGroup :  in2out  TargetSlack : 0.1417 
[06/14 18:40:05    151s] PathGroup :  in2reg  TargetSlack : 0.1417 
[06/14 18:40:05    151s] PathGroup :  my_path  TargetSlack : 0.1417 
[06/14 18:40:05    151s] PathGroup :  reg2out  TargetSlack : 0.1417 
[06/14 18:40:05    151s] PathGroup :  reg2reg  TargetSlack : 0.1417 
[06/14 18:40:06    151s] ** GigaOpt Optimizer WNS Slack -8.002 TNS Slack -793.440 Density 71.81
[06/14 18:40:06    151s] Optimizer WNS Pass 0
[06/14 18:40:06    151s] Active Path Group: in2reg reg2reg  
[06/14 18:40:06    151s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:06    151s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:40:06    151s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:06    151s] |  -8.002|   -8.002|-793.440| -793.440|    71.81%|   0:00:00.0| 1351.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:40:06    151s] |  -7.980|   -7.980|-793.457| -793.457|    71.81%|   0:00:00.0| 1351.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:40:06    151s] |  -7.908|   -7.908|-792.227| -792.227|    71.83%|   0:00:00.0| 1351.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:40:06    151s] |  -7.777|   -7.777|-791.387| -791.387|    71.85%|   0:00:00.0| 1351.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/14 18:40:06    151s] |  -7.663|   -7.663|-787.115| -787.115|    71.87%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:40:06    151s] |  -7.507|   -7.507|-784.205| -784.205|    71.87%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:40:06    151s] |  -7.416|   -7.416|-781.274| -781.274|    71.88%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:40:06    151s] |  -7.290|   -7.290|-781.007| -781.007|    71.88%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/14 18:40:06    151s] |  -7.199|   -7.199|-780.859| -780.859|    71.89%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/14 18:40:06    151s] |  -7.161|   -7.161|-778.419| -778.419|    71.92%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:06    152s] |  -7.088|   -7.088|-778.311| -778.311|    71.93%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:40:06    152s] |  -7.019|   -7.019|-777.122| -777.122|    71.94%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:40:06    152s] |  -6.886|   -6.886|-774.805| -774.805|    71.98%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/14 18:40:06    152s] |  -6.859|   -6.859|-773.856| -773.856|    71.99%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/14 18:40:06    152s] |  -6.766|   -6.766|-771.633| -771.633|    72.02%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/14 18:40:07    152s] |  -6.649|   -6.649|-770.122| -770.122|    72.05%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/14 18:40:07    152s] |  -6.606|   -6.606|-768.848| -768.848|    72.07%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/14 18:40:07    152s] |  -6.561|   -6.561|-766.898| -766.898|    72.08%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:40:07    152s] |  -6.495|   -6.495|-766.326| -766.326|    72.10%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/14 18:40:07    152s] |  -6.433|   -6.433|-765.081| -765.081|    72.11%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
[06/14 18:40:07    153s] |  -6.390|   -6.390|-764.656| -764.656|    72.13%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/14 18:40:07    153s] |  -6.338|   -6.338|-763.385| -763.385|    72.14%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/14 18:40:07    153s] |  -6.330|   -6.330|-762.104| -762.104|    72.15%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:40:08    153s] |  -6.247|   -6.247|-760.036| -760.036|    72.17%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/14 18:40:08    153s] |  -6.148|   -6.148|-758.221| -758.221|    72.26%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/14 18:40:08    154s] |  -6.062|   -6.062|-757.150| -757.150|    72.27%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/14 18:40:08    154s] |  -6.027|   -6.027|-756.021| -756.021|    72.30%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/14 18:40:09    154s] |  -5.992|   -5.992|-754.254| -754.254|    72.30%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/14 18:40:10    155s] |  -5.969|   -5.969|-753.106| -753.106|    72.31%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:10    156s] |  -5.929|   -5.929|-751.977| -751.977|    72.31%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:11    156s] |  -5.852|   -5.852|-751.080| -751.080|    72.31%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[4]/D               |
[06/14 18:40:12    157s] |  -5.848|   -5.848|-750.991| -750.991|    72.32%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[3]/D            |
[06/14 18:40:12    157s] |  -5.828|   -5.828|-747.841| -747.841|    72.34%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:12    158s] |  -5.789|   -5.789|-749.603| -749.603|    72.34%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/14 18:40:13    158s] |  -5.764|   -5.764|-747.638| -747.638|    72.37%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:13    159s] |  -5.723|   -5.723|-747.044| -747.044|    72.38%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[2]/D               |
[06/14 18:40:14    160s] |  -5.714|   -5.714|-744.393| -744.393|    72.47%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/14 18:40:15    160s] |  -5.722|   -5.722|-743.853| -743.853|    72.48%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:40:15    160s] |  -5.659|   -5.659|-743.260| -743.260|    72.51%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:40:15    161s] |  -5.658|   -5.658|-742.720| -742.720|    72.51%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:40:15    161s] |  -5.647|   -5.647|-742.714| -742.714|    72.52%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:40:16    161s] |  -5.644|   -5.644|-742.935| -742.935|    72.52%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:16    162s] |  -5.622|   -5.622|-742.384| -742.384|    72.52%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:40:17    162s] |  -5.598|   -5.598|-742.201| -742.201|    72.53%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:17    162s] |  -5.582|   -5.582|-742.240| -742.240|    72.55%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[4]/D               |
[06/14 18:40:18    164s] |  -5.582|   -5.582|-742.056| -742.056|    72.56%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[4]/D               |
[06/14 18:40:18    164s] |  -5.582|   -5.582|-741.991| -741.991|    72.56%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[4]/D               |
[06/14 18:40:18    164s] |  -5.564|   -5.564|-741.756| -741.756|    72.57%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/14 18:40:19    164s] |  -5.562|   -5.562|-740.853| -740.853|    72.59%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[4]/D               |
[06/14 18:40:19    164s] |  -5.559|   -5.559|-740.813| -740.813|    72.59%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[4]/D               |
[06/14 18:40:19    164s] |  -5.549|   -5.549|-740.854| -740.854|    72.59%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[4]/D               |
[06/14 18:40:19    165s] |  -5.529|   -5.529|-740.312| -740.312|    72.59%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/14 18:40:20    165s] |  -5.520|   -5.520|-737.377| -737.377|    72.60%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:20    166s] |  -5.510|   -5.510|-737.326| -737.326|    72.60%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/14 18:40:21    166s] |  -5.508|   -5.508|-732.980| -732.980|    72.64%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/14 18:40:21    166s] |  -5.502|   -5.502|-732.736| -732.736|    72.64%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:21    166s] |  -5.502|   -5.502|-732.208| -732.208|    72.65%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:22    167s] |  -5.501|   -5.501|-731.926| -731.926|    72.68%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:22    167s] |  -5.475|   -5.475|-731.428| -731.428|    72.69%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:22    168s] |  -5.467|   -5.467|-731.569| -731.569|    72.69%|   0:00:00.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/14 18:40:23    168s] |  -5.455|   -5.455|-731.426| -731.426|    72.70%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/14 18:40:24    169s] |  -5.426|   -5.426|-730.294| -730.294|    72.72%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:25    171s] |  -5.409|   -5.409|-730.125| -730.125|    72.73%|   0:00:01.0| 1372.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:26    171s] |  -5.409|   -5.409|-729.828| -729.828|    72.73%|   0:00:01.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:26    171s] |  -5.409|   -5.409|-729.802| -729.802|    72.74%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:26    172s] |  -5.395|   -5.395|-729.332| -729.332|    72.76%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:27    172s] |  -5.353|   -5.353|-729.155| -729.155|    72.76%|   0:00:01.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:27    173s] |  -5.353|   -5.353|-728.581| -728.581|    72.76%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:27    173s] |  -5.353|   -5.353|-728.537| -728.537|    72.76%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:27    173s] |  -5.353|   -5.353|-728.076| -728.076|    72.77%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:28    173s] |  -5.353|   -5.353|-727.867| -727.867|    72.77%|   0:00:01.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:28    173s] |  -5.353|   -5.353|-727.777| -727.777|    72.80%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:28    173s] |  -5.353|   -5.353|-727.711| -727.711|    72.80%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:28    173s] |  -5.353|   -5.353|-727.712| -727.712|    72.80%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:40:28    173s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:28    173s] 
[06/14 18:40:28    173s] *** Finish Core Optimize Step (cpu=0:00:22.3 real=0:00:22.0 mem=1353.0M) ***
[06/14 18:40:28    173s] Active Path Group: in2reg  
[06/14 18:40:28    173s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:28    173s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:40:28    173s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:28    173s] |  -3.449|   -5.353| -24.417| -727.712|    72.80%|   0:00:00.0| 1353.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/14 18:40:30    176s] |  -2.958|   -5.353|-211.116| -915.807|    72.83%|   0:00:02.0| 1372.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/14 18:40:30    176s] |  -2.884|   -5.353|-202.347| -906.441|    72.83%|   0:00:00.0| 1372.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[1]/D                    |
[06/14 18:40:31    177s] |  -2.859|   -5.353|-205.604| -910.039|    72.84%|   0:00:01.0| 1372.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/14 18:40:32    178s] |  -2.853|   -5.353|-569.766|-1274.247|    72.84%|   0:00:01.0| 1372.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/14 18:40:34    179s] |  -2.853|   -5.353|-498.217|-1203.065|    72.84%|   0:00:02.0| 1391.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/14 18:40:34    179s] |  -2.853|   -5.353|-476.060|-1180.828|    72.85%|   0:00:00.0| 1391.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/14 18:40:34    180s] |  -2.853|   -5.353|-942.317|-1646.907|    72.86%|   0:00:00.0| 1391.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/14 18:40:34    180s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:34    180s] 
[06/14 18:40:34    180s] *** Finish Core Optimize Step (cpu=0:00:06.4 real=0:00:06.0 mem=1391.2M) ***
[06/14 18:40:34    180s] 
[06/14 18:40:34    180s] *** Finished Optimize Step Cumulative (cpu=0:00:28.8 real=0:00:28.0 mem=1391.2M) ***
[06/14 18:40:34    180s] ** GigaOpt Optimizer WNS Slack -5.353 TNS Slack -1646.907 Density 72.86
[06/14 18:40:34    180s] Placement Snapshot: Density distribution:
[06/14 18:40:34    180s] [1.00 -  +++]: 0 (0.00%)
[06/14 18:40:34    180s] [0.95 - 1.00]: 0 (0.00%)
[06/14 18:40:34    180s] [0.90 - 0.95]: 0 (0.00%)
[06/14 18:40:34    180s] [0.85 - 0.90]: 0 (0.00%)
[06/14 18:40:34    180s] [0.80 - 0.85]: 0 (0.00%)
[06/14 18:40:34    180s] [0.75 - 0.80]: 0 (0.00%)
[06/14 18:40:34    180s] [0.70 - 0.75]: 0 (0.00%)
[06/14 18:40:34    180s] [0.65 - 0.70]: 0 (0.00%)
[06/14 18:40:34    180s] [0.60 - 0.65]: 0 (0.00%)
[06/14 18:40:34    180s] [0.55 - 0.60]: 0 (0.00%)
[06/14 18:40:34    180s] [0.50 - 0.55]: 2 (2.00%)
[06/14 18:40:34    180s] [0.45 - 0.50]: 10 (10.00%)
[06/14 18:40:34    180s] [0.40 - 0.45]: 12 (12.00%)
[06/14 18:40:34    180s] [0.35 - 0.40]: 18 (18.00%)
[06/14 18:40:34    180s] [0.30 - 0.35]: 19 (19.00%)
[06/14 18:40:34    180s] [0.25 - 0.30]: 15 (15.00%)
[06/14 18:40:34    180s] [0.20 - 0.25]: 20 (20.00%)
[06/14 18:40:34    180s] [0.15 - 0.20]: 1 (1.00%)
[06/14 18:40:34    180s] [0.10 - 0.15]: 1 (1.00%)
[06/14 18:40:34    180s] [0.05 - 0.10]: 1 (1.00%)
[06/14 18:40:34    180s] [0.00 - 0.05]: 1 (1.00%)
[06/14 18:40:34    180s] Begin: Area Reclaim Optimization
[06/14 18:40:35    180s] Reclaim Optimization WNS Slack -5.353  TNS Slack -1646.907 Density 72.86
[06/14 18:40:35    180s] +----------+---------+--------+---------+------------+--------+
[06/14 18:40:35    180s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[06/14 18:40:35    180s] +----------+---------+--------+---------+------------+--------+
[06/14 18:40:35    180s] |    72.86%|        -|  -5.353|-1646.907|   0:00:00.0| 1391.2M|
[06/14 18:40:35    180s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/14 18:40:35    180s] |    72.75%|       34|  -5.353|-1950.338|   0:00:00.0| 1391.2M|
[06/14 18:40:35    180s] |    72.75%|        0|  -5.353|-1950.338|   0:00:00.0| 1391.2M|
[06/14 18:40:36    181s] |    72.68%|       64|  -5.337|-2035.273|   0:00:01.0| 1391.2M|
[06/14 18:40:36    181s] |    72.68%|        0|  -5.337|-2035.273|   0:00:00.0| 1391.2M|
[06/14 18:40:36    181s] +----------+---------+--------+---------+------------+--------+
[06/14 18:40:36    181s] Reclaim Optimization End WNS Slack -5.337  TNS Slack -2035.273 Density 72.68
[06/14 18:40:36    181s] 
[06/14 18:40:36    181s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 44 Resize = 41 **
[06/14 18:40:36    181s] --------------------------------------------------------------
[06/14 18:40:36    181s] |                                   | Total     | Sequential |
[06/14 18:40:36    181s] --------------------------------------------------------------
[06/14 18:40:36    181s] | Num insts resized                 |      41  |       0    |
[06/14 18:40:36    181s] | Num insts undone                  |      23  |       0    |
[06/14 18:40:36    181s] | Num insts Downsized               |      41  |       0    |
[06/14 18:40:36    181s] | Num insts Samesized               |       0  |       0    |
[06/14 18:40:36    181s] | Num insts Upsized                 |       0  |       0    |
[06/14 18:40:36    181s] | Num multiple commits+uncommits    |       0  |       -    |
[06/14 18:40:36    181s] --------------------------------------------------------------
[06/14 18:40:36    181s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:40:36    181s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:40:36    181s] **** End NDR-Layer Usage Statistics ****
[06/14 18:40:36    181s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
[06/14 18:40:36    181s] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1369.08M, totSessionCpu=0:03:02).
[06/14 18:40:36    181s] Placement Snapshot: Density distribution:
[06/14 18:40:36    181s] [1.00 -  +++]: 0 (0.00%)
[06/14 18:40:36    181s] [0.95 - 1.00]: 0 (0.00%)
[06/14 18:40:36    181s] [0.90 - 0.95]: 0 (0.00%)
[06/14 18:40:36    181s] [0.85 - 0.90]: 0 (0.00%)
[06/14 18:40:36    181s] [0.80 - 0.85]: 0 (0.00%)
[06/14 18:40:36    181s] [0.75 - 0.80]: 0 (0.00%)
[06/14 18:40:36    181s] [0.70 - 0.75]: 0 (0.00%)
[06/14 18:40:36    181s] [0.65 - 0.70]: 0 (0.00%)
[06/14 18:40:36    181s] [0.60 - 0.65]: 0 (0.00%)
[06/14 18:40:36    181s] [0.55 - 0.60]: 0 (0.00%)
[06/14 18:40:36    181s] [0.50 - 0.55]: 2 (2.00%)
[06/14 18:40:36    181s] [0.45 - 0.50]: 11 (11.00%)
[06/14 18:40:36    181s] [0.40 - 0.45]: 12 (12.00%)
[06/14 18:40:36    181s] [0.35 - 0.40]: 17 (17.00%)
[06/14 18:40:36    181s] [0.30 - 0.35]: 19 (19.00%)
[06/14 18:40:36    181s] [0.25 - 0.30]: 15 (15.00%)
[06/14 18:40:36    181s] [0.20 - 0.25]: 20 (20.00%)
[06/14 18:40:36    181s] [0.15 - 0.20]: 2 (2.00%)
[06/14 18:40:36    181s] [0.10 - 0.15]: 1 (1.00%)
[06/14 18:40:36    181s] [0.05 - 0.10]: 0 (0.00%)
[06/14 18:40:36    181s] [0.00 - 0.05]: 1 (1.00%)
[06/14 18:40:36    181s] *** Starting refinePlace (0:03:02 mem=1369.1M) ***
[06/14 18:40:36    181s] Total net bbox length = 5.123e+05 (2.338e+05 2.785e+05) (ext = 2.621e+04)
[06/14 18:40:36    181s] Move report: placeLevelShifters moves 464 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:40:36    181s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1351.00, 912.60) --> (1352.40, 912.60)
[06/14 18:40:36    181s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:40:36    181s] Type 'man IMPSP-5140' for more detail.
[06/14 18:40:36    181s] **WARN: (IMPSP-315):	Found 9761 instances insts with no PG Term connections.
[06/14 18:40:36    181s] Type 'man IMPSP-315' for more detail.
[06/14 18:40:36    181s] Starting refinePlace ...
[06/14 18:40:36    181s] default core: bins with density >  0.75 = 38.8 % ( 47 / 121 )
[06/14 18:40:36    181s] Density distribution unevenness ratio = 5.926%
[06/14 18:40:36    181s]   Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:40:36    181s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1370.1MB) @(0:03:02 - 0:03:02).
[06/14 18:40:36    181s] Move report: preRPlace moves 1068 insts, mean move: 7.81 um, max move: 49.80 um
[06/14 18:40:36    181s] 	Max move on inst (t_op/U4945): (609.00, 418.60) --> (632.80, 444.60)
[06/14 18:40:36    181s] 	Length: 3 sites, height: 1 rows, site name: standard, cell type: NAND22
[06/14 18:40:36    181s] Move report: Detail placement moves 607 insts, mean move: 12.68 um, max move: 49.80 um
[06/14 18:40:36    181s] 	Max move on inst (t_op/U4945): (609.00, 418.60) --> (632.80, 444.60)
[06/14 18:40:36    181s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1370.1MB
[06/14 18:40:36    181s] Statistics of distance of Instance movement in refine placement:
[06/14 18:40:36    181s]   maximum (X+Y) =        49.80 um
[06/14 18:40:36    181s]   inst (t_op/U4945) with max move: (609, 418.6) -> (632.8, 444.6)
[06/14 18:40:36    181s]   mean    (X+Y) =        12.68 um
[06/14 18:40:36    181s] Summary Report:
[06/14 18:40:36    181s] Instances move: 607 (out of 9511 movable)
[06/14 18:40:36    181s] Instances flipped: 0
[06/14 18:40:36    181s] Mean displacement: 12.68 um
[06/14 18:40:36    181s] Max displacement: 49.80 um (Instance: t_op/U4945) (609, 418.6) -> (632.8, 444.6)
[06/14 18:40:36    181s] 	Length: 3 sites, height: 1 rows, site name: standard, cell type: NAND22
[06/14 18:40:36    181s] Total instances moved : 607
[06/14 18:40:36    181s] Total net bbox length = 5.179e+05 (2.375e+05 2.805e+05) (ext = 2.621e+04)
[06/14 18:40:36    181s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1370.1MB
[06/14 18:40:36    181s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1370.1MB) @(0:03:02 - 0:03:02).
[06/14 18:40:36    181s] *** Finished refinePlace (0:03:02 mem=1370.1M) ***
[06/14 18:40:36    181s] *** maximum move = 49.80 um ***
[06/14 18:40:36    181s] *** Finished re-routing un-routed nets (1370.1M) ***
[06/14 18:40:36    181s] 
[06/14 18:40:36    181s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1370.1M) ***
[06/14 18:40:36    181s] ** GigaOpt Optimizer WNS Slack -5.337 TNS Slack -2035.273 Density 72.77
[06/14 18:40:36    181s] Optimizer WNS Pass 1
[06/14 18:40:36    181s] Active Path Group: in2reg reg2reg  
[06/14 18:40:36    181s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:36    181s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:40:36    181s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:36    181s] |  -5.337|   -5.337|-2035.273|-2035.273|    72.77%|   0:00:00.0| 1370.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/14 18:40:39    185s] |  -5.306|   -5.306|-2034.886|-2034.886|    72.78%|   0:00:03.0| 1371.8M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/14 18:40:41    186s] |  -5.276|   -5.276|-2053.841|-2053.841|    72.79%|   0:00:02.0| 1371.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/14 18:40:43    188s] |  -5.276|   -5.276|-2053.589|-2053.589|    72.79%|   0:00:02.0| 1410.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/14 18:40:44    189s] |  -5.276|   -5.276|-2053.056|-2053.056|    72.80%|   0:00:01.0| 1410.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/14 18:40:45    190s] |  -5.276|   -5.276|-2053.200|-2053.200|    72.79%|   0:00:01.0| 1410.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/14 18:40:45    190s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:45    190s] 
[06/14 18:40:45    190s] *** Finish Core Optimize Step (cpu=0:00:08.8 real=0:00:09.0 mem=1410.0M) ***
[06/14 18:40:45    190s] Active Path Group: in2reg  
[06/14 18:40:45    190s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:45    190s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:40:45    190s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:45    190s] |  -2.853|   -5.276|-1353.305|-2053.200|    72.79%|   0:00:00.0| 1410.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/14 18:40:45    191s] |  -2.798|   -5.276|-1341.139|-2040.566|    72.80%|   0:00:00.0| 1410.0M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
[06/14 18:40:45    191s] |  -2.716|   -5.276|-1354.686|-2054.632|    72.79%|   0:00:00.0| 1410.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:40:49    194s] |  -2.716|   -5.276|-1354.650|-2054.560|    72.79%|   0:00:04.0| 1467.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:40:49    194s] |  -2.716|   -5.276|-1354.628|-2054.539|    72.79%|   0:00:00.0| 1467.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:40:49    194s] |  -2.716|   -5.276|-1354.628|-2054.539|    72.79%|   0:00:00.0| 1467.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:40:49    194s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:49    194s] 
[06/14 18:40:49    194s] *** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=1467.2M) ***
[06/14 18:40:49    194s] 
[06/14 18:40:49    194s] *** Finished Optimize Step Cumulative (cpu=0:00:12.7 real=0:00:13.0 mem=1467.2M) ***
[06/14 18:40:49    194s] ** GigaOpt Optimizer WNS Slack -5.276 TNS Slack -2054.539 Density 72.79
[06/14 18:40:49    194s] *** Starting refinePlace (0:03:15 mem=1467.2M) ***
[06/14 18:40:49    194s] Total net bbox length = 5.177e+05 (2.373e+05 2.805e+05) (ext = 2.621e+04)
[06/14 18:40:49    194s] Move report: placeLevelShifters moves 464 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:40:49    194s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1351.00, 912.60) --> (1352.40, 912.60)
[06/14 18:40:49    194s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:40:49    194s] Type 'man IMPSP-5140' for more detail.
[06/14 18:40:49    194s] **WARN: (IMPSP-315):	Found 9770 instances insts with no PG Term connections.
[06/14 18:40:49    194s] Type 'man IMPSP-315' for more detail.
[06/14 18:40:49    194s] Starting refinePlace ...
[06/14 18:40:49    194s] default core: bins with density >  0.75 = 38.8 % ( 47 / 121 )
[06/14 18:40:49    194s] Density distribution unevenness ratio = 5.715%
[06/14 18:40:49    194s]   Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:40:49    194s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1467.2MB) @(0:03:15 - 0:03:15).
[06/14 18:40:49    194s] Move report: preRPlace moves 775 insts, mean move: 3.00 um, max move: 27.00 um
[06/14 18:40:49    194s] 	Max move on inst (t_op/U4698): (635.60, 470.60) --> (649.60, 483.60)
[06/14 18:40:49    194s] 	Length: 4 sites, height: 1 rows, site name: standard, cell type: AOI211
[06/14 18:40:49    194s] Move report: Detail placement moves 311 insts, mean move: 5.37 um, max move: 27.00 um
[06/14 18:40:49    194s] 	Max move on inst (t_op/U4698): (635.60, 470.60) --> (649.60, 483.60)
[06/14 18:40:49    194s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1467.2MB
[06/14 18:40:49    194s] Statistics of distance of Instance movement in refine placement:
[06/14 18:40:49    194s]   maximum (X+Y) =        27.00 um
[06/14 18:40:49    194s]   inst (t_op/U4698) with max move: (635.6, 470.6) -> (649.6, 483.6)
[06/14 18:40:49    194s]   mean    (X+Y) =         5.37 um
[06/14 18:40:49    194s] Summary Report:
[06/14 18:40:49    194s] Instances move: 311 (out of 9520 movable)
[06/14 18:40:49    194s] Instances flipped: 0
[06/14 18:40:49    194s] Mean displacement: 5.37 um
[06/14 18:40:49    194s] Max displacement: 27.00 um (Instance: t_op/U4698) (635.6, 470.6) -> (649.6, 483.6)
[06/14 18:40:49    194s] 	Length: 4 sites, height: 1 rows, site name: standard, cell type: AOI211
[06/14 18:40:49    194s] Total instances moved : 311
[06/14 18:40:49    194s] Total net bbox length = 5.190e+05 (2.383e+05 2.807e+05) (ext = 2.621e+04)
[06/14 18:40:49    194s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1467.2MB
[06/14 18:40:49    194s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1467.2MB) @(0:03:15 - 0:03:15).
[06/14 18:40:49    194s] *** Finished refinePlace (0:03:15 mem=1467.2M) ***
[06/14 18:40:49    194s] *** maximum move = 27.00 um ***
[06/14 18:40:49    194s] *** Finished re-routing un-routed nets (1467.2M) ***
[06/14 18:40:49    194s] 
[06/14 18:40:49    194s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1467.2M) ***
[06/14 18:40:49    194s] ** GigaOpt Optimizer WNS Slack -5.276 TNS Slack -2054.539 Density 72.81
[06/14 18:40:49    194s] Optimizer WNS Pass 2
[06/14 18:40:49    194s] Active Path Group: in2reg reg2reg  
[06/14 18:40:49    194s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:49    194s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:40:49    194s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:49    194s] |  -5.276|   -5.276|-2054.539|-2054.539|    72.81%|   0:00:00.0| 1467.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/14 18:40:57    202s] |  -5.248|   -5.248|-2053.966|-2053.966|    72.84%|   0:00:08.0| 1467.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/14 18:40:58    203s] |  -5.248|   -5.248|-2053.867|-2053.867|    72.84%|   0:00:01.0| 1467.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/14 18:40:58    203s] |  -5.248|   -5.248|-2053.844|-2053.844|    72.84%|   0:00:00.0| 1461.7M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/14 18:40:58    204s] Analyzing useful skew in preCTS mode ...
[06/14 18:40:58    204s] skewClock did not found any end points to delay or to advance
[06/14 18:40:58    204s] skewClock did not found any end points to delay or to advance
[06/14 18:40:58    204s] skewClock did not found any end points to delay or to advance
[06/14 18:40:58    204s] skewClock did not found any end points to delay or to advance
[06/14 18:40:58    204s] Finish useful skew analysis
[06/14 18:40:59    204s] |  -5.248|   -5.248|-2053.844|-2053.844|    72.85%|   0:00:01.0| 1461.7M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/14 18:40:59    204s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:59    204s] 
[06/14 18:40:59    204s] *** Finish Core Optimize Step (cpu=0:00:09.5 real=0:00:10.0 mem=1461.7M) ***
[06/14 18:40:59    204s] Active Path Group: in2reg  
[06/14 18:40:59    204s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:59    204s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:40:59    204s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:40:59    204s] |  -2.716|   -5.248|-1354.628|-2053.844|    72.85%|   0:00:00.0| 1461.7M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:41:02    208s] Analyzing useful skew in preCTS mode ...
[06/14 18:41:02    208s] skewClock did not found any end points to delay or to advance
[06/14 18:41:02    208s] skewClock did not found any end points to delay or to advance
[06/14 18:41:02    208s] skewClock did not found any end points to delay or to advance
[06/14 18:41:02    208s] skewClock did not found any end points to delay or to advance
[06/14 18:41:02    208s] Finish useful skew analysis
[06/14 18:41:02    208s] |  -2.646|   -5.248|-1354.185|-2054.059|    72.86%|   0:00:03.0| 1480.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:41:02    208s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:41:02    208s] 
[06/14 18:41:02    208s] *** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:03.0 mem=1480.5M) ***
[06/14 18:41:02    208s] 
[06/14 18:41:02    208s] *** Finished Optimize Step Cumulative (cpu=0:00:13.4 real=0:00:13.0 mem=1480.5M) ***
[06/14 18:41:02    208s] ** GigaOpt Optimizer WNS Slack -5.248 TNS Slack -2054.059 Density 72.86
[06/14 18:41:02    208s] *** Starting refinePlace (0:03:28 mem=1480.5M) ***
[06/14 18:41:02    208s] Total net bbox length = 5.195e+05 (2.385e+05 2.810e+05) (ext = 2.621e+04)
[06/14 18:41:02    208s] Move report: placeLevelShifters moves 464 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:41:02    208s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1351.00, 912.60) --> (1352.40, 912.60)
[06/14 18:41:02    208s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:41:02    208s] Type 'man IMPSP-5140' for more detail.
[06/14 18:41:02    208s] **WARN: (IMPSP-315):	Found 9781 instances insts with no PG Term connections.
[06/14 18:41:02    208s] Type 'man IMPSP-315' for more detail.
[06/14 18:41:02    208s] Starting refinePlace ...
[06/14 18:41:02    208s] default core: bins with density >  0.75 = 38.8 % ( 47 / 121 )
[06/14 18:41:02    208s] Density distribution unevenness ratio = 5.741%
[06/14 18:41:03    208s]   Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:41:03    208s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1480.5MB) @(0:03:28 - 0:03:28).
[06/14 18:41:03    208s] Move report: preRPlace moves 776 insts, mean move: 2.73 um, max move: 17.20 um
[06/14 18:41:03    208s] 	Max move on inst (t_op/U4224): (609.00, 483.60) --> (613.20, 496.60)
[06/14 18:41:03    208s] 	Length: 4 sites, height: 1 rows, site name: standard, cell type: AOI211
[06/14 18:41:03    208s] wireLenOptFixPriorityInst 0 inst fixed
[06/14 18:41:03    208s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:41:03    208s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1480.5MB) @(0:03:28 - 0:03:29).
[06/14 18:41:03    208s] Move report: Detail placement moves 312 insts, mean move: 4.71 um, max move: 17.20 um
[06/14 18:41:03    208s] 	Max move on inst (t_op/U4224): (609.00, 483.60) --> (613.20, 496.60)
[06/14 18:41:03    208s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1480.5MB
[06/14 18:41:03    208s] Statistics of distance of Instance movement in refine placement:
[06/14 18:41:03    208s]   maximum (X+Y) =        17.20 um
[06/14 18:41:03    208s]   inst (t_op/U4224) with max move: (609, 483.6) -> (613.2, 496.6)
[06/14 18:41:03    208s]   mean    (X+Y) =         4.71 um
[06/14 18:41:03    208s] Total instances flipped for legalization: 93
[06/14 18:41:03    208s] Summary Report:
[06/14 18:41:03    208s] Instances move: 312 (out of 9531 movable)
[06/14 18:41:03    208s] Instances flipped: 93
[06/14 18:41:03    208s] Mean displacement: 4.71 um
[06/14 18:41:03    208s] Max displacement: 17.20 um (Instance: t_op/U4224) (609, 483.6) -> (613.2, 496.6)
[06/14 18:41:03    208s] 	Length: 4 sites, height: 1 rows, site name: standard, cell type: AOI211
[06/14 18:41:03    208s] Total instances moved : 312
[06/14 18:41:03    208s] Total net bbox length = 5.207e+05 (2.394e+05 2.812e+05) (ext = 2.621e+04)
[06/14 18:41:03    208s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1480.5MB
[06/14 18:41:03    208s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1480.5MB) @(0:03:28 - 0:03:29).
[06/14 18:41:03    208s] *** Finished refinePlace (0:03:29 mem=1480.5M) ***
[06/14 18:41:03    208s] *** maximum move = 17.20 um ***
[06/14 18:41:03    208s] *** Finished re-routing un-routed nets (1480.5M) ***
[06/14 18:41:03    208s] 
[06/14 18:41:03    208s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1480.5M) ***
[06/14 18:41:03    208s] ** GigaOpt Optimizer WNS Slack -5.248 TNS Slack -2054.059 Density 72.87
[06/14 18:41:03    208s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:41:03    208s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:41:03    208s] **** End NDR-Layer Usage Statistics ****
[06/14 18:41:03    208s] 
[06/14 18:41:03    208s] *** Finish pre-CTS Setup Fixing (cpu=0:00:57.7 real=0:00:58.0 mem=1480.5M) ***
[06/14 18:41:03    208s] 
[06/14 18:41:03    208s] End: GigaOpt Optimization in WNS mode
[06/14 18:41:03    208s] *** Timing NOT met, worst failing slack is -5.248
[06/14 18:41:03    208s] *** Check timing (0:00:00.0)
[06/14 18:41:03    208s] Deleting Lib Analyzer.
[06/14 18:41:03    208s] Begin: GigaOpt Optimization in TNS mode
[06/14 18:41:03    208s] Info: 44 io nets excluded
[06/14 18:41:03    208s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:41:03    208s] PhyDesignGrid: maxLocalDensity 0.95
[06/14 18:41:03    208s] ### Creating PhyDesignMc. totSessionCpu=0:03:29 mem=1267.1M
[06/14 18:41:03    208s] #spOpts: N=250 
[06/14 18:41:03    208s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:29 mem=1267.1M
[06/14 18:41:03    208s] 
[06/14 18:41:03    208s] Creating Lib Analyzer ...
[06/14 18:41:03    208s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/14 18:41:03    208s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/14 18:41:03    208s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/14 18:41:03    208s] 
[06/14 18:41:05    211s] Creating Lib Analyzer, finished. 
[06/14 18:41:05    211s] 
[06/14 18:41:05    211s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/14 18:41:05    211s] ### Creating LA Mngr. totSessionCpu=0:03:31 mem=1269.1M
[06/14 18:41:05    211s] ### Creating LA Mngr, finished. totSessionCpu=0:03:31 mem=1269.1M
[06/14 18:41:08    214s] *info: 44 io nets excluded
[06/14 18:41:08    214s] *info: 2 clock nets excluded
[06/14 18:41:08    214s] *info: 7 special nets excluded.
[06/14 18:41:08    214s] *info: 436 no-driver nets excluded.
[06/14 18:41:09    215s] PathGroup :  in2out  TargetSlack : 0.1417 
[06/14 18:41:09    215s] PathGroup :  in2reg  TargetSlack : 0.1417 
[06/14 18:41:09    215s] PathGroup :  my_path  TargetSlack : 0.1417 
[06/14 18:41:09    215s] PathGroup :  reg2out  TargetSlack : 0.1417 
[06/14 18:41:09    215s] PathGroup :  reg2reg  TargetSlack : 0.1417 
[06/14 18:41:09    215s] ** GigaOpt Optimizer WNS Slack -5.248 TNS Slack -2054.059 Density 72.87
[06/14 18:41:09    215s] Optimizer TNS Opt
[06/14 18:41:09    215s] Active Path Group: in2reg reg2reg  
[06/14 18:41:09    215s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:41:09    215s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:41:09    215s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:41:09    215s] |  -5.248|   -5.248|-2054.059|-2054.059|    72.87%|   0:00:00.0| 1402.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/14 18:41:15    220s] |  -5.232|   -5.232|-2052.891|-2052.891|    72.89%|   0:00:06.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:41:16    221s] |  -5.232|   -5.232|-2052.353|-2052.353|    72.90%|   0:00:01.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:41:17    223s] |  -5.232|   -5.232|-1995.156|-1995.156|    72.94%|   0:00:01.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[1]/D                      |
[06/14 18:41:17    223s] |  -5.232|   -5.232|-1995.108|-1995.108|    72.94%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[1]/D                      |
[06/14 18:41:18    223s] |  -5.232|   -5.232|-1995.080|-1995.080|    72.94%|   0:00:01.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[1]/D                      |
[06/14 18:41:18    224s] |  -5.232|   -5.232|-1992.285|-1992.285|    72.96%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
[06/14 18:41:19    224s] |  -5.232|   -5.232|-1989.191|-1989.191|    72.99%|   0:00:01.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[3]/D            |
[06/14 18:41:19    225s] |  -5.232|   -5.232|-1987.740|-1987.740|    73.01%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[3]/D            |
[06/14 18:41:19    225s] |  -5.232|   -5.232|-1987.641|-1987.641|    73.03%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[3]/D            |
[06/14 18:41:20    225s] |  -5.232|   -5.232|-1986.214|-1986.214|    73.04%|   0:00:01.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_f_reg/D               |
[06/14 18:41:20    225s] |  -5.234|   -5.234|-1983.431|-1983.431|    73.05%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_f_reg/D               |
[06/14 18:41:20    225s] |  -5.234|   -5.234|-1983.385|-1983.385|    73.05%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_f_reg/D               |
[06/14 18:41:20    225s] |  -5.234|   -5.234|-1979.999|-1979.999|    73.09%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/14 18:41:20    226s] |  -5.234|   -5.234|-1979.920|-1979.920|    73.09%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/14 18:41:20    226s] |  -5.234|   -5.234|-1979.896|-1979.896|    73.09%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/14 18:41:21    226s] |  -5.234|   -5.234|-1976.359|-1976.359|    73.11%|   0:00:01.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/14 18:41:21    226s] |  -5.234|   -5.234|-1972.189|-1972.189|    73.16%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/14 18:41:21    226s] |  -5.234|   -5.234|-1968.636|-1968.636|    73.18%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
[06/14 18:41:21    227s] |  -5.234|   -5.234|-1960.912|-1960.912|    73.22%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_6_buff_reg[14 |
[06/14 18:41:21    227s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/14 18:41:22    227s] |  -5.234|   -5.234|-1948.860|-1948.860|    73.27%|   0:00:01.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[14 |
[06/14 18:41:22    227s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/14 18:41:22    227s] |  -5.234|   -5.234|-1931.351|-1931.351|    73.32%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/14 18:41:23    228s] |  -5.234|   -5.234|-1914.216|-1914.216|    73.40%|   0:00:01.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
[06/14 18:41:23    228s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/14 18:41:24    229s] |  -5.234|   -5.234|-1900.828|-1900.828|    73.46%|   0:00:01.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:41:24    229s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:25    230s] |  -5.234|   -5.234|-1887.044|-1887.044|    73.51%|   0:00:01.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:41:25    230s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:25    231s] |  -5.234|   -5.234|-1850.916|-1850.916|    73.52%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:41:26    231s] |  -5.234|   -5.234|-1843.324|-1843.324|    73.54%|   0:00:01.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:41:26    231s] |  -5.234|   -5.234|-1841.765|-1841.765|    73.55%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:41:27    232s] |  -5.234|   -5.234|-1821.359|-1821.359|    73.64%|   0:00:01.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
[06/14 18:41:28    233s] |  -5.234|   -5.234|-1807.542|-1807.542|    73.71%|   0:00:01.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/14 18:41:28    233s] |  -5.234|   -5.234|-1797.714|-1797.714|    73.79%|   0:00:00.0| 1444.8M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/14 18:41:28    234s] |  -5.234|   -5.234|-1788.951|-1788.951|    73.93%|   0:00:00.0| 1444.8M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/14 18:41:32    237s] |  -5.234|   -5.234|-1783.724|-1783.724|    74.04%|   0:00:04.0| 1502.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/14 18:41:32    238s] |  -5.234|   -5.234|-1773.755|-1773.755|    74.30%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
[06/14 18:41:33    238s] |  -5.234|   -5.234|-1767.898|-1767.898|    74.38%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
[06/14 18:41:33    238s] |  -5.234|   -5.234|-1757.964|-1757.964|    74.52%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
[06/14 18:41:33    238s] |  -5.234|   -5.234|-1756.302|-1756.302|    74.55%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
[06/14 18:41:33    238s] |  -5.234|   -5.234|-1754.249|-1754.249|    74.57%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
[06/14 18:41:33    239s] |  -5.234|   -5.234|-1754.211|-1754.211|    74.57%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
[06/14 18:41:35    241s] |  -5.234|   -5.234|-1542.471|-1542.471|    74.79%|   0:00:02.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/14 18:41:35    241s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:41:35    241s] |  -5.234|   -5.234|-1540.958|-1540.958|    74.88%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/14 18:41:35    241s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:36    241s] |  -5.234|   -5.234|-1533.404|-1533.404|    75.13%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/14 18:41:36    241s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:36    241s] |  -5.234|   -5.234|-1530.667|-1530.667|    75.17%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
[06/14 18:41:36    241s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:36    241s] |  -5.234|   -5.234|-1522.201|-1522.201|    75.45%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
[06/14 18:41:36    241s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:36    241s] |  -5.234|   -5.234|-1521.231|-1521.231|    75.47%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
[06/14 18:41:36    241s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:36    242s] |  -5.234|   -5.234|-1517.189|-1517.189|    75.56%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
[06/14 18:41:36    242s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:36    242s] |  -5.234|   -5.234|-1517.008|-1517.008|    75.60%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
[06/14 18:41:36    242s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:37    243s] |  -5.234|   -5.234|-1240.963|-1240.963|    75.80%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/14 18:41:37    243s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:38    243s] |  -5.234|   -5.234|-1134.817|-1134.817|    76.03%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/14 18:41:38    243s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:41:38    244s] |  -5.234|   -5.234|-1122.696|-1122.696|    76.23%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
[06/14 18:41:38    244s] |        |         |         |         |          |            |        |              |         | 12]/D                                              |
[06/14 18:41:40    245s] |  -5.234|   -5.234|-1113.814|-1113.814|    76.36%|   0:00:02.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/14 18:41:40    245s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:41:40    246s] |  -5.234|   -5.234|-1102.914|-1102.914|    76.55%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/14 18:41:40    246s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:41:40    246s] |  -5.234|   -5.234|-1098.399|-1098.399|    76.62%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/14 18:41:40    246s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:41    246s] |  -5.234|   -5.234|-1094.109|-1094.109|    76.69%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/14 18:41:41    246s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:41:42    247s] |  -5.234|   -5.234| -899.951| -899.951|    76.79%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/14 18:41:42    247s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:42    248s] |  -5.234|   -5.234| -889.195| -889.195|    77.11%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:41:42    248s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:43    248s] |  -5.234|   -5.234| -883.107| -883.107|    77.28%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/14 18:41:43    248s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:41:44    249s] |  -5.234|   -5.234| -859.264| -859.264|    77.52%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/14 18:41:44    249s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:41:44    250s] |  -5.234|   -5.234| -852.903| -852.903|    77.85%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/14 18:41:44    250s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:41:45    250s] |  -5.234|   -5.234| -849.696| -849.696|    77.92%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/14 18:41:45    250s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:41:46    251s] |  -5.234|   -5.234| -431.311| -431.311|    78.23%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:41:46    251s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:46    252s] |  -5.234|   -5.234| -421.650| -421.650|    78.54%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:41:46    252s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:41:46    252s] |  -5.234|   -5.234| -421.611| -421.611|    78.56%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
[06/14 18:41:46    252s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:41:48    253s] |  -5.234|   -5.234| -410.626| -410.626|    78.71%|   0:00:02.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
[06/14 18:41:48    253s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:41:49    254s] |  -5.234|   -5.234| -404.424| -404.424|    78.84%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_6_buff_reg[14 |
[06/14 18:41:49    254s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/14 18:41:49    255s] |  -5.234|   -5.234| -401.413| -401.413|    78.99%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_6_buff_reg[14 |
[06/14 18:41:49    255s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/14 18:41:49    255s] |  -5.234|   -5.234| -401.019| -401.019|    79.01%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_4_buff_reg[14 |
[06/14 18:41:49    255s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/14 18:41:52    257s] |  -5.234|   -5.234| -368.129| -368.129|    79.29%|   0:00:03.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_4_buff_reg[14 |
[06/14 18:41:52    257s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/14 18:41:52    257s] |  -5.234|   -5.234| -364.361| -364.361|    79.38%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_4_buff_reg[14 |
[06/14 18:41:52    257s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/14 18:41:53    258s] |  -5.234|   -5.234| -363.909| -363.909|    79.42%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/14 18:41:53    258s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:41:55    260s] |  -5.234|   -5.234| -332.996| -332.996|    79.66%|   0:00:02.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[14 |
[06/14 18:41:55    260s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/14 18:41:56    261s] |  -5.234|   -5.234| -330.749| -330.749|    79.82%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[14 |
[06/14 18:41:56    261s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/14 18:41:56    261s] |  -5.234|   -5.234| -330.363| -330.363|    79.85%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/14 18:41:56    261s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:41:57    262s] |  -5.234|   -5.234| -325.387| -325.387|    79.97%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/14 18:41:57    262s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:41:57    263s] |  -5.234|   -5.234| -320.103| -320.103|    80.05%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/14 18:41:57    263s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:41:58    263s] |  -5.234|   -5.234| -314.911| -314.911|    80.08%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/14 18:41:58    263s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:41:59    265s] |  -5.234|   -5.234| -311.895| -311.895|    80.13%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/14 18:41:59    265s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:42:01    267s] |  -5.234|   -5.234| -309.374| -309.374|    80.22%|   0:00:02.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/14 18:42:01    267s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:42:03    268s] |  -5.234|   -5.234| -292.720| -292.720|    80.38%|   0:00:02.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/14 18:42:03    268s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:42:03    268s] |  -5.234|   -5.234| -291.756| -291.756|    80.40%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/14 18:42:03    268s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:42:03    268s] |  -5.234|   -5.234| -290.761| -290.761|    80.41%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/14 18:42:03    268s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:42:03    269s] |  -5.234|   -5.234| -290.011| -290.011|    80.45%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/14 18:42:03    269s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:42:04    269s] |  -5.234|   -5.234| -289.934| -289.934|    80.54%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:42:04    269s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/14 18:42:06    272s] |  -5.234|   -5.234| -288.299| -288.299|    80.55%|   0:00:02.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:42:06    272s] |        |         |         |         |          |            |        |              |         | 1]/D                                               |
[06/14 18:42:08    274s] |  -5.234|   -5.234| -287.288| -287.288|    80.74%|   0:00:02.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/14 18:42:08    274s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:42:09    275s] |  -5.234|   -5.234| -283.919| -283.919|    80.79%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/14 18:42:09    275s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:42:10    276s] |  -5.234|   -5.234| -280.431| -280.431|    80.81%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/14 18:42:10    276s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:42:11    276s] |  -5.234|   -5.234| -279.863| -279.863|    80.81%|   0:00:01.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/14 18:42:11    276s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:42:14    279s] |  -5.233|   -5.233| -247.142| -247.142|    80.91%|   0:00:03.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:42:14    279s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/14 18:42:14    279s] |  -5.233|   -5.233| -245.910| -245.910|    80.92%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/14 18:42:14    279s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:42:19    284s] |  -5.233|   -5.233| -221.249| -221.249|    81.10%|   0:00:05.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/14 18:42:19    284s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:42:19    284s] |  -5.233|   -5.233| -219.489| -219.489|    81.10%|   0:00:00.0| 1502.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/14 18:42:19    284s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:42:21    286s] |  -5.233|   -5.233| -215.672| -215.672|    81.20%|   0:00:02.0| 1425.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/14 18:42:21    286s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:42:21    287s] |  -5.233|   -5.233| -214.509| -214.509|    81.25%|   0:00:00.0| 1463.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/14 18:42:21    287s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:42:22    287s] |  -5.233|   -5.233| -213.647| -213.647|    81.30%|   0:00:01.0| 1463.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/14 18:42:22    287s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:42:22    287s] |  -5.233|   -5.233| -213.430| -213.430|    81.37%|   0:00:00.0| 1463.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/14 18:42:22    287s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:42:25    290s] |  -5.233|   -5.233| -197.791| -197.791|    81.71%|   0:00:03.0| 1463.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[1 |
[06/14 18:42:25    290s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:42:26    291s] |  -5.233|   -5.233| -197.311| -197.311|    81.71%|   0:00:01.0| 1463.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[1 |
[06/14 18:42:26    291s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:42:27    292s] |  -5.233|   -5.233| -196.865| -196.865|    81.72%|   0:00:01.0| 1463.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[1 |
[06/14 18:42:27    292s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:42:27    292s] |  -5.233|   -5.233| -196.756| -196.756|    81.79%|   0:00:00.0| 1463.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[1 |
[06/14 18:42:27    292s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:42:30    295s] |  -5.233|   -5.233| -195.898| -195.898|    81.89%|   0:00:03.0| 1463.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:42:30    295s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/14 18:42:30    295s] |  -5.233|   -5.233| -195.897| -195.897|    81.89%|   0:00:00.0| 1463.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:42:30    295s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/14 18:42:32    297s] |  -5.233|   -5.233| -195.798| -195.798|    82.15%|   0:00:02.0| 1483.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/14 18:42:32    297s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:42:34    299s] |  -5.233|   -5.233| -195.794| -195.794|    82.18%|   0:00:02.0| 1483.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
[06/14 18:42:34    299s] |        |         |         |         |          |            |        |              |         | 11]/D                                              |
[06/14 18:42:34    299s] |  -5.233|   -5.233| -195.720| -195.720|    82.18%|   0:00:00.0| 1483.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
[06/14 18:42:34    299s] |        |         |         |         |          |            |        |              |         | 11]/D                                              |
[06/14 18:42:35    300s] |  -5.233|   -5.233| -195.579| -195.579|    82.19%|   0:00:01.0| 1483.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
[06/14 18:42:35    300s] |        |         |         |         |          |            |        |              |         | 11]/D                                              |
[06/14 18:42:35    300s] |  -5.233|   -5.233| -195.460| -195.460|    82.19%|   0:00:00.0| 1483.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
[06/14 18:42:35    300s] |        |         |         |         |          |            |        |              |         | 11]/D                                              |
[06/14 18:42:35    300s] |  -5.233|   -5.233| -194.790| -194.790|    82.19%|   0:00:00.0| 1483.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/14 18:42:35    300s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/14 18:42:35    300s] |  -5.233|   -5.233| -194.790| -194.790|    82.19%|   0:00:00.0| 1483.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:42:35    300s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:42:35    300s] 
[06/14 18:42:35    300s] *** Finish Core Optimize Step (cpu=0:01:25 real=0:01:26 mem=1483.0M) ***
[06/14 18:42:35    300s] 
[06/14 18:42:35    300s] *** Finished Optimize Step Cumulative (cpu=0:01:25 real=0:01:26 mem=1483.0M) ***
[06/14 18:42:35    300s] ** GigaOpt Optimizer WNS Slack -5.233 TNS Slack -194.790 Density 82.19
[06/14 18:42:35    300s] *** Starting refinePlace (0:05:01 mem=1483.0M) ***
[06/14 18:42:35    300s] Total net bbox length = 6.289e+05 (2.999e+05 3.289e+05) (ext = 2.621e+04)
[06/14 18:42:35    300s] Move report: placeLevelShifters moves 374 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:42:35    300s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1351.00, 912.60) --> (1352.40, 912.60)
[06/14 18:42:35    300s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:42:35    300s] Type 'man IMPSP-5140' for more detail.
[06/14 18:42:35    300s] **WARN: (IMPSP-315):	Found 12852 instances insts with no PG Term connections.
[06/14 18:42:35    300s] Type 'man IMPSP-315' for more detail.
[06/14 18:42:35    300s] Starting refinePlace ...
[06/14 18:42:35    300s] default core: bins with density >  0.75 = 49.6 % ( 60 / 121 )
[06/14 18:42:35    300s] Density distribution unevenness ratio = 9.405%
[06/14 18:42:35    300s]   Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:42:35    300s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1483.0MB) @(0:05:01 - 0:05:01).
[06/14 18:42:35    300s] Move report: preRPlace moves 7622 insts, mean move: 26.41 um, max move: 161.80 um
[06/14 18:42:35    300s] 	Max move on inst (t_op/FE_OCPC325_u_decoder_Q_prefilter_2): (1328.60, 1367.60) --> (1283.80, 1484.60)
[06/14 18:42:35    300s] 	Length: 8 sites, height: 1 rows, site name: standard, cell type: BUF15
[06/14 18:42:35    300s] wireLenOptFixPriorityInst 0 inst fixed
[06/14 18:42:35    301s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:42:35    301s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1483.0MB) @(0:05:01 - 0:05:01).
[06/14 18:42:35    301s] Move report: Detail placement moves 7415 insts, mean move: 27.09 um, max move: 161.80 um
[06/14 18:42:35    301s] 	Max move on inst (t_op/FE_OCPC325_u_decoder_Q_prefilter_2): (1328.60, 1367.60) --> (1283.80, 1484.60)
[06/14 18:42:35    301s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1483.0MB
[06/14 18:42:35    301s] Statistics of distance of Instance movement in refine placement:
[06/14 18:42:35    301s]   maximum (X+Y) =       161.80 um
[06/14 18:42:35    301s]   inst (t_op/FE_OCPC325_u_decoder_Q_prefilter_2) with max move: (1328.6, 1367.6) -> (1283.8, 1484.6)
[06/14 18:42:35    301s]   mean    (X+Y) =        27.09 um
[06/14 18:42:35    301s] Total instances flipped for legalization: 3
[06/14 18:42:35    301s] Summary Report:
[06/14 18:42:35    301s] Instances move: 7415 (out of 12602 movable)
[06/14 18:42:35    301s] Instances flipped: 3
[06/14 18:42:35    301s] Mean displacement: 27.09 um
[06/14 18:42:35    301s] Max displacement: 161.80 um (Instance: t_op/FE_OCPC325_u_decoder_Q_prefilter_2) (1328.6, 1367.6) -> (1283.8, 1484.6)
[06/14 18:42:35    301s] 	Length: 8 sites, height: 1 rows, site name: standard, cell type: BUF15
[06/14 18:42:35    301s] Total instances moved : 7415
[06/14 18:42:35    301s] Total net bbox length = 7.338e+05 (3.579e+05 3.759e+05) (ext = 2.620e+04)
[06/14 18:42:35    301s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1483.0MB
[06/14 18:42:35    301s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1483.0MB) @(0:05:01 - 0:05:01).
[06/14 18:42:35    301s] *** Finished refinePlace (0:05:01 mem=1483.0M) ***
[06/14 18:42:35    301s] *** maximum move = 161.80 um ***
[06/14 18:42:35    301s] *** Finished re-routing un-routed nets (1483.0M) ***
[06/14 18:42:36    301s] 
[06/14 18:42:36    301s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1483.0M) ***
[06/14 18:42:36    301s] ** GigaOpt Optimizer WNS Slack -5.233 TNS Slack -206.584 Density 82.25
[06/14 18:42:36    301s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:42:36    301s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:42:36    301s] **** End NDR-Layer Usage Statistics ****
[06/14 18:42:36    301s] 
[06/14 18:42:36    301s] *** Finish pre-CTS Setup Fixing (cpu=0:01:26 real=0:01:27 mem=1483.0M) ***
[06/14 18:42:36    301s] 
[06/14 18:42:36    301s] End: GigaOpt Optimization in TNS mode
[06/14 18:42:36    301s] Info: 44 io nets excluded
[06/14 18:42:36    301s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:42:36    301s] ### Creating LA Mngr. totSessionCpu=0:05:01 mem=1270.9M
[06/14 18:42:36    301s] ### Creating LA Mngr, finished. totSessionCpu=0:05:01 mem=1270.9M
[06/14 18:42:36    301s] Begin: Area Reclaim Optimization
[06/14 18:42:36    301s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:42:36    301s] ### Creating PhyDesignMc. totSessionCpu=0:05:01 mem=1404.5M
[06/14 18:42:36    301s] #spOpts: N=250 
[06/14 18:42:36    301s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:02 mem=1404.5M
[06/14 18:42:36    301s] 
[06/14 18:42:36    301s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/14 18:42:36    301s] ### Creating LA Mngr. totSessionCpu=0:05:02 mem=1404.5M
[06/14 18:42:36    301s] ### Creating LA Mngr, finished. totSessionCpu=0:05:02 mem=1404.5M
[06/14 18:42:36    301s] Reclaim Optimization WNS Slack -5.233  TNS Slack -206.584 Density 82.25
[06/14 18:42:36    301s] +----------+---------+--------+--------+------------+--------+
[06/14 18:42:36    301s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/14 18:42:36    301s] +----------+---------+--------+--------+------------+--------+
[06/14 18:42:36    301s] |    82.25%|        -|  -5.233|-206.584|   0:00:00.0| 1404.5M|
[06/14 18:42:36    301s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/14 18:42:36    301s] |    82.25%|        0|  -5.233|-206.584|   0:00:00.0| 1404.5M|
[06/14 18:42:37    303s] |    81.31%|      290|  -5.233|-204.350|   0:00:01.0| 1406.8M|
[06/14 18:42:37    303s] |    81.29%|       10|  -5.233|-204.510|   0:00:00.0| 1406.8M|
[06/14 18:42:40    306s] |    79.62%|      771|  -5.205|-199.242|   0:00:03.0| 1425.8M|
[06/14 18:42:41    306s] |    79.52%|       52|  -5.205|-199.191|   0:00:01.0| 1425.8M|
[06/14 18:42:41    306s] |    79.51%|        7|  -5.205|-199.191|   0:00:00.0| 1425.8M|
[06/14 18:42:41    306s] |    79.51%|        0|  -5.205|-199.191|   0:00:00.0| 1425.8M|
[06/14 18:42:41    306s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/14 18:42:41    306s] |    79.51%|        0|  -5.205|-199.191|   0:00:00.0| 1425.8M|
[06/14 18:42:41    306s] +----------+---------+--------+--------+------------+--------+
[06/14 18:42:41    306s] Reclaim Optimization End WNS Slack -5.205  TNS Slack -199.191 Density 79.51
[06/14 18:42:41    306s] 
[06/14 18:42:41    306s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 446 Resize = 785 **
[06/14 18:42:41    306s] --------------------------------------------------------------
[06/14 18:42:41    306s] |                                   | Total     | Sequential |
[06/14 18:42:41    306s] --------------------------------------------------------------
[06/14 18:42:41    306s] | Num insts resized                 |     752  |       0    |
[06/14 18:42:41    306s] | Num insts undone                  |      44  |       0    |
[06/14 18:42:41    306s] | Num insts Downsized               |     752  |       0    |
[06/14 18:42:41    306s] | Num insts Samesized               |       0  |       0    |
[06/14 18:42:41    306s] | Num insts Upsized                 |       0  |       0    |
[06/14 18:42:41    306s] | Num multiple commits+uncommits    |      35  |       -    |
[06/14 18:42:41    306s] --------------------------------------------------------------
[06/14 18:42:41    306s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:42:41    306s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:42:41    306s] **** End NDR-Layer Usage Statistics ****
[06/14 18:42:41    306s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.2) (real = 0:00:05.0) **
[06/14 18:42:41    306s] *** Starting refinePlace (0:05:07 mem=1425.8M) ***
[06/14 18:42:41    306s] Total net bbox length = 7.164e+05 (3.482e+05 3.681e+05) (ext = 2.620e+04)
[06/14 18:42:41    306s] Move report: placeLevelShifters moves 374 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:42:41    306s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1351.00, 912.60) --> (1352.40, 912.60)
[06/14 18:42:41    306s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:42:41    306s] Type 'man IMPSP-5140' for more detail.
[06/14 18:42:41    306s] **WARN: (IMPSP-315):	Found 12398 instances insts with no PG Term connections.
[06/14 18:42:41    306s] Type 'man IMPSP-315' for more detail.
[06/14 18:42:41    306s] Starting refinePlace ...
[06/14 18:42:41    306s] Move report: legalization moves 374 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:42:41    306s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1352.40, 912.60) --> (1351.00, 912.60)
[06/14 18:42:41    306s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1425.8MB) @(0:05:07 - 0:05:07).
[06/14 18:42:41    306s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:42:41    306s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1425.8MB
[06/14 18:42:41    306s] Statistics of distance of Instance movement in refine placement:
[06/14 18:42:41    306s]   maximum (X+Y) =         0.00 um
[06/14 18:42:41    306s]   mean    (X+Y) =         0.00 um
[06/14 18:42:41    306s] Summary Report:
[06/14 18:42:41    306s] Instances move: 0 (out of 12148 movable)
[06/14 18:42:41    306s] Instances flipped: 0
[06/14 18:42:41    306s] Mean displacement: 0.00 um
[06/14 18:42:41    306s] Max displacement: 0.00 um 
[06/14 18:42:41    306s] Total instances moved : 0
[06/14 18:42:41    306s] Total net bbox length = 7.164e+05 (3.482e+05 3.681e+05) (ext = 2.620e+04)
[06/14 18:42:41    306s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1425.8MB
[06/14 18:42:41    306s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1425.8MB) @(0:05:07 - 0:05:07).
[06/14 18:42:41    306s] *** Finished refinePlace (0:05:07 mem=1425.8M) ***
[06/14 18:42:41    306s] *** maximum move = 0.00 um ***
[06/14 18:42:41    306s] *** Finished re-routing un-routed nets (1425.8M) ***
[06/14 18:42:41    306s] 
[06/14 18:42:41    306s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1425.8M) ***
[06/14 18:42:41    306s] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:05, mem=1273.21M, totSessionCpu=0:05:07).
[06/14 18:42:41    307s] ### Creating LA Mngr. totSessionCpu=0:05:07 mem=1273.2M
[06/14 18:42:41    307s] ### Creating LA Mngr, finished. totSessionCpu=0:05:07 mem=1273.2M
[06/14 18:42:41    307s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/14 18:42:41    307s] [PSP]     Started earlyGlobalRoute kernel
[06/14 18:42:41    307s] [PSP]     Initial Peak syMemory usage = 1273.2 MB
[06/14 18:42:41    307s] (I)       Reading DB...
[06/14 18:42:41    307s] (I)       before initializing RouteDB syMemory usage = 1278.7 MB
[06/14 18:42:41    307s] (I)       congestionReportName   : 
[06/14 18:42:41    307s] (I)       layerRangeFor2DCongestion : 
[06/14 18:42:41    307s] (I)       buildTerm2TermWires    : 1
[06/14 18:42:41    307s] (I)       doTrackAssignment      : 1
[06/14 18:42:41    307s] (I)       dumpBookshelfFiles     : 0
[06/14 18:42:41    307s] (I)       numThreads             : 1
[06/14 18:42:41    307s] (I)       bufferingAwareRouting  : false
[06/14 18:42:41    307s] [NR-eGR] honorMsvRouteConstraint: false
[06/14 18:42:41    307s] (I)       honorPin               : false
[06/14 18:42:41    307s] (I)       honorPinGuide          : true
[06/14 18:42:41    307s] (I)       honorPartition         : false
[06/14 18:42:41    307s] (I)       allowPartitionCrossover: false
[06/14 18:42:41    307s] (I)       honorSingleEntry       : true
[06/14 18:42:41    307s] (I)       honorSingleEntryStrong : true
[06/14 18:42:41    307s] (I)       handleViaSpacingRule   : false
[06/14 18:42:41    307s] (I)       handleEolSpacingRule   : false
[06/14 18:42:41    307s] (I)       PDConstraint           : none
[06/14 18:42:41    307s] (I)       expBetterNDRHandling   : false
[06/14 18:42:41    307s] [NR-eGR] honorClockSpecNDR      : 0
[06/14 18:42:41    307s] (I)       routingEffortLevel     : 3
[06/14 18:42:41    307s] (I)       effortLevel            : standard
[06/14 18:42:41    307s] [NR-eGR] minRouteLayer          : 1
[06/14 18:42:41    307s] [NR-eGR] maxRouteLayer          : 4
[06/14 18:42:41    307s] (I)       relaxedTopLayerCeiling : 127
[06/14 18:42:41    307s] (I)       relaxedBottomLayerFloor: 2
[06/14 18:42:41    307s] (I)       numRowsPerGCell        : 1
[06/14 18:42:41    307s] (I)       speedUpLargeDesign     : 0
[06/14 18:42:41    307s] (I)       multiThreadingTA       : 1
[06/14 18:42:41    307s] (I)       blkAwareLayerSwitching : 1
[06/14 18:42:41    307s] (I)       optimizationMode       : false
[06/14 18:42:41    307s] (I)       routeSecondPG          : false
[06/14 18:42:41    307s] (I)       scenicRatioForLayerRelax: 0.00
[06/14 18:42:41    307s] (I)       detourLimitForLayerRelax: 0.00
[06/14 18:42:41    307s] (I)       punchThroughDistance   : 500.00
[06/14 18:42:41    307s] (I)       scenicBound            : 1.15
[06/14 18:42:41    307s] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 18:42:41    307s] (I)       source-to-sink ratio   : 0.00
[06/14 18:42:41    307s] (I)       targetCongestionRatioH : 1.00
[06/14 18:42:41    307s] (I)       targetCongestionRatioV : 1.00
[06/14 18:42:41    307s] (I)       layerCongestionRatio   : 0.70
[06/14 18:42:41    307s] (I)       m1CongestionRatio      : 0.10
[06/14 18:42:41    307s] (I)       m2m3CongestionRatio    : 0.70
[06/14 18:42:41    307s] (I)       localRouteEffort       : 1.00
[06/14 18:42:41    307s] (I)       numSitesBlockedByOneVia: 8.00
[06/14 18:42:41    307s] (I)       supplyScaleFactorH     : 1.00
[06/14 18:42:41    307s] (I)       supplyScaleFactorV     : 1.00
[06/14 18:42:41    307s] (I)       highlight3DOverflowFactor: 0.00
[06/14 18:42:41    307s] (I)       doubleCutViaModelingRatio: 0.00
[06/14 18:42:41    307s] (I)       routeVias              : 
[06/14 18:42:41    307s] (I)       readTROption           : true
[06/14 18:42:41    307s] (I)       extraSpacingFactor     : 1.00
[06/14 18:42:41    307s] [NR-eGR] numTracksPerClockWire  : 0
[06/14 18:42:41    307s] (I)       routeSelectedNetsOnly  : false
[06/14 18:42:41    307s] (I)       clkNetUseMaxDemand     : false
[06/14 18:42:41    307s] (I)       extraDemandForClocks   : 0
[06/14 18:42:41    307s] (I)       steinerRemoveLayers    : false
[06/14 18:42:41    307s] (I)       demoteLayerScenicScale : 1.00
[06/14 18:42:41    307s] (I)       nonpreferLayerCostScale : 100.00
[06/14 18:42:41    307s] (I)       similarTopologyRoutingFast : false
[06/14 18:42:41    307s] (I)       spanningTreeRefinement : false
[06/14 18:42:41    307s] (I)       spanningTreeRefinementAlpha : 0.50
[06/14 18:42:41    307s] (I)       starting read tracks
[06/14 18:42:41    307s] (I)       build grid graph
[06/14 18:42:41    307s] (I)       build grid graph start
[06/14 18:42:41    307s] [NR-eGR] Layer1 has single uniform track structure
[06/14 18:42:41    307s] [NR-eGR] Layer2 has single uniform track structure
[06/14 18:42:41    307s] [NR-eGR] Layer3 has single uniform track structure
[06/14 18:42:41    307s] [NR-eGR] Layer4 has single uniform track structure
[06/14 18:42:41    307s] (I)       build grid graph end
[06/14 18:42:41    307s] (I)       numViaLayers=4
[06/14 18:42:41    307s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:42:41    307s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:42:41    307s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:42:41    307s] (I)       end build via table
[06/14 18:42:41    307s] [NR-eGR] numRoutingBlks=0 numInstBlks=79969 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 18:42:41    307s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 18:42:41    307s] (I)       readDataFromPlaceDB
[06/14 18:42:41    307s] (I)       Read net information..
[06/14 18:42:41    307s] [NR-eGR] Read numTotalNets=12731  numIgnoredNets=0
[06/14 18:42:41    307s] (I)       Read testcase time = 0.000 seconds
[06/14 18:42:41    307s] 
[06/14 18:42:41    307s] (I)       read default dcut vias
[06/14 18:42:41    307s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:42:41    307s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:42:41    307s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:42:41    307s] (I)       build grid graph start
[06/14 18:42:41    307s] (I)       build grid graph end
[06/14 18:42:41    307s] (I)       Model blockage into capacity
[06/14 18:42:41    307s] (I)       Read numBlocks=716774  numPreroutedWires=0  numCapScreens=0
[06/14 18:42:41    307s] (I)       blocked area on Layer1 : 40832561711875  (997.24%)
[06/14 18:42:41    307s] (I)       blocked area on Layer2 : 3343475960000  (81.66%)
[06/14 18:42:41    307s] (I)       blocked area on Layer3 : 3658586360000  (89.35%)
[06/14 18:42:41    307s] (I)       blocked area on Layer4 : 1820653120000  (44.47%)
[06/14 18:42:41    307s] (I)       Modeling time = 0.040 seconds
[06/14 18:42:41    307s] 
[06/14 18:42:41    307s] (I)       Number of ignored nets = 0
[06/14 18:42:41    307s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:42:41    307s] (I)       Number of clock nets = 2.  Ignored: No
[06/14 18:42:41    307s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:42:41    307s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:42:41    307s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:42:41    307s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:42:41    307s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:42:41    307s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:42:41    307s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:42:41    307s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/14 18:42:41    307s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1316.2 MB
[06/14 18:42:41    307s] (I)       Ndr track 0 does not exist
[06/14 18:42:41    307s] (I)       Layer1  viaCost=200.00
[06/14 18:42:41    307s] (I)       Layer2  viaCost=100.00
[06/14 18:42:41    307s] (I)       Layer3  viaCost=200.00
[06/14 18:42:41    307s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:42:41    307s] (I)       routing area        :  (0, 0) - (2027000, 2020000)
[06/14 18:42:41    307s] (I)       core area           :  (341600, 340600) - (1686600, 1679600)
[06/14 18:42:41    307s] (I)       Site Width          :  1400  (dbu)
[06/14 18:42:41    307s] (I)       Row Height          : 13000  (dbu)
[06/14 18:42:41    307s] (I)       GCell Width         : 13000  (dbu)
[06/14 18:42:41    307s] (I)       GCell Height        : 13000  (dbu)
[06/14 18:42:41    307s] (I)       grid                :   156   156     4
[06/14 18:42:41    307s] (I)       vertical capacity   :     0 13000     0 13000
[06/14 18:42:41    307s] (I)       horizontal capacity : 13000     0 13000     0
[06/14 18:42:41    307s] (I)       Default wire width  :   500   600   600   600
[06/14 18:42:41    307s] (I)       Default wire space  :   450   500   500   600
[06/14 18:42:41    307s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/14 18:42:41    307s] (I)       First Track Coord   :  1300   700  1300   700
[06/14 18:42:41    307s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/14 18:42:41    307s] (I)       Total num of tracks :  1553  1448  1553  1448
[06/14 18:42:41    307s] (I)       Num of masks        :     1     1     1     1
[06/14 18:42:41    307s] (I)       Num of trim masks   :     0     0     0     0
[06/14 18:42:41    307s] (I)       --------------------------------------------------------
[06/14 18:42:41    307s] 
[06/14 18:42:41    307s] [NR-eGR] ============ Routing rule table ============
[06/14 18:42:41    307s] [NR-eGR] Rule id 0. Nets 12687 
[06/14 18:42:41    307s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 18:42:41    307s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/14 18:42:41    307s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:42:41    307s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:42:41    307s] [NR-eGR] ========================================
[06/14 18:42:41    307s] [NR-eGR] 
[06/14 18:42:41    307s] (I)       After initializing earlyGlobalRoute syMemory usage = 1316.2 MB
[06/14 18:42:41    307s] (I)       Loading and dumping file time : 0.12 seconds
[06/14 18:42:41    307s] (I)       ============= Initialization =============
[06/14 18:42:41    307s] (I)       totalPins=40636  totalGlobalPin=37392 (92.02%)
[06/14 18:42:41    307s] (I)       total 2D Cap : 453596 = (185580 H, 268016 V)
[06/14 18:42:41    307s] [NR-eGR] Layer group 1: route 12687 net(s) in layer range [1, 4]
[06/14 18:42:41    307s] (I)       ============  Phase 1a Route ============
[06/14 18:42:41    307s] (I)       Phase 1a runs 0.01 seconds
[06/14 18:42:41    307s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/14 18:42:41    307s] (I)       Usage: 66861 = (32935 H, 33926 V) = (17.75% H, 12.66% V) = (4.282e+05um H, 4.410e+05um V)
[06/14 18:42:41    307s] (I)       
[06/14 18:42:41    307s] (I)       ============  Phase 1b Route ============
[06/14 18:42:41    307s] (I)       Phase 1b runs 0.00 seconds
[06/14 18:42:41    307s] (I)       Usage: 66867 = (32937 H, 33930 V) = (17.75% H, 12.66% V) = (4.282e+05um H, 4.411e+05um V)
[06/14 18:42:41    307s] (I)       
[06/14 18:42:41    307s] (I)       earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.00% V. EstWL: 8.692710e+05um
[06/14 18:42:41    307s] (I)       ============  Phase 1c Route ============
[06/14 18:42:41    307s] (I)       Level2 Grid: 32 x 32
[06/14 18:42:41    307s] (I)       Phase 1c runs 0.00 seconds
[06/14 18:42:41    307s] (I)       Usage: 66867 = (32937 H, 33930 V) = (17.75% H, 12.66% V) = (4.282e+05um H, 4.411e+05um V)
[06/14 18:42:41    307s] (I)       
[06/14 18:42:41    307s] (I)       ============  Phase 1d Route ============
[06/14 18:42:41    307s] (I)       Phase 1d runs 0.00 seconds
[06/14 18:42:41    307s] (I)       Usage: 66882 = (32940 H, 33942 V) = (17.75% H, 12.66% V) = (4.282e+05um H, 4.412e+05um V)
[06/14 18:42:41    307s] (I)       
[06/14 18:42:41    307s] (I)       ============  Phase 1e Route ============
[06/14 18:42:41    307s] (I)       Phase 1e runs 0.00 seconds
[06/14 18:42:41    307s] (I)       Usage: 66886 = (32940 H, 33946 V) = (17.75% H, 12.67% V) = (4.282e+05um H, 4.413e+05um V)
[06/14 18:42:41    307s] (I)       
[06/14 18:42:41    307s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 8.695180e+05um
[06/14 18:42:41    307s] [NR-eGR] 
[06/14 18:42:41    307s] (I)       ============  Phase 1l Route ============
[06/14 18:42:41    307s] (I)       Phase 1l runs 0.01 seconds
[06/14 18:42:41    307s] (I)       
[06/14 18:42:41    307s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/14 18:42:41    307s] [NR-eGR]                OverCon         OverCon         OverCon            
[06/14 18:42:41    307s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[06/14 18:42:41    307s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[06/14 18:42:41    307s] [NR-eGR] ------------------------------------------------------------------
[06/14 18:42:41    307s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:42:41    307s] [NR-eGR] Layer2      67( 0.44%)       3( 0.02%)       1( 0.01%)   ( 0.46%) 
[06/14 18:42:41    307s] [NR-eGR] Layer3       4( 0.03%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[06/14 18:42:41    307s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:42:41    307s] [NR-eGR] ------------------------------------------------------------------
[06/14 18:42:41    307s] [NR-eGR] Total       71( 0.14%)       3( 0.01%)       1( 0.00%)   ( 0.14%) 
[06/14 18:42:41    307s] [NR-eGR] 
[06/14 18:42:41    307s] (I)       Total Global Routing Runtime: 0.05 seconds
[06/14 18:42:41    307s] (I)       total 2D Cap : 454765 = (186282 H, 268483 V)
[06/14 18:42:41    307s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.03% V
[06/14 18:42:41    307s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.05% V
[06/14 18:42:41    307s] (I)       ============= track Assignment ============
[06/14 18:42:41    307s] (I)       extract Global 3D Wires
[06/14 18:42:41    307s] (I)       Extract Global WL : time=0.00
[06/14 18:42:41    307s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/14 18:42:41    307s] (I)       Initialization real time=0.00 seconds
[06/14 18:42:41    307s] (I)       Run Multi-thread track assignment
[06/14 18:42:41    307s] (I)       merging nets...
[06/14 18:42:41    307s] (I)       merging nets done
[06/14 18:42:42    307s] (I)       Kernel real time=0.10 seconds
[06/14 18:42:42    307s] (I)       End Greedy Track Assignment
[06/14 18:42:42    307s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:42:42    307s] [NR-eGR] Layer1(MET1)(H) length: 8.847663e+04um, number of vias: 39815
[06/14 18:42:42    307s] [NR-eGR] Layer2(MET2)(V) length: 4.158243e+05um, number of vias: 27669
[06/14 18:42:42    307s] [NR-eGR] Layer3(MET3)(H) length: 3.647835e+05um, number of vias: 1589
[06/14 18:42:42    307s] [NR-eGR] Layer4(MET4)(V) length: 4.970030e+04um, number of vias: 0
[06/14 18:42:42    307s] [NR-eGR] Total length: 9.187847e+05um, number of vias: 69073
[06/14 18:42:42    307s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:42:42    307s] [NR-eGR] Total clock nets wire length: 4.883578e+04um 
[06/14 18:42:42    307s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:42:42    307s] [NR-eGR] End Peak syMemory usage = 1251.1 MB
[06/14 18:42:42    307s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.38 seconds
[06/14 18:42:42    307s] Extraction called for design 'top_io' of instances=12398 and nets=13171 using extraction engine 'preRoute' .
[06/14 18:42:42    307s] PreRoute RC Extraction called for design top_io.
[06/14 18:42:42    307s] RC Extraction called in multi-corner(2) mode.
[06/14 18:42:42    307s] RCMode: PreRoute
[06/14 18:42:42    307s]       RC Corner Indexes            0       1   
[06/14 18:42:42    307s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 18:42:42    307s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 18:42:42    307s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 18:42:42    307s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 18:42:42    307s] Shrink Factor                : 1.00000
[06/14 18:42:42    307s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 18:42:42    307s] Using capacitance table file ...
[06/14 18:42:42    307s] Updating RC grid for preRoute extraction ...
[06/14 18:42:42    307s] Initializing multi-corner capacitance tables ... 
[06/14 18:42:42    307s] Initializing multi-corner resistance tables ...
[06/14 18:42:42    307s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1249.039M)
[06/14 18:42:42    307s] Compute RC Scale Done ...
[06/14 18:42:42    307s] [hotspot] +------------+---------------+---------------+
[06/14 18:42:42    307s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:42:42    307s] [hotspot] +------------+---------------+---------------+
[06/14 18:42:42    307s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:42:42    307s] [hotspot] +------------+---------------+---------------+
[06/14 18:42:42    307s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:42:42    307s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:42:42    307s] #################################################################################
[06/14 18:42:42    307s] # Design Stage: PreRoute
[06/14 18:42:42    307s] # Design Name: top_io
[06/14 18:42:42    307s] # Design Mode: 250nm
[06/14 18:42:42    307s] # Analysis Mode: MMMC Non-OCV 
[06/14 18:42:42    307s] # Parasitics Mode: No SPEF/RCDB
[06/14 18:42:42    307s] # Signoff Settings: SI Off 
[06/14 18:42:42    307s] #################################################################################
[06/14 18:42:42    307s] AAE_INFO: 1 threads acquired from CTE.
[06/14 18:42:42    307s] Calculate delays in BcWc mode...
[06/14 18:42:42    307s] Topological Sorting (REAL = 0:00:00.0, MEM = 1318.4M, InitMEM = 1318.4M)
[06/14 18:42:42    307s] Start delay calculation (fullDC) (1 T). (MEM=1318.41)
[06/14 18:42:42    308s] End AAE Lib Interpolated Model. (MEM=1318.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:42:44    309s] Total number of fetched objects 14563
[06/14 18:42:44    309s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:42:44    309s] End delay calculation. (MEM=1305.68 CPU=0:00:01.3 REAL=0:00:02.0)
[06/14 18:42:44    309s] End delay calculation (fullDC). (MEM=1305.68 CPU=0:00:01.5 REAL=0:00:02.0)
[06/14 18:42:44    309s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1305.7M) ***
[06/14 18:42:44    309s] Begin: GigaOpt postEco DRV Optimization
[06/14 18:42:44    309s] Info: 44 io nets excluded
[06/14 18:42:44    309s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:42:44    309s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:42:44    309s] ### Creating PhyDesignMc. totSessionCpu=0:05:10 mem=1305.7M
[06/14 18:42:44    309s] #spOpts: N=250 
[06/14 18:42:44    309s] Core basic site is standard
[06/14 18:42:44    309s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:42:44    309s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:10 mem=1305.7M
[06/14 18:42:44    309s] 
[06/14 18:42:44    309s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/14 18:42:44    309s] ### Creating LA Mngr. totSessionCpu=0:05:10 mem=1305.7M
[06/14 18:42:44    309s] ### Creating LA Mngr, finished. totSessionCpu=0:05:10 mem=1305.7M
[06/14 18:42:45    310s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:42:45    310s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/14 18:42:45    310s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:42:45    310s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/14 18:42:45    310s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:42:45    310s] Info: violation cost 22.320311 (cap = 0.000000, tran = 22.320311, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:42:45    311s] |    48|   499|    -1.45|     0|     0|     0.00|     0|     0|     0|     0|    -5.63|  -331.65|       0|       0|       0|  79.51|          |         |
[06/14 18:42:46    312s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:42:46    312s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.63|  -324.73|      22|       4|      25|  79.62| 0:00:01.0|  1416.3M|
[06/14 18:42:46    312s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:42:46    312s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.63|  -324.73|       0|       0|       0|  79.62| 0:00:00.0|  1416.3M|
[06/14 18:42:46    312s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:42:46    312s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:42:46    312s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:42:46    312s] **** End NDR-Layer Usage Statistics ****
[06/14 18:42:46    312s] 
[06/14 18:42:46    312s] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1416.3M) ***
[06/14 18:42:46    312s] 
[06/14 18:42:46    312s] *** Starting refinePlace (0:05:12 mem=1432.3M) ***
[06/14 18:42:46    312s] Total net bbox length = 7.180e+05 (3.493e+05 3.687e+05) (ext = 2.620e+04)
[06/14 18:42:46    312s] Move report: placeLevelShifters moves 374 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:42:46    312s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1351.00, 912.60) --> (1352.40, 912.60)
[06/14 18:42:46    312s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:42:46    312s] Type 'man IMPSP-5140' for more detail.
[06/14 18:42:46    312s] **WARN: (IMPSP-315):	Found 12424 instances insts with no PG Term connections.
[06/14 18:42:46    312s] Type 'man IMPSP-315' for more detail.
[06/14 18:42:46    312s] Starting refinePlace ...
[06/14 18:42:46    312s] Move report: legalization moves 384 insts, mean move: 1.73 um, max move: 40.00 um
[06/14 18:42:46    312s] 	Max move on inst (t_op/U1611): (1225.00, 1432.60) --> (1239.00, 1406.60)
[06/14 18:42:46    312s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1432.3MB) @(0:05:12 - 0:05:12).
[06/14 18:42:46    312s] Move report: Detail placement moves 10 insts, mean move: 13.96 um, max move: 40.00 um
[06/14 18:42:46    312s] 	Max move on inst (t_op/U1611): (1225.00, 1432.60) --> (1239.00, 1406.60)
[06/14 18:42:46    312s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1432.3MB
[06/14 18:42:47    312s] Statistics of distance of Instance movement in refine placement:
[06/14 18:42:47    312s]   maximum (X+Y) =        40.00 um
[06/14 18:42:47    312s]   inst (t_op/U1611) with max move: (1225, 1432.6) -> (1239, 1406.6)
[06/14 18:42:47    312s]   mean    (X+Y) =        13.96 um
[06/14 18:42:47    312s] Summary Report:
[06/14 18:42:47    312s] Instances move: 10 (out of 12174 movable)
[06/14 18:42:47    312s] Instances flipped: 0
[06/14 18:42:47    312s] Mean displacement: 13.96 um
[06/14 18:42:47    312s] Max displacement: 40.00 um (Instance: t_op/U1611) (1225, 1432.6) -> (1239, 1406.6)
[06/14 18:42:47    312s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/14 18:42:47    312s] Total instances moved : 10
[06/14 18:42:47    312s] Total net bbox length = 7.180e+05 (3.493e+05 3.687e+05) (ext = 2.620e+04)
[06/14 18:42:47    312s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1432.3MB
[06/14 18:42:47    312s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1432.3MB) @(0:05:12 - 0:05:12).
[06/14 18:42:47    312s] *** Finished refinePlace (0:05:12 mem=1432.3M) ***
[06/14 18:42:47    312s] *** maximum move = 40.00 um ***
[06/14 18:42:47    312s] *** Finished re-routing un-routed nets (1432.3M) ***
[06/14 18:42:47    312s] 
[06/14 18:42:47    312s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1432.3M) ***
[06/14 18:42:47    312s] End: GigaOpt postEco DRV Optimization
[06/14 18:42:47    312s] GigaOpt: WNS changes after routing: -3.927 -> -4.165 (bump = 0.238)
[06/14 18:42:47    312s] Begin: GigaOpt postEco optimization
[06/14 18:42:47    312s] Info: 44 io nets excluded
[06/14 18:42:47    312s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:42:47    312s] PhyDesignGrid: maxLocalDensity 1.00
[06/14 18:42:47    312s] ### Creating PhyDesignMc. totSessionCpu=0:05:12 mem=1413.3M
[06/14 18:42:47    312s] #spOpts: N=250 
[06/14 18:42:47    312s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:13 mem=1413.3M
[06/14 18:42:47    312s] 
[06/14 18:42:47    312s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/14 18:42:47    312s] ### Creating LA Mngr. totSessionCpu=0:05:13 mem=1413.3M
[06/14 18:42:47    312s] ### Creating LA Mngr, finished. totSessionCpu=0:05:13 mem=1413.3M
[06/14 18:42:50    315s] *info: 44 io nets excluded
[06/14 18:42:50    315s] *info: 2 clock nets excluded
[06/14 18:42:50    315s] *info: 7 special nets excluded.
[06/14 18:42:50    315s] *info: 436 no-driver nets excluded.
[06/14 18:42:51    316s] PathGroup :  in2out  TargetSlack : 0 
[06/14 18:42:51    316s] PathGroup :  in2reg  TargetSlack : 0 
[06/14 18:42:51    316s] PathGroup :  my_path  TargetSlack : 0 
[06/14 18:42:51    316s] PathGroup :  reg2out  TargetSlack : 0 
[06/14 18:42:51    316s] PathGroup :  reg2reg  TargetSlack : 0 
[06/14 18:42:51    316s] ** GigaOpt Optimizer WNS Slack -5.631 TNS Slack -324.728 Density 79.64
[06/14 18:42:51    316s] Optimizer WNS Pass 0
[06/14 18:42:51    316s] Active Path Group: in2reg reg2reg  
[06/14 18:42:51    316s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:42:51    316s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:42:51    316s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:42:51    316s] |  -5.631|   -5.631|-324.728| -324.728|    79.64%|   0:00:00.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:43:01    327s] |  -5.504|   -5.504|-325.031| -325.031|    79.64%|   0:00:10.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:43:01    327s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:43:01    327s] 
[06/14 18:43:01    327s] *** Finish Core Optimize Step (cpu=0:00:10.5 real=0:00:10.0 mem=1432.3M) ***
[06/14 18:43:01    327s] Active Path Group: in2reg  
[06/14 18:43:01    327s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:43:01    327s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:43:01    327s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:43:01    327s] |  -2.700|   -5.504| -23.072| -325.031|    79.64%|   0:00:00.0| 1432.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/14 18:43:03    329s] |  -2.699|   -5.504| -23.191| -325.096|    79.64%|   0:00:02.0| 1432.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[1]/D                    |
[06/14 18:43:03    329s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:43:03    329s] 
[06/14 18:43:03    329s] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=1432.3M) ***
[06/14 18:43:03    329s] 
[06/14 18:43:03    329s] *** Finished Optimize Step Cumulative (cpu=0:00:12.6 real=0:00:12.0 mem=1432.3M) ***
[06/14 18:43:03    329s] ** GigaOpt Optimizer WNS Slack -5.504 TNS Slack -325.096 Density 79.64
[06/14 18:43:03    329s] *** Starting refinePlace (0:05:29 mem=1432.3M) ***
[06/14 18:43:03    329s] Total net bbox length = 7.191e+05 (3.497e+05 3.694e+05) (ext = 2.620e+04)
[06/14 18:43:04    329s] Move report: placeLevelShifters moves 374 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:43:04    329s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1351.00, 912.60) --> (1352.40, 912.60)
[06/14 18:43:04    329s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:43:04    329s] Type 'man IMPSP-5140' for more detail.
[06/14 18:43:04    329s] **WARN: (IMPSP-315):	Found 12429 instances insts with no PG Term connections.
[06/14 18:43:04    329s] Type 'man IMPSP-315' for more detail.
[06/14 18:43:04    329s] Starting refinePlace ...
[06/14 18:43:04    329s] Move report: legalization moves 374 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:43:04    329s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1352.40, 912.60) --> (1351.00, 912.60)
[06/14 18:43:04    329s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1432.3MB) @(0:05:29 - 0:05:29).
[06/14 18:43:04    329s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:43:04    329s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1432.3MB
[06/14 18:43:04    329s] Statistics of distance of Instance movement in refine placement:
[06/14 18:43:04    329s]   maximum (X+Y) =         0.00 um
[06/14 18:43:04    329s]   mean    (X+Y) =         0.00 um
[06/14 18:43:04    329s] Summary Report:
[06/14 18:43:04    329s] Instances move: 0 (out of 12179 movable)
[06/14 18:43:04    329s] Instances flipped: 0
[06/14 18:43:04    329s] Mean displacement: 0.00 um
[06/14 18:43:04    329s] Max displacement: 0.00 um 
[06/14 18:43:04    329s] Total instances moved : 0
[06/14 18:43:04    329s] Total net bbox length = 7.191e+05 (3.497e+05 3.694e+05) (ext = 2.620e+04)
[06/14 18:43:04    329s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1432.3MB
[06/14 18:43:04    329s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1432.3MB) @(0:05:29 - 0:05:29).
[06/14 18:43:04    329s] *** Finished refinePlace (0:05:29 mem=1432.3M) ***
[06/14 18:43:04    329s] *** maximum move = 0.00 um ***
[06/14 18:43:04    329s] *** Finished re-routing un-routed nets (1432.3M) ***
[06/14 18:43:04    329s] 
[06/14 18:43:04    329s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1432.3M) ***
[06/14 18:43:04    329s] ** GigaOpt Optimizer WNS Slack -5.525 TNS Slack -325.421 Density 79.68
[06/14 18:43:04    329s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:43:04    329s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:43:04    329s] **** End NDR-Layer Usage Statistics ****
[06/14 18:43:04    329s] 
[06/14 18:43:04    329s] *** Finish pre-CTS Setup Fixing (cpu=0:00:13.0 real=0:00:13.0 mem=1432.3M) ***
[06/14 18:43:04    329s] 
[06/14 18:43:04    329s] End: GigaOpt postEco optimization
[06/14 18:43:04    329s] GigaOpt: WNS changes after postEco optimization: -3.927 -> -4.112 (bump = 0.185)
[06/14 18:43:04    329s] GigaOpt: Skipping nonLegal postEco optimization
[06/14 18:43:04    329s] Design TNS changes after trial route: -199.132 -> -325.321
[06/14 18:43:04    329s] Begin: GigaOpt TNS recovery
[06/14 18:43:04    329s] Info: 44 io nets excluded
[06/14 18:43:04    329s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:43:04    329s] PhyDesignGrid: maxLocalDensity 1.00
[06/14 18:43:04    329s] ### Creating PhyDesignMc. totSessionCpu=0:05:30 mem=1413.3M
[06/14 18:43:04    329s] #spOpts: N=250 
[06/14 18:43:04    329s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:30 mem=1413.3M
[06/14 18:43:04    329s] 
[06/14 18:43:04    329s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/14 18:43:04    329s] ### Creating LA Mngr. totSessionCpu=0:05:30 mem=1413.3M
[06/14 18:43:04    329s] ### Creating LA Mngr, finished. totSessionCpu=0:05:30 mem=1413.3M
[06/14 18:43:07    332s] *info: 44 io nets excluded
[06/14 18:43:07    332s] *info: 2 clock nets excluded
[06/14 18:43:07    332s] *info: 7 special nets excluded.
[06/14 18:43:07    332s] *info: 436 no-driver nets excluded.
[06/14 18:43:08    333s] PathGroup :  in2out  TargetSlack : 0 
[06/14 18:43:08    333s] PathGroup :  in2reg  TargetSlack : 0 
[06/14 18:43:08    333s] PathGroup :  my_path  TargetSlack : 0 
[06/14 18:43:08    333s] PathGroup :  reg2out  TargetSlack : 0 
[06/14 18:43:08    333s] PathGroup :  reg2reg  TargetSlack : 0 
[06/14 18:43:08    333s] ** GigaOpt Optimizer WNS Slack -5.525 TNS Slack -325.421 Density 79.68
[06/14 18:43:08    333s] Optimizer TNS Opt
[06/14 18:43:08    333s] Active Path Group: in2reg reg2reg  
[06/14 18:43:08    333s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:43:08    333s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:43:08    333s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:43:08    333s] |  -5.525|   -5.525|-325.421| -325.421|    79.68%|   0:00:00.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:43:09    334s] |  -5.525|   -5.525|-324.941| -324.941|    79.68%|   0:00:01.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:43:09    334s] |  -5.525|   -5.525|-324.884| -324.884|    79.68%|   0:00:00.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/14 18:43:09    335s] |  -5.525|   -5.525|-324.804| -324.804|    79.68%|   0:00:00.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/14 18:43:09    335s] |  -5.525|   -5.525|-324.584| -324.584|    79.68%|   0:00:00.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[5]/D            |
[06/14 18:43:09    335s] |  -5.525|   -5.525|-324.570| -324.570|    79.68%|   0:00:00.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[5]/D            |
[06/14 18:43:09    335s] |  -5.525|   -5.525|-324.509| -324.509|    79.68%|   0:00:00.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_f_reg/D               |
[06/14 18:43:10    335s] |  -5.525|   -5.525|-324.166| -324.166|    79.69%|   0:00:01.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:43:10    335s] |  -5.525|   -5.525|-324.149| -324.149|    79.69%|   0:00:00.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/14 18:43:10    335s] |  -5.525|   -5.525|-324.000| -324.000|    79.69%|   0:00:00.0| 1432.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/14 18:43:10    335s] |  -5.525|   -5.525|-323.882| -323.882|    79.69%|   0:00:00.0| 1432.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/14 18:43:10    335s] |  -5.525|   -5.525|-323.838| -323.838|    79.69%|   0:00:00.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
[06/14 18:43:11    337s] |  -5.525|   -5.525|-322.878| -322.878|    79.69%|   0:00:01.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
[06/14 18:43:13    338s] |  -5.525|   -5.525|-319.581| -319.581|    79.69%|   0:00:02.0| 1415.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/14 18:43:13    338s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:43:14    339s] |  -5.525|   -5.525|-318.201| -318.201|    79.69%|   0:00:01.0| 1434.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/14 18:43:14    339s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:43:14    339s] |  -5.525|   -5.525|-318.176| -318.176|    79.69%|   0:00:00.0| 1434.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/14 18:43:14    339s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:43:14    339s] |  -5.525|   -5.525|-315.965| -315.965|    79.70%|   0:00:00.0| 1434.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
[06/14 18:43:14    339s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:43:14    340s] |  -5.525|   -5.525|-315.387| -315.387|    79.70%|   0:00:00.0| 1434.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
[06/14 18:43:14    340s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:43:14    340s] |  -5.525|   -5.525|-315.116| -315.116|    79.70%|   0:00:00.0| 1434.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
[06/14 18:43:14    340s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:43:15    341s] |  -5.525|   -5.525|-309.489| -309.489|    79.71%|   0:00:01.0| 1439.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/14 18:43:15    341s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:43:16    341s] |  -5.525|   -5.525|-308.213| -308.213|    79.72%|   0:00:01.0| 1439.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/14 18:43:16    341s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:43:16    342s] |  -5.525|   -5.525|-308.068| -308.068|    79.72%|   0:00:00.0| 1439.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/14 18:43:16    342s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:43:18    343s] |  -5.525|   -5.525|-303.696| -303.696|    79.73%|   0:00:02.0| 1439.7M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
[06/14 18:43:18    343s] |  -5.525|   -5.525|-303.680| -303.680|    79.74%|   0:00:00.0| 1439.7M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
[06/14 18:43:18    344s] |  -5.525|   -5.525|-298.137| -298.137|    79.76%|   0:00:00.0| 1420.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
[06/14 18:43:18    344s] |        |         |        |         |          |            |        |              |         | 1]/D                                               |
[06/14 18:43:18    344s] |  -5.525|   -5.525|-297.634| -297.634|    79.76%|   0:00:00.0| 1420.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
[06/14 18:43:18    344s] |        |         |        |         |          |            |        |              |         | 1]/D                                               |
[06/14 18:43:18    344s] |  -5.525|   -5.525|-297.471| -297.471|    79.76%|   0:00:00.0| 1420.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
[06/14 18:43:18    344s] |        |         |        |         |          |            |        |              |         | 1]/D                                               |
[06/14 18:43:19    344s] |  -5.525|   -5.525|-294.458| -294.458|    79.77%|   0:00:01.0| 1420.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/14 18:43:19    344s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:43:19    345s] |  -5.525|   -5.525|-294.202| -294.202|    79.78%|   0:00:00.0| 1420.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/14 18:43:19    345s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/14 18:43:20    346s] |  -5.525|   -5.525|-291.930| -291.930|    79.79%|   0:00:01.0| 1439.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[9 |
[06/14 18:43:20    346s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/14 18:43:20    346s] |  -5.525|   -5.525|-291.865| -291.865|    79.79%|   0:00:00.0| 1458.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[9 |
[06/14 18:43:20    346s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/14 18:43:21    347s] |  -5.525|   -5.525|-286.394| -286.394|    79.82%|   0:00:01.0| 1458.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/14 18:43:22    347s] |  -5.525|   -5.525|-286.094| -286.094|    79.82%|   0:00:01.0| 1477.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/14 18:43:22    348s] |  -5.525|   -5.525|-283.776| -283.776|    79.83%|   0:00:00.0| 1477.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_4_buff_reg[14 |
[06/14 18:43:22    348s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/14 18:43:22    348s] |  -5.525|   -5.525|-283.682| -283.682|    79.84%|   0:00:00.0| 1477.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_4_buff_reg[14 |
[06/14 18:43:22    348s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/14 18:43:23    349s] |  -5.525|   -5.525|-279.983| -279.983|    79.86%|   0:00:01.0| 1477.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[1]/D  |
[06/14 18:43:24    349s] |  -5.525|   -5.525|-279.686| -279.686|    79.87%|   0:00:01.0| 1477.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[1]/D  |
[06/14 18:43:24    349s] |  -5.525|   -5.525|-279.456| -279.456|    79.88%|   0:00:00.0| 1477.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_6_buff_reg[13 |
[06/14 18:43:24    349s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/14 18:43:24    349s] |  -5.525|   -5.525|-279.435| -279.435|    79.88%|   0:00:00.0| 1477.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_6_buff_reg[13 |
[06/14 18:43:24    349s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/14 18:43:24    349s] |  -5.525|   -5.525|-279.399| -279.399|    79.88%|   0:00:00.0| 1477.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_1_buff_reg[14 |
[06/14 18:43:24    349s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/14 18:43:24    349s] |  -5.525|   -5.525|-279.399| -279.399|    79.88%|   0:00:00.0| 1477.8M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:43:24    349s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:43:24    349s] 
[06/14 18:43:24    349s] *** Finish Core Optimize Step (cpu=0:00:16.0 real=0:00:16.0 mem=1477.8M) ***
[06/14 18:43:24    349s] 
[06/14 18:43:24    349s] *** Finished Optimize Step Cumulative (cpu=0:00:16.0 real=0:00:16.0 mem=1477.8M) ***
[06/14 18:43:24    349s] ** GigaOpt Optimizer WNS Slack -5.525 TNS Slack -279.399 Density 79.88
[06/14 18:43:24    349s] *** Starting refinePlace (0:05:50 mem=1477.8M) ***
[06/14 18:43:24    349s] Total net bbox length = 7.220e+05 (3.514e+05 3.706e+05) (ext = 2.620e+04)
[06/14 18:43:24    349s] Move report: placeLevelShifters moves 374 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:43:24    349s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1351.00, 912.60) --> (1352.40, 912.60)
[06/14 18:43:24    349s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:43:24    349s] Type 'man IMPSP-5140' for more detail.
[06/14 18:43:24    349s] **WARN: (IMPSP-315):	Found 12527 instances insts with no PG Term connections.
[06/14 18:43:24    349s] Type 'man IMPSP-315' for more detail.
[06/14 18:43:24    349s] Starting refinePlace ...
[06/14 18:43:24    350s] Move report: legalization moves 374 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:43:24    350s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1352.40, 912.60) --> (1351.00, 912.60)
[06/14 18:43:24    350s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1477.8MB) @(0:05:50 - 0:05:50).
[06/14 18:43:24    350s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:43:24    350s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1477.8MB
[06/14 18:43:24    350s] Statistics of distance of Instance movement in refine placement:
[06/14 18:43:24    350s]   maximum (X+Y) =         0.00 um
[06/14 18:43:24    350s]   mean    (X+Y) =         0.00 um
[06/14 18:43:24    350s] Summary Report:
[06/14 18:43:24    350s] Instances move: 0 (out of 12277 movable)
[06/14 18:43:24    350s] Instances flipped: 0
[06/14 18:43:24    350s] Mean displacement: 0.00 um
[06/14 18:43:24    350s] Max displacement: 0.00 um 
[06/14 18:43:24    350s] Total instances moved : 0
[06/14 18:43:24    350s] Total net bbox length = 7.220e+05 (3.514e+05 3.706e+05) (ext = 2.620e+04)
[06/14 18:43:24    350s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1477.8MB
[06/14 18:43:24    350s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1477.8MB) @(0:05:50 - 0:05:50).
[06/14 18:43:24    350s] *** Finished refinePlace (0:05:50 mem=1477.8M) ***
[06/14 18:43:24    350s] *** maximum move = 0.00 um ***
[06/14 18:43:24    350s] *** Finished re-routing un-routed nets (1477.8M) ***
[06/14 18:43:24    350s] 
[06/14 18:43:24    350s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1477.8M) ***
[06/14 18:43:24    350s] ** GigaOpt Optimizer WNS Slack -5.525 TNS Slack -279.399 Density 80.23
[06/14 18:43:24    350s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:43:24    350s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:43:24    350s] **** End NDR-Layer Usage Statistics ****
[06/14 18:43:24    350s] 
[06/14 18:43:24    350s] *** Finish pre-CTS Setup Fixing (cpu=0:00:16.5 real=0:00:16.0 mem=1477.8M) ***
[06/14 18:43:24    350s] 
[06/14 18:43:25    350s] End: GigaOpt TNS recovery
[06/14 18:43:25    350s] *** Steiner Routed Nets: 3.196%; Threshold: 100; Threshold for Hold: 100
[06/14 18:43:25    350s] Start to check current routing status for nets...
[06/14 18:43:25    350s] All nets are already routed correctly.
[06/14 18:43:25    350s] End to check current routing status for nets (mem=1458.8M)
[06/14 18:43:25    350s] No multi-vt cells found. Aborting this optimization step
[06/14 18:43:25    350s] 
[06/14 18:43:25    350s] Active setup views:
[06/14 18:43:25    350s]  setup_func_max
[06/14 18:43:25    350s]   Dominating endpoints: 0
[06/14 18:43:25    350s]   Dominating TNS: -0.000
[06/14 18:43:25    350s] 
[06/14 18:43:25    350s] Extraction called for design 'top_io' of instances=12527 and nets=13300 using extraction engine 'preRoute' .
[06/14 18:43:25    350s] PreRoute RC Extraction called for design top_io.
[06/14 18:43:25    350s] RC Extraction called in multi-corner(2) mode.
[06/14 18:43:25    350s] RCMode: PreRoute
[06/14 18:43:25    350s]       RC Corner Indexes            0       1   
[06/14 18:43:25    350s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 18:43:25    350s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 18:43:25    350s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 18:43:25    350s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 18:43:25    350s] Shrink Factor                : 1.00000
[06/14 18:43:25    350s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 18:43:25    350s] Using capacitance table file ...
[06/14 18:43:25    350s] Initializing multi-corner capacitance tables ... 
[06/14 18:43:25    350s] Initializing multi-corner resistance tables ...
[06/14 18:43:25    350s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1258.578M)
[06/14 18:43:25    350s] Skewing Data Summary (End_of_FINAL)
[06/14 18:43:25    350s] --------------------------------------------------
[06/14 18:43:25    350s]  Total skewed count:0
[06/14 18:43:25    350s] --------------------------------------------------
[06/14 18:43:25    350s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/14 18:43:25    350s] [PSP]     Started earlyGlobalRoute kernel
[06/14 18:43:25    350s] [PSP]     Initial Peak syMemory usage = 1264.6 MB
[06/14 18:43:25    350s] (I)       Reading DB...
[06/14 18:43:25    350s] (I)       before initializing RouteDB syMemory usage = 1270.1 MB
[06/14 18:43:25    350s] (I)       congestionReportName   : 
[06/14 18:43:25    350s] (I)       layerRangeFor2DCongestion : 
[06/14 18:43:25    350s] (I)       buildTerm2TermWires    : 0
[06/14 18:43:25    350s] (I)       doTrackAssignment      : 1
[06/14 18:43:25    350s] (I)       dumpBookshelfFiles     : 0
[06/14 18:43:25    350s] (I)       numThreads             : 1
[06/14 18:43:25    350s] (I)       bufferingAwareRouting  : false
[06/14 18:43:25    350s] [NR-eGR] honorMsvRouteConstraint: false
[06/14 18:43:25    350s] (I)       honorPin               : false
[06/14 18:43:25    350s] (I)       honorPinGuide          : true
[06/14 18:43:25    350s] (I)       honorPartition         : false
[06/14 18:43:25    350s] (I)       allowPartitionCrossover: false
[06/14 18:43:25    350s] (I)       honorSingleEntry       : true
[06/14 18:43:25    350s] (I)       honorSingleEntryStrong : true
[06/14 18:43:25    350s] (I)       handleViaSpacingRule   : false
[06/14 18:43:25    350s] (I)       handleEolSpacingRule   : false
[06/14 18:43:25    350s] (I)       PDConstraint           : none
[06/14 18:43:25    350s] (I)       expBetterNDRHandling   : false
[06/14 18:43:25    350s] [NR-eGR] honorClockSpecNDR      : 0
[06/14 18:43:25    350s] (I)       routingEffortLevel     : 3
[06/14 18:43:25    350s] (I)       effortLevel            : standard
[06/14 18:43:25    350s] [NR-eGR] minRouteLayer          : 1
[06/14 18:43:25    350s] [NR-eGR] maxRouteLayer          : 4
[06/14 18:43:25    350s] (I)       relaxedTopLayerCeiling : 127
[06/14 18:43:25    350s] (I)       relaxedBottomLayerFloor: 2
[06/14 18:43:25    350s] (I)       numRowsPerGCell        : 1
[06/14 18:43:25    350s] (I)       speedUpLargeDesign     : 0
[06/14 18:43:25    350s] (I)       multiThreadingTA       : 1
[06/14 18:43:25    350s] (I)       blkAwareLayerSwitching : 1
[06/14 18:43:25    350s] (I)       optimizationMode       : false
[06/14 18:43:25    350s] (I)       routeSecondPG          : false
[06/14 18:43:25    350s] (I)       scenicRatioForLayerRelax: 0.00
[06/14 18:43:25    350s] (I)       detourLimitForLayerRelax: 0.00
[06/14 18:43:25    350s] (I)       punchThroughDistance   : 500.00
[06/14 18:43:25    350s] (I)       scenicBound            : 1.15
[06/14 18:43:25    350s] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 18:43:25    350s] (I)       source-to-sink ratio   : 0.00
[06/14 18:43:25    350s] (I)       targetCongestionRatioH : 1.00
[06/14 18:43:25    350s] (I)       targetCongestionRatioV : 1.00
[06/14 18:43:25    350s] (I)       layerCongestionRatio   : 0.70
[06/14 18:43:25    350s] (I)       m1CongestionRatio      : 0.10
[06/14 18:43:25    350s] (I)       m2m3CongestionRatio    : 0.70
[06/14 18:43:25    350s] (I)       localRouteEffort       : 1.00
[06/14 18:43:25    350s] (I)       numSitesBlockedByOneVia: 8.00
[06/14 18:43:25    350s] (I)       supplyScaleFactorH     : 1.00
[06/14 18:43:25    350s] (I)       supplyScaleFactorV     : 1.00
[06/14 18:43:25    350s] (I)       highlight3DOverflowFactor: 0.00
[06/14 18:43:25    350s] (I)       doubleCutViaModelingRatio: 0.00
[06/14 18:43:25    350s] (I)       routeVias              : 
[06/14 18:43:25    350s] (I)       readTROption           : true
[06/14 18:43:25    350s] (I)       extraSpacingFactor     : 1.00
[06/14 18:43:25    350s] [NR-eGR] numTracksPerClockWire  : 0
[06/14 18:43:25    350s] (I)       routeSelectedNetsOnly  : false
[06/14 18:43:25    350s] (I)       clkNetUseMaxDemand     : false
[06/14 18:43:25    350s] (I)       extraDemandForClocks   : 0
[06/14 18:43:25    350s] (I)       steinerRemoveLayers    : false
[06/14 18:43:25    350s] (I)       demoteLayerScenicScale : 1.00
[06/14 18:43:25    350s] (I)       nonpreferLayerCostScale : 100.00
[06/14 18:43:25    350s] (I)       similarTopologyRoutingFast : false
[06/14 18:43:25    350s] (I)       spanningTreeRefinement : false
[06/14 18:43:25    350s] (I)       spanningTreeRefinementAlpha : 0.50
[06/14 18:43:25    350s] (I)       starting read tracks
[06/14 18:43:25    350s] (I)       build grid graph
[06/14 18:43:25    350s] (I)       build grid graph start
[06/14 18:43:25    350s] [NR-eGR] Layer1 has single uniform track structure
[06/14 18:43:25    350s] [NR-eGR] Layer2 has single uniform track structure
[06/14 18:43:25    350s] [NR-eGR] Layer3 has single uniform track structure
[06/14 18:43:25    350s] [NR-eGR] Layer4 has single uniform track structure
[06/14 18:43:25    350s] (I)       build grid graph end
[06/14 18:43:25    350s] (I)       numViaLayers=4
[06/14 18:43:25    350s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:43:25    350s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:43:25    350s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:43:25    350s] (I)       end build via table
[06/14 18:43:25    350s] [NR-eGR] numRoutingBlks=0 numInstBlks=80615 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 18:43:25    350s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 18:43:25    350s] (I)       readDataFromPlaceDB
[06/14 18:43:25    350s] (I)       Read net information..
[06/14 18:43:25    350s] [NR-eGR] Read numTotalNets=12860  numIgnoredNets=0
[06/14 18:43:25    350s] (I)       Read testcase time = 0.000 seconds
[06/14 18:43:25    350s] 
[06/14 18:43:25    350s] (I)       read default dcut vias
[06/14 18:43:25    350s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:43:25    350s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:43:25    350s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:43:25    350s] (I)       build grid graph start
[06/14 18:43:25    350s] (I)       build grid graph end
[06/14 18:43:25    350s] (I)       Model blockage into capacity
[06/14 18:43:25    350s] (I)       Read numBlocks=721128  numPreroutedWires=0  numCapScreens=0
[06/14 18:43:25    350s] (I)       blocked area on Layer1 : 41076258145625  (1003.20%)
[06/14 18:43:25    350s] (I)       blocked area on Layer2 : 3343475960000  (81.66%)
[06/14 18:43:25    350s] (I)       blocked area on Layer3 : 3658586360000  (89.35%)
[06/14 18:43:25    350s] (I)       blocked area on Layer4 : 1820653120000  (44.47%)
[06/14 18:43:25    350s] (I)       Modeling time = 0.050 seconds
[06/14 18:43:25    350s] 
[06/14 18:43:25    350s] (I)       Number of ignored nets = 0
[06/14 18:43:25    350s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:43:25    350s] (I)       Number of clock nets = 2.  Ignored: No
[06/14 18:43:25    350s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:43:25    350s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:43:25    350s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:43:25    350s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:43:25    350s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:43:25    350s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:43:25    350s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:43:25    350s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/14 18:43:25    350s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1307.6 MB
[06/14 18:43:25    350s] (I)       Ndr track 0 does not exist
[06/14 18:43:25    350s] (I)       Layer1  viaCost=200.00
[06/14 18:43:25    350s] (I)       Layer2  viaCost=100.00
[06/14 18:43:25    350s] (I)       Layer3  viaCost=200.00
[06/14 18:43:25    350s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:43:25    350s] (I)       routing area        :  (0, 0) - (2027000, 2020000)
[06/14 18:43:25    350s] (I)       core area           :  (341600, 340600) - (1686600, 1679600)
[06/14 18:43:25    350s] (I)       Site Width          :  1400  (dbu)
[06/14 18:43:25    350s] (I)       Row Height          : 13000  (dbu)
[06/14 18:43:25    350s] (I)       GCell Width         : 13000  (dbu)
[06/14 18:43:25    350s] (I)       GCell Height        : 13000  (dbu)
[06/14 18:43:25    350s] (I)       grid                :   156   156     4
[06/14 18:43:25    350s] (I)       vertical capacity   :     0 13000     0 13000
[06/14 18:43:25    350s] (I)       horizontal capacity : 13000     0 13000     0
[06/14 18:43:25    350s] (I)       Default wire width  :   500   600   600   600
[06/14 18:43:25    350s] (I)       Default wire space  :   450   500   500   600
[06/14 18:43:25    350s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/14 18:43:25    350s] (I)       First Track Coord   :  1300   700  1300   700
[06/14 18:43:25    350s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/14 18:43:25    350s] (I)       Total num of tracks :  1553  1448  1553  1448
[06/14 18:43:25    350s] (I)       Num of masks        :     1     1     1     1
[06/14 18:43:25    350s] (I)       Num of trim masks   :     0     0     0     0
[06/14 18:43:25    350s] (I)       --------------------------------------------------------
[06/14 18:43:25    350s] 
[06/14 18:43:25    350s] [NR-eGR] ============ Routing rule table ============
[06/14 18:43:25    350s] [NR-eGR] Rule id 0. Nets 12816 
[06/14 18:43:25    350s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 18:43:25    350s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/14 18:43:25    350s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:43:25    350s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:43:25    350s] [NR-eGR] ========================================
[06/14 18:43:25    350s] [NR-eGR] 
[06/14 18:43:25    350s] (I)       After initializing earlyGlobalRoute syMemory usage = 1307.6 MB
[06/14 18:43:25    350s] (I)       Loading and dumping file time : 0.13 seconds
[06/14 18:43:25    350s] (I)       ============= Initialization =============
[06/14 18:43:25    350s] (I)       totalPins=40895  totalGlobalPin=37632 (92.02%)
[06/14 18:43:25    350s] (I)       total 2D Cap : 453567 = (185551 H, 268016 V)
[06/14 18:43:25    350s] [NR-eGR] Layer group 1: route 12816 net(s) in layer range [1, 4]
[06/14 18:43:25    350s] (I)       ============  Phase 1a Route ============
[06/14 18:43:25    350s] (I)       Phase 1a runs 0.01 seconds
[06/14 18:43:25    350s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/14 18:43:25    350s] (I)       Usage: 67257 = (33149 H, 34108 V) = (17.87% H, 12.73% V) = (4.309e+05um H, 4.434e+05um V)
[06/14 18:43:25    350s] (I)       
[06/14 18:43:25    350s] (I)       ============  Phase 1b Route ============
[06/14 18:43:25    350s] (I)       Phase 1b runs 0.00 seconds
[06/14 18:43:25    350s] (I)       Usage: 67260 = (33149 H, 34111 V) = (17.87% H, 12.73% V) = (4.309e+05um H, 4.434e+05um V)
[06/14 18:43:25    350s] (I)       
[06/14 18:43:25    350s] (I)       earlyGlobalRoute overflow of layer group 1: 0.12% H + 0.00% V. EstWL: 8.743800e+05um
[06/14 18:43:25    350s] (I)       ============  Phase 1c Route ============
[06/14 18:43:25    350s] (I)       Level2 Grid: 32 x 32
[06/14 18:43:25    350s] (I)       Phase 1c runs 0.00 seconds
[06/14 18:43:25    350s] (I)       Usage: 67260 = (33149 H, 34111 V) = (17.87% H, 12.73% V) = (4.309e+05um H, 4.434e+05um V)
[06/14 18:43:25    350s] (I)       
[06/14 18:43:25    350s] (I)       ============  Phase 1d Route ============
[06/14 18:43:25    350s] (I)       Phase 1d runs 0.00 seconds
[06/14 18:43:25    350s] (I)       Usage: 67275 = (33149 H, 34126 V) = (17.87% H, 12.73% V) = (4.309e+05um H, 4.436e+05um V)
[06/14 18:43:25    350s] (I)       
[06/14 18:43:25    350s] (I)       ============  Phase 1e Route ============
[06/14 18:43:25    350s] (I)       Phase 1e runs 0.01 seconds
[06/14 18:43:25    350s] (I)       Usage: 67279 = (33149 H, 34130 V) = (17.87% H, 12.73% V) = (4.309e+05um H, 4.437e+05um V)
[06/14 18:43:25    350s] (I)       
[06/14 18:43:25    350s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 8.746270e+05um
[06/14 18:43:25    350s] [NR-eGR] 
[06/14 18:43:25    350s] (I)       ============  Phase 1l Route ============
[06/14 18:43:25    350s] (I)       Phase 1l runs 0.01 seconds
[06/14 18:43:25    350s] (I)       
[06/14 18:43:25    350s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/14 18:43:25    350s] [NR-eGR]                OverCon         OverCon         OverCon            
[06/14 18:43:25    350s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[06/14 18:43:25    350s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[06/14 18:43:25    350s] [NR-eGR] ------------------------------------------------------------------
[06/14 18:43:25    351s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:43:25    351s] [NR-eGR] Layer2      69( 0.45%)       4( 0.03%)       1( 0.01%)   ( 0.48%) 
[06/14 18:43:25    351s] [NR-eGR] Layer3       5( 0.03%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[06/14 18:43:25    351s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:43:25    351s] [NR-eGR] ------------------------------------------------------------------
[06/14 18:43:25    351s] [NR-eGR] Total       74( 0.14%)       4( 0.01%)       1( 0.00%)   ( 0.15%) 
[06/14 18:43:25    351s] [NR-eGR] 
[06/14 18:43:25    351s] (I)       Total Global Routing Runtime: 0.07 seconds
[06/14 18:43:25    351s] (I)       total 2D Cap : 454737 = (186254 H, 268483 V)
[06/14 18:43:25    351s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.04% V
[06/14 18:43:25    351s] [NR-eGR] Overflow after earlyGlobalRoute 0.04% H + 0.06% V
[06/14 18:43:25    351s] [NR-eGR] End Peak syMemory usage = 1307.6 MB
[06/14 18:43:25    351s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
[06/14 18:43:25    351s] [hotspot] +------------+---------------+---------------+
[06/14 18:43:25    351s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:43:25    351s] [hotspot] +------------+---------------+---------------+
[06/14 18:43:25    351s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:43:25    351s] [hotspot] +------------+---------------+---------------+
[06/14 18:43:25    351s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:43:25    351s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:43:25    351s] #################################################################################
[06/14 18:43:25    351s] # Design Stage: PreRoute
[06/14 18:43:25    351s] # Design Name: top_io
[06/14 18:43:25    351s] # Design Mode: 250nm
[06/14 18:43:25    351s] # Analysis Mode: MMMC Non-OCV 
[06/14 18:43:25    351s] # Parasitics Mode: No SPEF/RCDB
[06/14 18:43:25    351s] # Signoff Settings: SI Off 
[06/14 18:43:25    351s] #################################################################################
[06/14 18:43:25    351s] AAE_INFO: 1 threads acquired from CTE.
[06/14 18:43:25    351s] Calculate delays in BcWc mode...
[06/14 18:43:25    351s] Topological Sorting (REAL = 0:00:00.0, MEM = 1319.7M, InitMEM = 1319.7M)
[06/14 18:43:25    351s] Start delay calculation (fullDC) (1 T). (MEM=1319.73)
[06/14 18:43:25    351s] End AAE Lib Interpolated Model. (MEM=1319.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:43:27    352s] Total number of fetched objects 14692
[06/14 18:43:27    352s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:43:27    352s] End delay calculation. (MEM=1326.82 CPU=0:00:01.3 REAL=0:00:02.0)
[06/14 18:43:27    352s] End delay calculation (fullDC). (MEM=1326.82 CPU=0:00:01.4 REAL=0:00:02.0)
[06/14 18:43:27    352s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1326.8M) ***
[06/14 18:43:27    352s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:05:53 mem=1326.8M)
[06/14 18:43:27    352s] Reported timing to dir ./timingReports
[06/14 18:43:27    352s] **optDesign ... cpu = 0:04:51, real = 0:04:52, mem = 1025.6M, totSessionCpu=0:05:53 **
[06/14 18:43:28    353s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | my_path |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -5.524  | -5.524  | -2.699  |   N/A   |   N/A   |  0.000  |   N/A   |
|           TNS (ns):|-279.364 |-276.722 | -20.389 |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|   165   |   164   |    8    |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|  2908   |  2377   |  2327   |   N/A   |   N/A   |    0    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.229%
Routing Overflow: 0.04% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:52, real = 0:04:53, mem = 1027.4M, totSessionCpu=0:05:53 **
[06/14 18:43:28    353s] Deleting Cell Server ...
[06/14 18:43:28    353s] Deleting Lib Analyzer.
[06/14 18:43:28    353s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/14 18:43:28    353s] Type 'man IMPOPT-3195' for more detail.
[06/14 18:43:28    353s] *** Finished optDesign ***
[06/14 18:43:28    353s] 
[06/14 18:43:28    353s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:57 real=  0:04:57)
[06/14 18:43:28    353s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.4 real=0:00:05.4)
[06/14 18:43:28    353s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:13.8 real=0:00:13.8)
[06/14 18:43:28    353s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:10.0 real=0:00:10.0)
[06/14 18:43:28    353s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:44.8 real=0:00:44.7)
[06/14 18:43:28    353s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:01:04 real=  0:01:04)
[06/14 18:43:28    353s] 	OPT_RUNTIME:                tns (count =  1): (cpu=  0:01:33 real=  0:01:33)
[06/14 18:43:28    353s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:42.7 real=0:00:42.7)
[06/14 18:43:28    353s] Info: pop threads available for lower-level modules during optimization.
[06/14 18:43:28    353s] *** Free Virtual Timing Model ...(mem=1246.2M)
[06/14 18:43:28    353s] **place_opt_design ... cpu = 0:05:23, real = 0:05:24, mem = 1204.5M **
[06/14 18:43:28    353s] *** Finished GigaPlace ***
[06/14 18:43:28    353s] 
[06/14 18:43:28    353s] *** Summary of all messages that are not suppressed in this session:
[06/14 18:43:28    353s] Severity  ID               Count  Summary                                  
[06/14 18:43:28    353s] WARNING   IMPSP-5140           9  Global net connect rules have not been c...
[06/14 18:43:28    353s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[06/14 18:43:28    353s] WARNING   IMPSP-315            9  Found %d instances insts with no PG Term...
[06/14 18:43:28    353s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/14 18:43:28    353s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[06/14 18:43:28    353s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[06/14 18:43:28    353s] WARNING   IMPTCM-77           10  Option "%s" for command %s is obsolete a...
[06/14 18:43:28    353s] *** Message Summary: 34 warning(s), 0 error(s)
[06/14 18:43:28    353s] 
[06/14 18:43:28    353s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/14 18:43:28    353s] <CMD> optDesign -preCTS
[06/14 18:43:28    353s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/14 18:43:28    353s] #spOpts: N=250 
[06/14 18:43:28    353s] Core basic site is standard
[06/14 18:43:28    353s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:43:28    353s] #spOpts: N=250 mergeVia=F 
[06/14 18:43:28    353s] GigaOpt running with 1 threads.
[06/14 18:43:28    353s] Info: 1 threads available for lower-level modules during optimization.
[06/14 18:43:28    353s] #spOpts: N=250 mergeVia=F 
[06/14 18:43:28    353s] Creating Cell Server ...(0, 0, 0, 0)
[06/14 18:43:28    353s] Summary for sequential cells identification: 
[06/14 18:43:28    353s]   Identified SBFF number: 32
[06/14 18:43:28    353s]   Identified MBFF number: 0
[06/14 18:43:28    353s]   Identified SB Latch number: 0
[06/14 18:43:28    353s]   Identified MB Latch number: 0
[06/14 18:43:28    353s]   Not identified SBFF number: 34
[06/14 18:43:28    353s]   Not identified MBFF number: 0
[06/14 18:43:28    353s]   Not identified SB Latch number: 0
[06/14 18:43:28    353s]   Not identified MB Latch number: 0
[06/14 18:43:28    353s]   Number of sequential cells which are not FFs: 23
[06/14 18:43:28    353s] Creating Cell Server, finished. 
[06/14 18:43:28    353s] 
[06/14 18:43:28    353s] 
[06/14 18:43:28    353s] Creating Lib Analyzer ...
[06/14 18:43:28    353s] 
[06/14 18:43:28    353s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/14 18:43:28    353s]   
[06/14 18:43:28    353s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/14 18:43:28    353s]   Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/14 18:43:28    353s] Total number of usable inverters from Lib Analyzer: 20 ( INV3 INV2 INV1 INV0 CLKIN3 CLKIN2 CLKIN1 CLKIN0 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 INV15 CLKIN15)
[06/14 18:43:28    353s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/14 18:43:28    353s] 
[06/14 18:43:30    355s] Creating Lib Analyzer, finished. 
[06/14 18:43:30    355s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/14 18:43:30    355s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/14 18:43:30    355s] 			Cell BBC16P is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC16P is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC16SP is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC16SP is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC1P is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC1P is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC24P is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC24P is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC24SP is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC24SP is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC4P is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC4P is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC8P is dont_touch but not dont_use
[06/14 18:43:30    355s] 			Cell BBC8P is dont_touch but not dont_use
[06/14 18:43:30    355s] 	...
[06/14 18:43:30    355s] 	Reporting only the 20 first cells found...
[06/14 18:43:30    355s] 
[06/14 18:43:30    355s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 984.8M, totSessionCpu=0:05:56 **
[06/14 18:43:30    355s] *** optDesign -preCTS ***
[06/14 18:43:30    355s] DRC Margin: user margin 0.0; extra margin 0.2
[06/14 18:43:30    355s] Setup Target Slack: user slack 0; extra slack 0.1
[06/14 18:43:30    355s] Hold Target Slack: user slack 0
[06/14 18:43:30    355s] Multi-VT timing optimization disabled based on library information.
[06/14 18:43:30    355s] Deleting Cell Server ...
[06/14 18:43:30    355s] Deleting Lib Analyzer.
[06/14 18:43:30    355s] Creating Cell Server ...(0, 0, 0, 0)
[06/14 18:43:30    355s] Summary for sequential cells identification: 
[06/14 18:43:30    355s]   Identified SBFF number: 32
[06/14 18:43:30    355s]   Identified MBFF number: 0
[06/14 18:43:30    355s]   Identified SB Latch number: 0
[06/14 18:43:30    355s]   Identified MB Latch number: 0
[06/14 18:43:30    355s]   Not identified SBFF number: 34
[06/14 18:43:30    355s]   Not identified MBFF number: 0
[06/14 18:43:30    355s]   Not identified SB Latch number: 0
[06/14 18:43:30    355s]   Not identified MB Latch number: 0
[06/14 18:43:30    355s]   Number of sequential cells which are not FFs: 23
[06/14 18:43:30    355s] Creating Cell Server, finished. 
[06/14 18:43:30    355s] 
[06/14 18:43:30    355s] 
[06/14 18:43:30    355s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/14 18:43:30    355s]   
[06/14 18:43:30    355s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/14 18:43:30    355s]   Deleting Cell Server ...
[06/14 18:43:30    356s] Start to check current routing status for nets...
[06/14 18:43:30    356s] All nets are already routed correctly.
[06/14 18:43:30    356s] End to check current routing status for nets (mem=1226.5M)
[06/14 18:43:30    356s] #################################################################################
[06/14 18:43:30    356s] # Design Stage: PreRoute
[06/14 18:43:30    356s] # Design Name: top_io
[06/14 18:43:30    356s] # Design Mode: 250nm
[06/14 18:43:30    356s] # Analysis Mode: MMMC Non-OCV 
[06/14 18:43:30    356s] # Parasitics Mode: No SPEF/RCDB
[06/14 18:43:30    356s] # Signoff Settings: SI Off 
[06/14 18:43:30    356s] #################################################################################
[06/14 18:43:31    356s] AAE_INFO: 1 threads acquired from CTE.
[06/14 18:43:31    356s] Calculate delays in BcWc mode...
[06/14 18:43:31    356s] Topological Sorting (REAL = 0:00:00.0, MEM = 1226.3M, InitMEM = 1226.3M)
[06/14 18:43:31    356s] Start delay calculation (fullDC) (1 T). (MEM=1226.34)
[06/14 18:43:31    356s] End AAE Lib Interpolated Model. (MEM=1226.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:43:32    357s] Total number of fetched objects 14692
[06/14 18:43:32    357s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:43:32    357s] End delay calculation. (MEM=1267.77 CPU=0:00:01.3 REAL=0:00:01.0)
[06/14 18:43:32    357s] End delay calculation (fullDC). (MEM=1267.77 CPU=0:00:01.4 REAL=0:00:01.0)
[06/14 18:43:32    357s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1267.8M) ***
[06/14 18:43:32    357s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:05:58 mem=1267.8M)
[06/14 18:43:32    358s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.524  |
|           TNS (ns):|-279.364 |
|    Violating Paths:|   165   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.229%
Routing Overflow: 0.04% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 980.7M, totSessionCpu=0:05:58 **
[06/14 18:43:32    358s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/14 18:43:32    358s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:43:32    358s] ### Creating PhyDesignMc. totSessionCpu=0:05:58 mem=1204.5M
[06/14 18:43:32    358s] #spOpts: N=250 mergeVia=F 
[06/14 18:43:32    358s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:58 mem=1204.5M
[06/14 18:43:32    358s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:43:32    358s] ### Creating PhyDesignMc. totSessionCpu=0:05:58 mem=1204.5M
[06/14 18:43:32    358s] #spOpts: N=250 mergeVia=F 
[06/14 18:43:33    358s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:58 mem=1204.5M
[06/14 18:43:33    358s] *** Starting optimizing excluded clock nets MEM= 1204.5M) ***
[06/14 18:43:33    358s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1204.5M) ***
[06/14 18:43:33    358s] Creating Cell Server ...(0, 0, 0, 0)
[06/14 18:43:33    358s] Summary for sequential cells identification: 
[06/14 18:43:33    358s]   Identified SBFF number: 32
[06/14 18:43:33    358s]   Identified MBFF number: 0
[06/14 18:43:33    358s]   Identified SB Latch number: 0
[06/14 18:43:33    358s]   Identified MB Latch number: 0
[06/14 18:43:33    358s]   Not identified SBFF number: 34
[06/14 18:43:33    358s]   Not identified MBFF number: 0
[06/14 18:43:33    358s]   Not identified SB Latch number: 0
[06/14 18:43:33    358s]   Not identified MB Latch number: 0
[06/14 18:43:33    358s]   Number of sequential cells which are not FFs: 23
[06/14 18:43:33    358s] Creating Cell Server, finished. 
[06/14 18:43:33    358s] 
[06/14 18:43:33    358s] 
[06/14 18:43:33    358s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/14 18:43:33    358s]   
[06/14 18:43:33    358s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/14 18:43:33    358s]   The useful skew maximum allowed delay is: 0.3
[06/14 18:43:33    358s] Info: 44 io nets excluded
[06/14 18:43:33    358s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:43:33    358s] ### Creating LA Mngr. totSessionCpu=0:05:59 mem=1206.5M
[06/14 18:43:35    361s] ### Creating LA Mngr, finished. totSessionCpu=0:06:01 mem=1226.5M
[06/14 18:43:35    361s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:43:35    361s] ### Creating PhyDesignMc. totSessionCpu=0:06:01 mem=1234.5M
[06/14 18:43:35    361s] #spOpts: N=250 
[06/14 18:43:35    361s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:01 mem=1234.5M
[06/14 18:43:35    361s] ### Creating LA Mngr. totSessionCpu=0:06:01 mem=1234.5M
[06/14 18:43:35    361s] ### Creating LA Mngr, finished. totSessionCpu=0:06:01 mem=1234.5M
[06/14 18:43:36    361s] 
[06/14 18:43:36    361s] Creating Lib Analyzer ...
[06/14 18:43:36    361s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/14 18:43:36    361s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/14 18:43:36    361s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/14 18:43:36    361s] 
[06/14 18:43:38    363s] Creating Lib Analyzer, finished. 
[06/14 18:43:38    363s] 
[06/14 18:43:38    363s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/14 18:43:38    363s] ### Creating LA Mngr. totSessionCpu=0:06:04 mem=1298.6M
[06/14 18:43:38    363s] ### Creating LA Mngr, finished. totSessionCpu=0:06:04 mem=1298.6M
[06/14 18:43:38    364s] 
[06/14 18:43:38    364s] Netlist preparation processing... 
[06/14 18:43:38    364s] Removed 0 instance
[06/14 18:43:38    364s] *info: Marking 0 isolation instances dont touch
[06/14 18:43:38    364s] *info: Marking 0 level shifter instances dont touch
[06/14 18:43:38    364s] Deleting Lib Analyzer.
[06/14 18:43:38    364s] Info: 44 io nets excluded
[06/14 18:43:38    364s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:43:38    364s] ### Creating LA Mngr. totSessionCpu=0:06:04 mem=1278.8M
[06/14 18:43:38    364s] ### Creating LA Mngr, finished. totSessionCpu=0:06:04 mem=1278.8M
[06/14 18:43:38    364s] Begin: Area Reclaim Optimization
[06/14 18:43:38    364s] 
[06/14 18:43:38    364s] Creating Lib Analyzer ...
[06/14 18:43:38    364s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/14 18:43:38    364s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/14 18:43:38    364s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/14 18:43:38    364s] 
[06/14 18:43:41    366s] Creating Lib Analyzer, finished. 
[06/14 18:43:41    366s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:43:41    366s] ### Creating PhyDesignMc. totSessionCpu=0:06:07 mem=1412.4M
[06/14 18:43:41    366s] #spOpts: N=250 mergeVia=F 
[06/14 18:43:41    366s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:07 mem=1412.4M
[06/14 18:43:41    366s] 
[06/14 18:43:41    366s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/14 18:43:41    366s] ### Creating LA Mngr. totSessionCpu=0:06:07 mem=1412.4M
[06/14 18:43:41    366s] ### Creating LA Mngr, finished. totSessionCpu=0:06:07 mem=1412.4M
[06/14 18:43:41    367s] Reclaim Optimization WNS Slack -5.524  TNS Slack -279.365 Density 80.23
[06/14 18:43:41    367s] +----------+---------+--------+--------+------------+--------+
[06/14 18:43:41    367s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/14 18:43:41    367s] +----------+---------+--------+--------+------------+--------+
[06/14 18:43:41    367s] |    80.23%|        -|  -5.524|-279.365|   0:00:00.0| 1412.4M|
[06/14 18:43:42    367s] |    80.22%|        2|  -5.524|-279.364|   0:00:01.0| 1416.4M|
[06/14 18:43:42    367s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/14 18:43:43    368s] |    80.11%|       35|  -5.524|-278.478|   0:00:01.0| 1416.4M|
[06/14 18:43:43    368s] |    80.11%|        0|  -5.524|-278.478|   0:00:00.0| 1416.4M|
[06/14 18:43:44    369s] |    79.94%|      143|  -5.507|-277.944|   0:00:01.0| 1416.4M|
[06/14 18:43:44    369s] |    79.94%|        2|  -5.507|-277.944|   0:00:00.0| 1416.4M|
[06/14 18:43:44    369s] |    79.94%|        0|  -5.507|-277.944|   0:00:00.0| 1416.4M|
[06/14 18:43:44    369s] +----------+---------+--------+--------+------------+--------+
[06/14 18:43:44    369s] Reclaim Optimization End WNS Slack -5.507  TNS Slack -277.944 Density 79.94
[06/14 18:43:44    369s] 
[06/14 18:43:44    369s] ** Summary: Restruct = 2 Buffer Deletion = 10 Declone = 29 Resize = 109 **
[06/14 18:43:44    369s] --------------------------------------------------------------
[06/14 18:43:44    369s] |                                   | Total     | Sequential |
[06/14 18:43:44    369s] --------------------------------------------------------------
[06/14 18:43:44    369s] | Num insts resized                 |     109  |       0    |
[06/14 18:43:44    369s] | Num insts undone                  |      35  |       0    |
[06/14 18:43:44    369s] | Num insts Downsized               |     109  |       0    |
[06/14 18:43:44    369s] | Num insts Samesized               |       0  |       0    |
[06/14 18:43:44    369s] | Num insts Upsized                 |       0  |       0    |
[06/14 18:43:44    369s] | Num multiple commits+uncommits    |       2  |       -    |
[06/14 18:43:44    369s] --------------------------------------------------------------
[06/14 18:43:44    369s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:43:44    369s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:43:44    369s] **** End NDR-Layer Usage Statistics ****
[06/14 18:43:44    369s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.4) (real = 0:00:06.0) **
[06/14 18:43:44    369s] Executing incremental physical updates
[06/14 18:43:44    369s] Executing incremental physical updates
[06/14 18:43:44    369s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=1282.86M, totSessionCpu=0:06:10).
[06/14 18:43:44    369s] ### Creating LA Mngr. totSessionCpu=0:06:10 mem=1282.9M
[06/14 18:43:44    369s] ### Creating LA Mngr, finished. totSessionCpu=0:06:10 mem=1282.9M
[06/14 18:43:44    369s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/14 18:43:44    369s] [NR-eGR] Started earlyGlobalRoute kernel
[06/14 18:43:44    369s] [NR-eGR] Initial Peak syMemory usage = 1282.9 MB
[06/14 18:43:44    369s] (I)       Reading DB...
[06/14 18:43:44    369s] (I)       before initializing RouteDB syMemory usage = 1288.4 MB
[06/14 18:43:44    369s] (I)       congestionReportName   : 
[06/14 18:43:44    369s] (I)       layerRangeFor2DCongestion : 
[06/14 18:43:44    369s] (I)       buildTerm2TermWires    : 1
[06/14 18:43:44    369s] (I)       doTrackAssignment      : 1
[06/14 18:43:44    369s] (I)       dumpBookshelfFiles     : 0
[06/14 18:43:44    369s] (I)       numThreads             : 1
[06/14 18:43:44    369s] (I)       bufferingAwareRouting  : false
[06/14 18:43:44    369s] [NR-eGR] honorMsvRouteConstraint: false
[06/14 18:43:44    369s] (I)       honorPin               : false
[06/14 18:43:44    369s] (I)       honorPinGuide          : true
[06/14 18:43:44    369s] (I)       honorPartition         : false
[06/14 18:43:44    369s] (I)       allowPartitionCrossover: false
[06/14 18:43:44    369s] (I)       honorSingleEntry       : true
[06/14 18:43:44    369s] (I)       honorSingleEntryStrong : true
[06/14 18:43:44    369s] (I)       handleViaSpacingRule   : false
[06/14 18:43:44    369s] (I)       handleEolSpacingRule   : false
[06/14 18:43:44    369s] (I)       PDConstraint           : none
[06/14 18:43:44    369s] (I)       expBetterNDRHandling   : false
[06/14 18:43:44    369s] [NR-eGR] honorClockSpecNDR      : 0
[06/14 18:43:44    369s] (I)       routingEffortLevel     : 3
[06/14 18:43:44    369s] (I)       effortLevel            : standard
[06/14 18:43:44    369s] [NR-eGR] minRouteLayer          : 1
[06/14 18:43:44    369s] [NR-eGR] maxRouteLayer          : 4
[06/14 18:43:44    369s] (I)       relaxedTopLayerCeiling : 127
[06/14 18:43:44    369s] (I)       relaxedBottomLayerFloor: 2
[06/14 18:43:44    369s] (I)       numRowsPerGCell        : 1
[06/14 18:43:44    369s] (I)       speedUpLargeDesign     : 0
[06/14 18:43:44    369s] (I)       multiThreadingTA       : 1
[06/14 18:43:44    369s] (I)       blkAwareLayerSwitching : 1
[06/14 18:43:44    369s] (I)       optimizationMode       : false
[06/14 18:43:44    369s] (I)       routeSecondPG          : false
[06/14 18:43:44    369s] (I)       scenicRatioForLayerRelax: 0.00
[06/14 18:43:44    369s] (I)       detourLimitForLayerRelax: 0.00
[06/14 18:43:44    369s] (I)       punchThroughDistance   : 500.00
[06/14 18:43:44    369s] (I)       scenicBound            : 1.15
[06/14 18:43:44    369s] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 18:43:44    369s] (I)       source-to-sink ratio   : 0.30
[06/14 18:43:44    369s] (I)       targetCongestionRatioH : 1.00
[06/14 18:43:44    369s] (I)       targetCongestionRatioV : 1.00
[06/14 18:43:44    369s] (I)       layerCongestionRatio   : 0.70
[06/14 18:43:44    369s] (I)       m1CongestionRatio      : 0.10
[06/14 18:43:44    369s] (I)       m2m3CongestionRatio    : 0.70
[06/14 18:43:44    369s] (I)       localRouteEffort       : 1.00
[06/14 18:43:44    369s] (I)       numSitesBlockedByOneVia: 8.00
[06/14 18:43:44    369s] (I)       supplyScaleFactorH     : 1.00
[06/14 18:43:44    369s] (I)       supplyScaleFactorV     : 1.00
[06/14 18:43:44    369s] (I)       highlight3DOverflowFactor: 0.00
[06/14 18:43:44    369s] (I)       doubleCutViaModelingRatio: 0.00
[06/14 18:43:44    369s] (I)       routeVias              : 
[06/14 18:43:44    369s] (I)       readTROption           : true
[06/14 18:43:44    369s] (I)       extraSpacingFactor     : 1.00
[06/14 18:43:44    369s] [NR-eGR] numTracksPerClockWire  : 0
[06/14 18:43:44    369s] (I)       routeSelectedNetsOnly  : false
[06/14 18:43:44    369s] (I)       clkNetUseMaxDemand     : false
[06/14 18:43:44    369s] (I)       extraDemandForClocks   : 0
[06/14 18:43:44    369s] (I)       steinerRemoveLayers    : false
[06/14 18:43:44    369s] (I)       demoteLayerScenicScale : 1.00
[06/14 18:43:44    369s] (I)       nonpreferLayerCostScale : 100.00
[06/14 18:43:44    369s] (I)       similarTopologyRoutingFast : false
[06/14 18:43:44    369s] (I)       spanningTreeRefinement : false
[06/14 18:43:44    369s] (I)       spanningTreeRefinementAlpha : 0.50
[06/14 18:43:44    369s] (I)       starting read tracks
[06/14 18:43:44    369s] (I)       build grid graph
[06/14 18:43:44    369s] (I)       build grid graph start
[06/14 18:43:44    369s] [NR-eGR] Layer1 has single uniform track structure
[06/14 18:43:44    369s] [NR-eGR] Layer2 has single uniform track structure
[06/14 18:43:44    369s] [NR-eGR] Layer3 has single uniform track structure
[06/14 18:43:44    369s] [NR-eGR] Layer4 has single uniform track structure
[06/14 18:43:44    369s] (I)       build grid graph end
[06/14 18:43:44    369s] (I)       numViaLayers=4
[06/14 18:43:44    369s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:43:44    369s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:43:44    369s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:43:44    369s] (I)       end build via table
[06/14 18:43:44    369s] [NR-eGR] numRoutingBlks=0 numInstBlks=80404 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 18:43:44    369s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 18:43:44    369s] (I)       readDataFromPlaceDB
[06/14 18:43:44    369s] (I)       Read net information..
[06/14 18:43:44    369s] [NR-eGR] Read numTotalNets=12819  numIgnoredNets=0
[06/14 18:43:44    369s] (I)       Read testcase time = 0.000 seconds
[06/14 18:43:44    369s] 
[06/14 18:43:44    369s] (I)       read default dcut vias
[06/14 18:43:44    369s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:43:44    369s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:43:44    369s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:43:44    369s] (I)       build grid graph start
[06/14 18:43:44    369s] (I)       build grid graph end
[06/14 18:43:44    369s] (I)       Model blockage into capacity
[06/14 18:43:44    369s] (I)       Read numBlocks=719292  numPreroutedWires=0  numCapScreens=0
[06/14 18:43:44    369s] (I)       blocked area on Layer1 : 40985363713750  (1000.98%)
[06/14 18:43:44    369s] (I)       blocked area on Layer2 : 3343475960000  (81.66%)
[06/14 18:43:44    369s] (I)       blocked area on Layer3 : 3658586360000  (89.35%)
[06/14 18:43:44    369s] (I)       blocked area on Layer4 : 1820653120000  (44.47%)
[06/14 18:43:44    369s] (I)       Modeling time = 0.050 seconds
[06/14 18:43:44    369s] 
[06/14 18:43:44    369s] (I)       Number of ignored nets = 0
[06/14 18:43:44    369s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:43:44    369s] (I)       Number of clock nets = 2.  Ignored: No
[06/14 18:43:44    369s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:43:44    369s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:43:44    369s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:43:44    369s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:43:44    369s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:43:44    369s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:43:44    369s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:43:44    369s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/14 18:43:44    369s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1325.9 MB
[06/14 18:43:44    369s] (I)       Ndr track 0 does not exist
[06/14 18:43:44    369s] (I)       Layer1  viaCost=200.00
[06/14 18:43:44    369s] (I)       Layer2  viaCost=100.00
[06/14 18:43:44    369s] (I)       Layer3  viaCost=200.00
[06/14 18:43:44    369s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:43:44    369s] (I)       routing area        :  (0, 0) - (2027000, 2020000)
[06/14 18:43:44    369s] (I)       core area           :  (341600, 340600) - (1686600, 1679600)
[06/14 18:43:44    369s] (I)       Site Width          :  1400  (dbu)
[06/14 18:43:44    369s] (I)       Row Height          : 13000  (dbu)
[06/14 18:43:44    369s] (I)       GCell Width         : 13000  (dbu)
[06/14 18:43:44    369s] (I)       GCell Height        : 13000  (dbu)
[06/14 18:43:44    369s] (I)       grid                :   156   156     4
[06/14 18:43:44    369s] (I)       vertical capacity   :     0 13000     0 13000
[06/14 18:43:44    369s] (I)       horizontal capacity : 13000     0 13000     0
[06/14 18:43:44    369s] (I)       Default wire width  :   500   600   600   600
[06/14 18:43:44    369s] (I)       Default wire space  :   450   500   500   600
[06/14 18:43:44    369s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/14 18:43:44    369s] (I)       First Track Coord   :  1300   700  1300   700
[06/14 18:43:44    369s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/14 18:43:44    369s] (I)       Total num of tracks :  1553  1448  1553  1448
[06/14 18:43:44    369s] (I)       Num of masks        :     1     1     1     1
[06/14 18:43:44    369s] (I)       Num of trim masks   :     0     0     0     0
[06/14 18:43:44    369s] (I)       --------------------------------------------------------
[06/14 18:43:44    369s] 
[06/14 18:43:44    369s] [NR-eGR] ============ Routing rule table ============
[06/14 18:43:44    369s] [NR-eGR] Rule id 0. Nets 12775 
[06/14 18:43:44    369s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 18:43:44    369s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/14 18:43:44    369s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:43:44    369s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:43:44    369s] [NR-eGR] ========================================
[06/14 18:43:44    369s] [NR-eGR] 
[06/14 18:43:44    369s] (I)       After initializing earlyGlobalRoute syMemory usage = 1325.9 MB
[06/14 18:43:44    369s] (I)       Loading and dumping file time : 0.12 seconds
[06/14 18:43:44    369s] (I)       ============= Initialization =============
[06/14 18:43:44    369s] (I)       totalPins=40807  totalGlobalPin=37554 (92.03%)
[06/14 18:43:44    369s] (I)       total 2D Cap : 453567 = (185551 H, 268016 V)
[06/14 18:43:44    369s] (I)       numBigBoxes = 0
[06/14 18:43:44    369s] [NR-eGR] Layer group 1: route 12775 net(s) in layer range [1, 4]
[06/14 18:43:44    369s] (I)       ============  Phase 1a Route ============
[06/14 18:43:44    369s] (I)       Phase 1a runs 0.01 seconds
[06/14 18:43:44    369s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[06/14 18:43:44    369s] (I)       Usage: 67984 = (33574 H, 34410 V) = (18.09% H, 12.84% V) = (4.365e+05um H, 4.473e+05um V)
[06/14 18:43:44    369s] (I)       
[06/14 18:43:44    369s] (I)       ============  Phase 1b Route ============
[06/14 18:43:44    369s] (I)       Phase 1b runs 0.00 seconds
[06/14 18:43:44    369s] (I)       Usage: 67990 = (33574 H, 34416 V) = (18.09% H, 12.84% V) = (4.365e+05um H, 4.474e+05um V)
[06/14 18:43:44    369s] (I)       
[06/14 18:43:44    369s] (I)       earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.00% V. EstWL: 8.838700e+05um
[06/14 18:43:44    369s] (I)       ============  Phase 1c Route ============
[06/14 18:43:44    369s] (I)       Level2 Grid: 32 x 32
[06/14 18:43:44    369s] (I)       Phase 1c runs 0.01 seconds
[06/14 18:43:44    369s] (I)       Usage: 67990 = (33574 H, 34416 V) = (18.09% H, 12.84% V) = (4.365e+05um H, 4.474e+05um V)
[06/14 18:43:44    369s] (I)       
[06/14 18:43:44    369s] (I)       ============  Phase 1d Route ============
[06/14 18:43:44    369s] (I)       Phase 1d runs 0.00 seconds
[06/14 18:43:44    369s] (I)       Usage: 67999 = (33576 H, 34423 V) = (18.10% H, 12.84% V) = (4.365e+05um H, 4.475e+05um V)
[06/14 18:43:44    369s] (I)       
[06/14 18:43:44    369s] (I)       ============  Phase 1e Route ============
[06/14 18:43:44    369s] (I)       Phase 1e runs 0.00 seconds
[06/14 18:43:44    369s] (I)       Usage: 68003 = (33576 H, 34427 V) = (18.10% H, 12.85% V) = (4.365e+05um H, 4.476e+05um V)
[06/14 18:43:44    369s] (I)       
[06/14 18:43:44    369s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 8.840390e+05um
[06/14 18:43:44    369s] [NR-eGR] 
[06/14 18:43:44    369s] (I)       ============  Phase 1l Route ============
[06/14 18:43:44    369s] (I)       Phase 1l runs 0.01 seconds
[06/14 18:43:44    369s] (I)       
[06/14 18:43:44    369s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/14 18:43:44    369s] [NR-eGR]                OverCon         OverCon         OverCon            
[06/14 18:43:44    369s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[06/14 18:43:44    369s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[06/14 18:43:44    369s] [NR-eGR] ------------------------------------------------------------------
[06/14 18:43:44    369s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:43:44    369s] [NR-eGR] Layer2      65( 0.42%)       3( 0.02%)       1( 0.01%)   ( 0.45%) 
[06/14 18:43:44    369s] [NR-eGR] Layer3       3( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[06/14 18:43:44    369s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:43:44    369s] [NR-eGR] ------------------------------------------------------------------
[06/14 18:43:44    369s] [NR-eGR] Total       68( 0.13%)       3( 0.01%)       1( 0.00%)   ( 0.14%) 
[06/14 18:43:44    369s] [NR-eGR] 
[06/14 18:43:44    369s] (I)       Total Global Routing Runtime: 0.07 seconds
[06/14 18:43:44    369s] (I)       total 2D Cap : 454737 = (186254 H, 268483 V)
[06/14 18:43:44    369s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[06/14 18:43:44    369s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.06% V
[06/14 18:43:44    369s] (I)       ============= track Assignment ============
[06/14 18:43:44    369s] (I)       extract Global 3D Wires
[06/14 18:43:44    369s] (I)       Extract Global WL : time=0.01
[06/14 18:43:44    369s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/14 18:43:44    369s] (I)       Initialization real time=0.00 seconds
[06/14 18:43:44    369s] (I)       Run Multi-thread track assignment
[06/14 18:43:44    369s] (I)       merging nets...
[06/14 18:43:44    369s] (I)       merging nets done
[06/14 18:43:44    369s] (I)       Kernel real time=0.10 seconds
[06/14 18:43:44    369s] (I)       End Greedy Track Assignment
[06/14 18:43:44    369s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:43:44    369s] [NR-eGR] Layer1(MET1)(H) length: 9.017323e+04um, number of vias: 40007
[06/14 18:43:44    369s] [NR-eGR] Layer2(MET2)(V) length: 4.201091e+05um, number of vias: 27369
[06/14 18:43:44    369s] [NR-eGR] Layer3(MET3)(H) length: 3.715184e+05um, number of vias: 1786
[06/14 18:43:44    369s] [NR-eGR] Layer4(MET4)(V) length: 5.218200e+04um, number of vias: 0
[06/14 18:43:44    369s] [NR-eGR] Total length: 9.339827e+05um, number of vias: 69162
[06/14 18:43:44    369s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:43:44    369s] [NR-eGR] Total clock nets wire length: 5.128668e+04um 
[06/14 18:43:44    369s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:43:44    369s] [NR-eGR] End Peak syMemory usage = 1263.5 MB
[06/14 18:43:44    369s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.38 seconds
[06/14 18:43:44    369s] Extraction called for design 'top_io' of instances=12486 and nets=13259 using extraction engine 'preRoute' .
[06/14 18:43:44    369s] PreRoute RC Extraction called for design top_io.
[06/14 18:43:44    369s] RC Extraction called in multi-corner(2) mode.
[06/14 18:43:44    369s] RCMode: PreRoute
[06/14 18:43:44    369s]       RC Corner Indexes            0       1   
[06/14 18:43:44    369s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 18:43:44    369s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 18:43:44    369s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 18:43:44    369s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 18:43:44    369s] Shrink Factor                : 1.00000
[06/14 18:43:44    369s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 18:43:44    369s] Using capacitance table file ...
[06/14 18:43:44    369s] Updating RC grid for preRoute extraction ...
[06/14 18:43:44    369s] Initializing multi-corner capacitance tables ... 
[06/14 18:43:44    369s] Initializing multi-corner resistance tables ...
[06/14 18:43:44    369s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1261.477M)
[06/14 18:43:44    370s] #################################################################################
[06/14 18:43:44    370s] # Design Stage: PreRoute
[06/14 18:43:44    370s] # Design Name: top_io
[06/14 18:43:44    370s] # Design Mode: 250nm
[06/14 18:43:44    370s] # Analysis Mode: MMMC Non-OCV 
[06/14 18:43:44    370s] # Parasitics Mode: No SPEF/RCDB
[06/14 18:43:44    370s] # Signoff Settings: SI Off 
[06/14 18:43:44    370s] #################################################################################
[06/14 18:43:45    370s] AAE_INFO: 1 threads acquired from CTE.
[06/14 18:43:45    370s] Calculate delays in BcWc mode...
[06/14 18:43:45    370s] Topological Sorting (REAL = 0:00:00.0, MEM = 1279.6M, InitMEM = 1279.6M)
[06/14 18:43:45    370s] Start delay calculation (fullDC) (1 T). (MEM=1279.62)
[06/14 18:43:45    370s] End AAE Lib Interpolated Model. (MEM=1279.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:43:46    371s] Total number of fetched objects 14651
[06/14 18:43:46    371s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:43:46    371s] End delay calculation. (MEM=1305.79 CPU=0:00:01.3 REAL=0:00:01.0)
[06/14 18:43:46    371s] End delay calculation (fullDC). (MEM=1305.79 CPU=0:00:01.4 REAL=0:00:01.0)
[06/14 18:43:46    371s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1305.8M) ***
[06/14 18:43:46    372s] Deleting Lib Analyzer.
[06/14 18:43:46    372s] Begin: GigaOpt Global Optimization
[06/14 18:43:46    372s] *info: use new DP (enabled)
[06/14 18:43:46    372s] Info: 44 io nets excluded
[06/14 18:43:46    372s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:43:46    372s] PhyDesignGrid: maxLocalDensity 1.20
[06/14 18:43:46    372s] ### Creating PhyDesignMc. totSessionCpu=0:06:12 mem=1321.8M
[06/14 18:43:46    372s] #spOpts: N=250 mergeVia=F 
[06/14 18:43:47    372s] Core basic site is standard
[06/14 18:43:47    372s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:43:47    372s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:12 mem=1321.8M
[06/14 18:43:47    372s] 
[06/14 18:43:47    372s] Creating Lib Analyzer ...
[06/14 18:43:47    372s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/14 18:43:47    372s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/14 18:43:47    372s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/14 18:43:47    372s] 
[06/14 18:43:49    374s] Creating Lib Analyzer, finished. 
[06/14 18:43:49    374s] 
[06/14 18:43:49    374s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/14 18:43:49    374s] ### Creating LA Mngr. totSessionCpu=0:06:15 mem=1321.8M
[06/14 18:43:49    374s] ### Creating LA Mngr, finished. totSessionCpu=0:06:15 mem=1321.8M
[06/14 18:43:52    377s] *info: 44 io nets excluded
[06/14 18:43:52    377s] *info: 2 clock nets excluded
[06/14 18:43:52    377s] *info: 7 special nets excluded.
[06/14 18:43:52    377s] *info: 436 no-driver nets excluded.
[06/14 18:43:53    378s] ** GigaOpt Global Opt WNS Slack -5.651  TNS Slack -281.532 
[06/14 18:43:53    378s] +--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:43:53    378s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:43:53    378s] +--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:43:53    378s] |  -5.651|-281.532|    79.94%|   0:00:00.0| 1414.1M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:43:56    381s] |  -5.651|-280.323|    79.89%|   0:00:03.0| 1414.1M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:43:56    382s] |  -5.651|-280.314|    79.90%|   0:00:00.0| 1414.1M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:43:56    382s] |  -5.651|-280.314|    79.90%|   0:00:00.0| 1414.1M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:43:57    382s] |  -5.651|-278.919|    79.92%|   0:00:01.0| 1416.4M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:44:00    385s] |  -5.653|-269.988|    79.96%|   0:00:03.0| 1416.4M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:44:00    385s] |  -5.653|-269.112|    79.97%|   0:00:00.0| 1416.4M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:44:00    385s] |  -5.653|-269.112|    79.97%|   0:00:00.0| 1416.4M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:44:00    385s] |  -5.653|-264.581|    80.04%|   0:00:00.0| 1416.4M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:44:00    386s] |  -5.653|-265.350|    80.06%|   0:00:00.0| 1416.4M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/14 18:44:00    386s] +--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:44:00    386s] 
[06/14 18:44:00    386s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:07.3 real=0:00:07.0 mem=1416.4M) ***
[06/14 18:44:00    386s] 
[06/14 18:44:00    386s] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.3 real=0:00:07.0 mem=1416.4M) ***
[06/14 18:44:01    386s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:44:01    386s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:44:01    386s] **** End NDR-Layer Usage Statistics ****
[06/14 18:44:01    386s] ** GigaOpt Global Opt End WNS Slack -5.653  TNS Slack -265.350 
[06/14 18:44:01    386s] End: GigaOpt Global Optimization
[06/14 18:44:01    386s] 
[06/14 18:44:01    386s] Active setup views:
[06/14 18:44:01    386s]  setup_func_max
[06/14 18:44:01    386s]   Dominating endpoints: 0
[06/14 18:44:01    386s]   Dominating TNS: -0.000
[06/14 18:44:01    386s] 
[06/14 18:44:01    386s] *** Timing NOT met, worst failing slack is -5.653
[06/14 18:44:01    386s] *** Check timing (0:00:00.0)
[06/14 18:44:01    386s] Deleting Lib Analyzer.
[06/14 18:44:01    386s] Info: 44 io nets excluded
[06/14 18:44:01    386s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:44:01    386s] ### Creating LA Mngr. totSessionCpu=0:06:26 mem=1280.8M
[06/14 18:44:01    386s] ### Creating LA Mngr, finished. totSessionCpu=0:06:26 mem=1280.8M
[06/14 18:44:01    386s] **INFO: Flow update: Design is easy to close.
[06/14 18:44:01    386s] setup target slack: 0.1
[06/14 18:44:01    386s] extra slack: 0.1
[06/14 18:44:01    386s] std delay: 0.1417
[06/14 18:44:01    386s] real setup target slack: 0.1417
[06/14 18:44:01    386s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:44:01    386s] ### Creating PhyDesignMc. totSessionCpu=0:06:26 mem=1278.8M
[06/14 18:44:01    386s] #spOpts: N=250 
[06/14 18:44:01    386s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:26 mem=1278.8M
[06/14 18:44:01    386s] incrSKP preserve mode is on...
[06/14 18:44:01    386s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/14 18:44:01    386s] [NR-eGR] Started earlyGlobalRoute kernel
[06/14 18:44:01    386s] [NR-eGR] Initial Peak syMemory usage = 1278.8 MB
[06/14 18:44:01    386s] (I)       Reading DB...
[06/14 18:44:01    386s] (I)       before initializing RouteDB syMemory usage = 1284.3 MB
[06/14 18:44:01    386s] (I)       congestionReportName   : 
[06/14 18:44:01    386s] (I)       layerRangeFor2DCongestion : 
[06/14 18:44:01    386s] (I)       buildTerm2TermWires    : 0
[06/14 18:44:01    386s] (I)       doTrackAssignment      : 1
[06/14 18:44:01    386s] (I)       dumpBookshelfFiles     : 0
[06/14 18:44:01    386s] (I)       numThreads             : 1
[06/14 18:44:01    386s] (I)       bufferingAwareRouting  : false
[06/14 18:44:01    386s] [NR-eGR] honorMsvRouteConstraint: false
[06/14 18:44:01    386s] (I)       honorPin               : false
[06/14 18:44:01    386s] (I)       honorPinGuide          : true
[06/14 18:44:01    386s] (I)       honorPartition         : false
[06/14 18:44:01    386s] (I)       allowPartitionCrossover: false
[06/14 18:44:01    386s] (I)       honorSingleEntry       : true
[06/14 18:44:01    386s] (I)       honorSingleEntryStrong : true
[06/14 18:44:01    386s] (I)       handleViaSpacingRule   : false
[06/14 18:44:01    386s] (I)       handleEolSpacingRule   : false
[06/14 18:44:01    386s] (I)       PDConstraint           : none
[06/14 18:44:01    386s] (I)       expBetterNDRHandling   : false
[06/14 18:44:01    386s] [NR-eGR] honorClockSpecNDR      : 0
[06/14 18:44:01    386s] (I)       routingEffortLevel     : 3
[06/14 18:44:01    386s] (I)       effortLevel            : standard
[06/14 18:44:01    386s] [NR-eGR] minRouteLayer          : 1
[06/14 18:44:01    386s] [NR-eGR] maxRouteLayer          : 4
[06/14 18:44:01    386s] (I)       relaxedTopLayerCeiling : 127
[06/14 18:44:01    386s] (I)       relaxedBottomLayerFloor: 2
[06/14 18:44:01    386s] (I)       numRowsPerGCell        : 1
[06/14 18:44:01    386s] (I)       speedUpLargeDesign     : 0
[06/14 18:44:01    386s] (I)       multiThreadingTA       : 1
[06/14 18:44:01    386s] (I)       blkAwareLayerSwitching : 1
[06/14 18:44:01    386s] (I)       optimizationMode       : false
[06/14 18:44:01    386s] (I)       routeSecondPG          : false
[06/14 18:44:01    386s] (I)       scenicRatioForLayerRelax: 0.00
[06/14 18:44:01    386s] (I)       detourLimitForLayerRelax: 0.00
[06/14 18:44:01    386s] (I)       punchThroughDistance   : 500.00
[06/14 18:44:01    386s] (I)       scenicBound            : 1.15
[06/14 18:44:01    386s] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 18:44:01    386s] (I)       source-to-sink ratio   : 0.00
[06/14 18:44:01    386s] (I)       targetCongestionRatioH : 1.00
[06/14 18:44:01    386s] (I)       targetCongestionRatioV : 1.00
[06/14 18:44:01    386s] (I)       layerCongestionRatio   : 0.70
[06/14 18:44:01    386s] (I)       m1CongestionRatio      : 0.10
[06/14 18:44:01    386s] (I)       m2m3CongestionRatio    : 0.70
[06/14 18:44:01    386s] (I)       localRouteEffort       : 1.00
[06/14 18:44:01    386s] (I)       numSitesBlockedByOneVia: 8.00
[06/14 18:44:01    386s] (I)       supplyScaleFactorH     : 1.00
[06/14 18:44:01    386s] (I)       supplyScaleFactorV     : 1.00
[06/14 18:44:01    386s] (I)       highlight3DOverflowFactor: 0.00
[06/14 18:44:01    386s] (I)       doubleCutViaModelingRatio: 0.00
[06/14 18:44:01    386s] (I)       routeVias              : 
[06/14 18:44:01    386s] (I)       readTROption           : true
[06/14 18:44:01    386s] (I)       extraSpacingFactor     : 1.00
[06/14 18:44:01    386s] [NR-eGR] numTracksPerClockWire  : 0
[06/14 18:44:01    386s] (I)       routeSelectedNetsOnly  : false
[06/14 18:44:01    386s] (I)       clkNetUseMaxDemand     : false
[06/14 18:44:01    386s] (I)       extraDemandForClocks   : 0
[06/14 18:44:01    386s] (I)       steinerRemoveLayers    : false
[06/14 18:44:01    386s] (I)       demoteLayerScenicScale : 1.00
[06/14 18:44:01    386s] (I)       nonpreferLayerCostScale : 100.00
[06/14 18:44:01    386s] (I)       similarTopologyRoutingFast : false
[06/14 18:44:01    386s] (I)       spanningTreeRefinement : false
[06/14 18:44:01    386s] (I)       spanningTreeRefinementAlpha : 0.50
[06/14 18:44:01    386s] (I)       starting read tracks
[06/14 18:44:01    386s] (I)       build grid graph
[06/14 18:44:01    386s] (I)       build grid graph start
[06/14 18:44:01    386s] [NR-eGR] Layer1 has single uniform track structure
[06/14 18:44:01    386s] [NR-eGR] Layer2 has single uniform track structure
[06/14 18:44:01    386s] [NR-eGR] Layer3 has single uniform track structure
[06/14 18:44:01    386s] [NR-eGR] Layer4 has single uniform track structure
[06/14 18:44:01    386s] (I)       build grid graph end
[06/14 18:44:01    386s] (I)       numViaLayers=4
[06/14 18:44:01    386s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:44:01    386s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:44:01    386s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:44:01    386s] (I)       end build via table
[06/14 18:44:01    386s] [NR-eGR] numRoutingBlks=0 numInstBlks=80204 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 18:44:01    386s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 18:44:01    386s] (I)       readDataFromPlaceDB
[06/14 18:44:01    386s] (I)       Read net information..
[06/14 18:44:01    386s] [NR-eGR] Read numTotalNets=12779  numIgnoredNets=0
[06/14 18:44:01    386s] (I)       Read testcase time = 0.010 seconds
[06/14 18:44:01    386s] 
[06/14 18:44:01    386s] (I)       read default dcut vias
[06/14 18:44:01    386s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:44:01    386s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:44:01    386s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:44:01    386s] (I)       build grid graph start
[06/14 18:44:01    386s] (I)       build grid graph end
[06/14 18:44:01    386s] (I)       Model blockage into capacity
[06/14 18:44:01    386s] (I)       Read numBlocks=719837  numPreroutedWires=0  numCapScreens=0
[06/14 18:44:01    386s] (I)       blocked area on Layer1 : 41011951768750  (1001.63%)
[06/14 18:44:01    386s] (I)       blocked area on Layer2 : 3343475960000  (81.66%)
[06/14 18:44:01    386s] (I)       blocked area on Layer3 : 3658586360000  (89.35%)
[06/14 18:44:01    386s] (I)       blocked area on Layer4 : 1820653120000  (44.47%)
[06/14 18:44:01    386s] (I)       Modeling time = 0.040 seconds
[06/14 18:44:01    386s] 
[06/14 18:44:01    386s] (I)       Number of ignored nets = 0
[06/14 18:44:01    386s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:44:01    386s] (I)       Number of clock nets = 2.  Ignored: No
[06/14 18:44:01    386s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:44:01    386s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:44:01    386s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:44:01    386s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:44:01    386s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:44:01    386s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:44:01    386s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:44:01    386s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/14 18:44:01    386s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1321.8 MB
[06/14 18:44:01    386s] (I)       Ndr track 0 does not exist
[06/14 18:44:01    386s] (I)       Layer1  viaCost=200.00
[06/14 18:44:01    386s] (I)       Layer2  viaCost=100.00
[06/14 18:44:01    386s] (I)       Layer3  viaCost=200.00
[06/14 18:44:01    386s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:44:01    386s] (I)       routing area        :  (0, 0) - (2027000, 2020000)
[06/14 18:44:01    386s] (I)       core area           :  (341600, 340600) - (1686600, 1679600)
[06/14 18:44:01    386s] (I)       Site Width          :  1400  (dbu)
[06/14 18:44:01    386s] (I)       Row Height          : 13000  (dbu)
[06/14 18:44:01    386s] (I)       GCell Width         : 13000  (dbu)
[06/14 18:44:01    386s] (I)       GCell Height        : 13000  (dbu)
[06/14 18:44:01    386s] (I)       grid                :   156   156     4
[06/14 18:44:01    386s] (I)       vertical capacity   :     0 13000     0 13000
[06/14 18:44:01    386s] (I)       horizontal capacity : 13000     0 13000     0
[06/14 18:44:01    386s] (I)       Default wire width  :   500   600   600   600
[06/14 18:44:01    386s] (I)       Default wire space  :   450   500   500   600
[06/14 18:44:01    386s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/14 18:44:01    386s] (I)       First Track Coord   :  1300   700  1300   700
[06/14 18:44:01    386s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/14 18:44:01    386s] (I)       Total num of tracks :  1553  1448  1553  1448
[06/14 18:44:01    386s] (I)       Num of masks        :     1     1     1     1
[06/14 18:44:01    386s] (I)       Num of trim masks   :     0     0     0     0
[06/14 18:44:01    386s] (I)       --------------------------------------------------------
[06/14 18:44:01    386s] 
[06/14 18:44:01    386s] [NR-eGR] ============ Routing rule table ============
[06/14 18:44:01    386s] [NR-eGR] Rule id 0. Nets 12729 
[06/14 18:44:01    386s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 18:44:01    386s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/14 18:44:01    386s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:44:01    386s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:44:01    386s] [NR-eGR] ========================================
[06/14 18:44:01    386s] [NR-eGR] 
[06/14 18:44:01    386s] (I)       After initializing earlyGlobalRoute syMemory usage = 1321.8 MB
[06/14 18:44:01    386s] (I)       Loading and dumping file time : 0.13 seconds
[06/14 18:44:01    386s] (I)       ============= Initialization =============
[06/14 18:44:01    386s] (I)       totalPins=40715  totalGlobalPin=37389 (91.83%)
[06/14 18:44:01    386s] (I)       total 2D Cap : 453567 = (185551 H, 268016 V)
[06/14 18:44:01    386s] [NR-eGR] Layer group 1: route 12729 net(s) in layer range [1, 4]
[06/14 18:44:01    386s] (I)       ============  Phase 1a Route ============
[06/14 18:44:01    386s] (I)       Phase 1a runs 0.01 seconds
[06/14 18:44:01    386s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/14 18:44:01    386s] (I)       Usage: 66463 = (32644 H, 33819 V) = (17.59% H, 12.62% V) = (4.244e+05um H, 4.396e+05um V)
[06/14 18:44:01    386s] (I)       
[06/14 18:44:01    386s] (I)       ============  Phase 1b Route ============
[06/14 18:44:01    386s] (I)       Phase 1b runs 0.01 seconds
[06/14 18:44:01    386s] (I)       Usage: 66465 = (32644 H, 33821 V) = (17.59% H, 12.62% V) = (4.244e+05um H, 4.397e+05um V)
[06/14 18:44:01    386s] (I)       
[06/14 18:44:01    386s] (I)       earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 8.640450e+05um
[06/14 18:44:01    386s] (I)       ============  Phase 1c Route ============
[06/14 18:44:01    386s] (I)       Level2 Grid: 32 x 32
[06/14 18:44:01    386s] (I)       Phase 1c runs 0.00 seconds
[06/14 18:44:01    386s] (I)       Usage: 66465 = (32644 H, 33821 V) = (17.59% H, 12.62% V) = (4.244e+05um H, 4.397e+05um V)
[06/14 18:44:01    386s] (I)       
[06/14 18:44:01    386s] (I)       ============  Phase 1d Route ============
[06/14 18:44:01    386s] (I)       Phase 1d runs 0.00 seconds
[06/14 18:44:01    386s] (I)       Usage: 66479 = (32644 H, 33835 V) = (17.59% H, 12.62% V) = (4.244e+05um H, 4.399e+05um V)
[06/14 18:44:01    386s] (I)       
[06/14 18:44:01    386s] (I)       ============  Phase 1e Route ============
[06/14 18:44:01    386s] (I)       Phase 1e runs 0.00 seconds
[06/14 18:44:01    386s] (I)       Usage: 66483 = (32644 H, 33839 V) = (17.59% H, 12.63% V) = (4.244e+05um H, 4.399e+05um V)
[06/14 18:44:01    386s] (I)       
[06/14 18:44:01    386s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 8.642790e+05um
[06/14 18:44:01    386s] [NR-eGR] 
[06/14 18:44:01    386s] (I)       ============  Phase 1l Route ============
[06/14 18:44:01    386s] (I)       Phase 1l runs 0.01 seconds
[06/14 18:44:01    386s] (I)       
[06/14 18:44:01    386s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/14 18:44:01    386s] [NR-eGR]                OverCon         OverCon         OverCon            
[06/14 18:44:01    386s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[06/14 18:44:01    386s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[06/14 18:44:01    386s] [NR-eGR] ------------------------------------------------------------------
[06/14 18:44:01    386s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:44:01    386s] [NR-eGR] Layer2      63( 0.41%)       6( 0.04%)       1( 0.01%)   ( 0.46%) 
[06/14 18:44:01    386s] [NR-eGR] Layer3       4( 0.03%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[06/14 18:44:01    386s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:44:01    386s] [NR-eGR] ------------------------------------------------------------------
[06/14 18:44:01    386s] [NR-eGR] Total       67( 0.13%)       6( 0.01%)       1( 0.00%)   ( 0.14%) 
[06/14 18:44:01    386s] [NR-eGR] 
[06/14 18:44:01    386s] (I)       Total Global Routing Runtime: 0.06 seconds
[06/14 18:44:01    386s] (I)       total 2D Cap : 454737 = (186254 H, 268483 V)
[06/14 18:44:01    386s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.04% V
[06/14 18:44:01    386s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.06% V
[06/14 18:44:01    386s] [NR-eGR] End Peak syMemory usage = 1321.8 MB
[06/14 18:44:01    386s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
[06/14 18:44:01    386s] [hotspot] +------------+---------------+---------------+
[06/14 18:44:01    386s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:44:01    386s] [hotspot] +------------+---------------+---------------+
[06/14 18:44:01    386s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:44:01    386s] [hotspot] +------------+---------------+---------------+
[06/14 18:44:01    386s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:44:01    386s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:44:01    386s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/14 18:44:01    386s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/14 18:44:01    386s] #spOpts: N=250 
[06/14 18:44:01    386s] Apply auto density screen in post-place stage.
[06/14 18:44:01    386s] Auto density screen increases utilization from 0.790 to 0.790
[06/14 18:44:01    386s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1321.8M
[06/14 18:44:01    386s] *** Starting refinePlace (0:06:27 mem=1321.8M) ***
[06/14 18:44:01    386s] Total net bbox length = 7.129e+05 (3.454e+05 3.675e+05) (ext = 2.620e+04)
[06/14 18:44:01    386s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:44:01    386s] Type 'man IMPSP-5140' for more detail.
[06/14 18:44:01    386s] **WARN: (IMPSP-315):	Found 12446 instances insts with no PG Term connections.
[06/14 18:44:01    386s] Type 'man IMPSP-315' for more detail.
[06/14 18:44:01    386s] default core: bins with density >  0.75 = 59.5 % ( 72 / 121 )
[06/14 18:44:01    386s] Density distribution unevenness ratio = 7.039%
[06/14 18:44:01    386s] RPlace IncrNP: Rollback Lev = -5
[06/14 18:44:01    386s] RPlace: Density =1.003226, incremental np is triggered.
[06/14 18:44:01    386s] incr SKP is on..., with optDC mode
[06/14 18:44:01    386s] total jobs 2830
[06/14 18:44:01    386s] multi thread init TemplateIndex for each ta. thread num 1
[06/14 18:44:01    386s] Wait...
[06/14 18:44:01    387s] (cpu=0:00:00.2 mem=1321.8M) ***
[06/14 18:44:01    387s] total jobs 0 -> 1740
[06/14 18:44:01    387s] multi thread init TemplateIndex for each ta. thread num 1
[06/14 18:44:01    387s] finished multi-thread init
[06/14 18:44:01    387s] *** Build Virtual Sizing Timing Model
[06/14 18:44:01    387s] (cpu=0:00:00.3 mem=1321.8M) ***
[06/14 18:44:02    387s] Persistent padding is off here.
[06/14 18:44:02    387s] Congestion driven padding in post-place stage.
[06/14 18:44:02    387s] Congestion driven padding increases utilization from 1.057 to 1.003
[06/14 18:44:02    387s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1321.8M
[06/14 18:44:02    387s] limitMaxMove 0, priorityInstMaxMove -1
[06/14 18:44:02    387s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[06/14 18:44:02    387s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/14 18:44:02    387s] No instances found in the vector
[06/14 18:44:02    387s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1321.8M, DRC: 0)
[06/14 18:44:02    387s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:44:09    395s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/14 18:44:09    395s] No instances found in the vector
[06/14 18:44:09    395s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1321.8M, DRC: 0)
[06/14 18:44:09    395s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:44:24    409s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/14 18:44:24    409s] No instances found in the vector
[06/14 18:44:24    409s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1321.8M, DRC: 0)
[06/14 18:44:24    409s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:44:36    421s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/14 18:44:36    421s] No instances found in the vector
[06/14 18:44:36    421s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1321.8M, DRC: 0)
[06/14 18:44:36    421s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:44:53    439s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/14 18:44:53    439s] No instances found in the vector
[06/14 18:44:53    439s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1321.8M, DRC: 0)
[06/14 18:44:53    439s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:45:00    445s] default core: bins with density >  0.75 = 67.8 % ( 82 / 121 )
[06/14 18:45:00    445s] Density distribution unevenness ratio = 5.029%
[06/14 18:45:00    445s] RPlace postIncrNP: Density = 1.003226 -> 1.006452.
[06/14 18:45:00    445s] RPlace postIncrNP Info: Density distribution changes:
[06/14 18:45:00    445s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[06/14 18:45:00    445s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[06/14 18:45:00    445s] [1.00 - 1.05] :	 1 (0.83%) -> 2 (1.65%)
[06/14 18:45:00    445s] [0.95 - 1.00] :	 17 (14.05%) -> 5 (4.13%)
[06/14 18:45:00    445s] [0.90 - 0.95] :	 14 (11.57%) -> 9 (7.44%)
[06/14 18:45:00    445s] [0.85 - 0.90] :	 14 (11.57%) -> 19 (15.70%)
[06/14 18:45:00    445s] [0.80 - 0.85] :	 15 (12.40%) -> 25 (20.66%)
[06/14 18:45:00    445s] [CPU] RefinePlace/IncrNP (cpu=0:00:59.0, real=0:00:59.0, mem=1321.8MB) @(0:06:27 - 0:07:26).
[06/14 18:45:00    445s] Move report: incrNP moves 12146 insts, mean move: 57.07 um, max move: 529.60 um
[06/14 18:45:00    445s] 	Max move on inst (t_op/FE_RC_1542_0): (716.80, 769.60) --> (960.40, 483.60)
[06/14 18:45:00    445s] Move report: Timing Driven Placement moves 12146 insts, mean move: 57.07 um, max move: 529.60 um
[06/14 18:45:00    445s] 	Max move on inst (t_op/FE_RC_1542_0): (716.80, 769.60) --> (960.40, 483.60)
[06/14 18:45:00    445s] 	Runtime: CPU: 0:00:59.0 REAL: 0:00:59.0 MEM: 1321.8MB
[06/14 18:45:00    445s] Starting refinePlace ...
[06/14 18:45:00    445s] default core: bins with density >  0.75 = 62.8 % ( 76 / 121 )
[06/14 18:45:00    445s] Density distribution unevenness ratio = 4.988%
[06/14 18:45:00    446s]   Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:45:00    446s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1321.8MB) @(0:07:26 - 0:07:26).
[06/14 18:45:00    446s] Move report: preRPlace moves 5891 insts, mean move: 5.06 um, max move: 40.00 um
[06/14 18:45:00    446s] 	Max move on inst (t_op/u_inFIFO/FIFO_reg[26][2]): (525.00, 1523.60) --> (511.00, 1549.60)
[06/14 18:45:00    446s] 	Length: 19 sites, height: 1 rows, site name: standard, cell type: DFE1
[06/14 18:45:00    446s] wireLenOptFixPriorityInst 0 inst fixed
[06/14 18:45:00    446s] Placement tweakage begins.
[06/14 18:45:00    446s] wire length = 7.917e+05
[06/14 18:45:01    447s] wire length = 7.383e+05
[06/14 18:45:01    447s] Placement tweakage ends.
[06/14 18:45:01    447s] Move report: tweak moves 3566 insts, mean move: 9.14 um, max move: 58.80 um
[06/14 18:45:01    447s] 	Max move on inst (t_op/FE_OFC355_u_inFIFO_n674): (445.20, 1055.60) --> (504.00, 1055.60)
[06/14 18:45:01    447s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=1321.8MB) @(0:07:26 - 0:07:27).
[06/14 18:45:01    447s] Move report: legalization moves 84 insts, mean move: 6.65 um, max move: 42.40 um
[06/14 18:45:01    447s] 	Max move on inst (t_op/U1105): (681.80, 1224.60) --> (652.40, 1237.60)
[06/14 18:45:01    447s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1321.8MB) @(0:07:27 - 0:07:27).
[06/14 18:45:01    447s] Move report: Detail placement moves 7117 insts, mean move: 7.31 um, max move: 60.20 um
[06/14 18:45:01    447s] 	Max move on inst (t_op/u_inFIFO/FIFO_reg[42][0]): (681.80, 1601.60) --> (742.00, 1601.60)
[06/14 18:45:01    447s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1321.8MB
[06/14 18:45:01    447s] Statistics of distance of Instance movement in refine placement:
[06/14 18:45:01    447s]   maximum (X+Y) =       538.40 um
[06/14 18:45:01    447s]   inst (t_op/FE_RC_3495_0) with max move: (1194.2, 1094.6) -> (1524.6, 886.6)
[06/14 18:45:01    447s]   mean    (X+Y) =        57.39 um
[06/14 18:45:01    447s] Total instances flipped for WireLenOpt: 620
[06/14 18:45:01    447s] Total instances flipped, including legalization: 18
[06/14 18:45:01    447s] Summary Report:
[06/14 18:45:01    447s] Instances move: 12147 (out of 12196 movable)
[06/14 18:45:01    447s] Instances flipped: 18
[06/14 18:45:01    447s] Mean displacement: 57.39 um
[06/14 18:45:01    447s] Max displacement: 538.40 um (Instance: t_op/FE_RC_3495_0) (1194.2, 1094.6) -> (1524.6, 886.6)
[06/14 18:45:01    447s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/14 18:45:01    447s] Total instances moved : 12147
[06/14 18:45:01    447s] Total net bbox length = 5.538e+05 (2.442e+05 3.096e+05) (ext = 2.659e+04)
[06/14 18:45:01    447s] Runtime: CPU: 0:01:00 REAL: 0:01:00.0 MEM: 1321.8MB
[06/14 18:45:01    447s] [CPU] RefinePlace/total (cpu=0:01:00, real=0:01:00.0, mem=1321.8MB) @(0:06:27 - 0:07:27).
[06/14 18:45:01    447s] *** Finished refinePlace (0:07:27 mem=1321.8M) ***
[06/14 18:45:01    447s] #spOpts: N=250 
[06/14 18:45:01    447s] default core: bins with density >  0.75 = 61.2 % ( 74 / 121 )
[06/14 18:45:01    447s] Density distribution unevenness ratio = 4.748%
[06/14 18:45:01    447s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/14 18:45:01    447s] Type 'man IMPSP-9025' for more detail.
[06/14 18:45:01    447s] Trial Route Overflow 0(H) 0(V)
[06/14 18:45:01    447s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/14 18:45:01    447s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/14 18:45:01    447s] Starting congestion repair ...
[06/14 18:45:01    447s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/14 18:45:01    447s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/14 18:45:01    447s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/14 18:45:01    447s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/14 18:45:01    447s] Starting Early Global Route congestion estimation: mem = 1321.8M
[06/14 18:45:01    447s] (I)       Reading DB...
[06/14 18:45:02    447s] (I)       before initializing RouteDB syMemory usage = 1321.8 MB
[06/14 18:45:02    447s] (I)       congestionReportName   : 
[06/14 18:45:02    447s] (I)       layerRangeFor2DCongestion : 
[06/14 18:45:02    447s] (I)       buildTerm2TermWires    : 1
[06/14 18:45:02    447s] (I)       doTrackAssignment      : 1
[06/14 18:45:02    447s] (I)       dumpBookshelfFiles     : 0
[06/14 18:45:02    447s] (I)       numThreads             : 1
[06/14 18:45:02    447s] (I)       bufferingAwareRouting  : false
[06/14 18:45:02    447s] [NR-eGR] honorMsvRouteConstraint: false
[06/14 18:45:02    447s] (I)       honorPin               : false
[06/14 18:45:02    447s] (I)       honorPinGuide          : true
[06/14 18:45:02    447s] (I)       honorPartition         : false
[06/14 18:45:02    447s] (I)       allowPartitionCrossover: false
[06/14 18:45:02    447s] (I)       honorSingleEntry       : true
[06/14 18:45:02    447s] (I)       honorSingleEntryStrong : true
[06/14 18:45:02    447s] (I)       handleViaSpacingRule   : false
[06/14 18:45:02    447s] (I)       handleEolSpacingRule   : false
[06/14 18:45:02    447s] (I)       PDConstraint           : none
[06/14 18:45:02    447s] (I)       expBetterNDRHandling   : false
[06/14 18:45:02    447s] [NR-eGR] honorClockSpecNDR      : 0
[06/14 18:45:02    447s] (I)       routingEffortLevel     : 3
[06/14 18:45:02    447s] (I)       effortLevel            : standard
[06/14 18:45:02    447s] [NR-eGR] minRouteLayer          : 1
[06/14 18:45:02    447s] [NR-eGR] maxRouteLayer          : 4
[06/14 18:45:02    447s] (I)       relaxedTopLayerCeiling : 127
[06/14 18:45:02    447s] (I)       relaxedBottomLayerFloor: 2
[06/14 18:45:02    447s] (I)       numRowsPerGCell        : 1
[06/14 18:45:02    447s] (I)       speedUpLargeDesign     : 0
[06/14 18:45:02    447s] (I)       multiThreadingTA       : 1
[06/14 18:45:02    447s] (I)       blkAwareLayerSwitching : 1
[06/14 18:45:02    447s] (I)       optimizationMode       : false
[06/14 18:45:02    447s] (I)       routeSecondPG          : false
[06/14 18:45:02    447s] (I)       scenicRatioForLayerRelax: 0.00
[06/14 18:45:02    447s] (I)       detourLimitForLayerRelax: 0.00
[06/14 18:45:02    447s] (I)       punchThroughDistance   : 500.00
[06/14 18:45:02    447s] (I)       scenicBound            : 1.15
[06/14 18:45:02    447s] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 18:45:02    447s] (I)       source-to-sink ratio   : 0.00
[06/14 18:45:02    447s] (I)       targetCongestionRatioH : 1.00
[06/14 18:45:02    447s] (I)       targetCongestionRatioV : 1.00
[06/14 18:45:02    447s] (I)       layerCongestionRatio   : 0.70
[06/14 18:45:02    447s] (I)       m1CongestionRatio      : 0.10
[06/14 18:45:02    447s] (I)       m2m3CongestionRatio    : 0.70
[06/14 18:45:02    447s] (I)       localRouteEffort       : 1.00
[06/14 18:45:02    447s] (I)       numSitesBlockedByOneVia: 8.00
[06/14 18:45:02    447s] (I)       supplyScaleFactorH     : 1.00
[06/14 18:45:02    447s] (I)       supplyScaleFactorV     : 1.00
[06/14 18:45:02    447s] (I)       highlight3DOverflowFactor: 0.00
[06/14 18:45:02    447s] (I)       doubleCutViaModelingRatio: 0.00
[06/14 18:45:02    447s] (I)       routeVias              : 
[06/14 18:45:02    447s] (I)       readTROption           : true
[06/14 18:45:02    447s] (I)       extraSpacingFactor     : 1.00
[06/14 18:45:02    447s] [NR-eGR] numTracksPerClockWire  : 0
[06/14 18:45:02    447s] (I)       routeSelectedNetsOnly  : false
[06/14 18:45:02    447s] (I)       clkNetUseMaxDemand     : false
[06/14 18:45:02    447s] (I)       extraDemandForClocks   : 0
[06/14 18:45:02    447s] (I)       steinerRemoveLayers    : false
[06/14 18:45:02    447s] (I)       demoteLayerScenicScale : 1.00
[06/14 18:45:02    447s] (I)       nonpreferLayerCostScale : 100.00
[06/14 18:45:02    447s] (I)       similarTopologyRoutingFast : false
[06/14 18:45:02    447s] (I)       spanningTreeRefinement : false
[06/14 18:45:02    447s] (I)       spanningTreeRefinementAlpha : 0.50
[06/14 18:45:02    447s] (I)       starting read tracks
[06/14 18:45:02    447s] (I)       build grid graph
[06/14 18:45:02    447s] (I)       build grid graph start
[06/14 18:45:02    447s] [NR-eGR] Layer1 has single uniform track structure
[06/14 18:45:02    447s] [NR-eGR] Layer2 has single uniform track structure
[06/14 18:45:02    447s] [NR-eGR] Layer3 has single uniform track structure
[06/14 18:45:02    447s] [NR-eGR] Layer4 has single uniform track structure
[06/14 18:45:02    447s] (I)       build grid graph end
[06/14 18:45:02    447s] (I)       numViaLayers=4
[06/14 18:45:02    447s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:45:02    447s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:45:02    447s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:45:02    447s] (I)       end build via table
[06/14 18:45:02    447s] [NR-eGR] numRoutingBlks=0 numInstBlks=80204 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 18:45:02    447s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 18:45:02    447s] (I)       readDataFromPlaceDB
[06/14 18:45:02    447s] (I)       Read net information..
[06/14 18:45:02    447s] [NR-eGR] Read numTotalNets=12779  numIgnoredNets=0
[06/14 18:45:02    447s] (I)       Read testcase time = 0.000 seconds
[06/14 18:45:02    447s] 
[06/14 18:45:02    447s] (I)       read default dcut vias
[06/14 18:45:02    447s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:45:02    447s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:45:02    447s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:45:02    447s] (I)       build grid graph start
[06/14 18:45:02    447s] (I)       build grid graph end
[06/14 18:45:02    447s] (I)       Model blockage into capacity
[06/14 18:45:02    447s] (I)       Read numBlocks=719837  numPreroutedWires=0  numCapScreens=0
[06/14 18:45:02    447s] (I)       blocked area on Layer1 : 41011951768750  (1001.63%)
[06/14 18:45:02    447s] (I)       blocked area on Layer2 : 3343475960000  (81.66%)
[06/14 18:45:02    447s] (I)       blocked area on Layer3 : 3658586360000  (89.35%)
[06/14 18:45:02    447s] (I)       blocked area on Layer4 : 1820653120000  (44.47%)
[06/14 18:45:02    447s] (I)       Modeling time = 0.040 seconds
[06/14 18:45:02    447s] 
[06/14 18:45:02    447s] (I)       Number of ignored nets = 0
[06/14 18:45:02    447s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:45:02    447s] (I)       Number of clock nets = 2.  Ignored: No
[06/14 18:45:02    447s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:45:02    447s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:45:02    447s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:45:02    447s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:45:02    447s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:45:02    447s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:45:02    447s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:45:02    447s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/14 18:45:02    447s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1341.8 MB
[06/14 18:45:02    447s] (I)       Ndr track 0 does not exist
[06/14 18:45:02    447s] (I)       Layer1  viaCost=200.00
[06/14 18:45:02    447s] (I)       Layer2  viaCost=100.00
[06/14 18:45:02    447s] (I)       Layer3  viaCost=200.00
[06/14 18:45:02    447s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:45:02    447s] (I)       routing area        :  (0, 0) - (2027000, 2020000)
[06/14 18:45:02    447s] (I)       core area           :  (341600, 340600) - (1686600, 1679600)
[06/14 18:45:02    447s] (I)       Site Width          :  1400  (dbu)
[06/14 18:45:02    447s] (I)       Row Height          : 13000  (dbu)
[06/14 18:45:02    447s] (I)       GCell Width         : 13000  (dbu)
[06/14 18:45:02    447s] (I)       GCell Height        : 13000  (dbu)
[06/14 18:45:02    447s] (I)       grid                :   156   156     4
[06/14 18:45:02    447s] (I)       vertical capacity   :     0 13000     0 13000
[06/14 18:45:02    447s] (I)       horizontal capacity : 13000     0 13000     0
[06/14 18:45:02    447s] (I)       Default wire width  :   500   600   600   600
[06/14 18:45:02    447s] (I)       Default wire space  :   450   500   500   600
[06/14 18:45:02    447s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/14 18:45:02    447s] (I)       First Track Coord   :  1300   700  1300   700
[06/14 18:45:02    447s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/14 18:45:02    447s] (I)       Total num of tracks :  1553  1448  1553  1448
[06/14 18:45:02    447s] (I)       Num of masks        :     1     1     1     1
[06/14 18:45:02    447s] (I)       Num of trim masks   :     0     0     0     0
[06/14 18:45:02    447s] (I)       --------------------------------------------------------
[06/14 18:45:02    447s] 
[06/14 18:45:02    447s] [NR-eGR] ============ Routing rule table ============
[06/14 18:45:02    447s] [NR-eGR] Rule id 0. Nets 12735 
[06/14 18:45:02    447s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 18:45:02    447s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/14 18:45:02    447s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:45:02    447s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:45:02    447s] [NR-eGR] ========================================
[06/14 18:45:02    447s] [NR-eGR] 
[06/14 18:45:02    447s] (I)       After initializing earlyGlobalRoute syMemory usage = 1341.8 MB
[06/14 18:45:02    447s] (I)       Loading and dumping file time : 0.13 seconds
[06/14 18:45:02    447s] (I)       ============= Initialization =============
[06/14 18:45:02    447s] (I)       totalPins=40727  totalGlobalPin=35931 (88.22%)
[06/14 18:45:02    447s] (I)       total 2D Cap : 453370 = (185354 H, 268016 V)
[06/14 18:45:02    447s] [NR-eGR] Layer group 1: route 12735 net(s) in layer range [1, 4]
[06/14 18:45:02    447s] (I)       ============  Phase 1a Route ============
[06/14 18:45:02    447s] (I)       Phase 1a runs 0.01 seconds
[06/14 18:45:02    447s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[06/14 18:45:02    447s] (I)       Usage: 53860 = (24601 H, 29259 V) = (13.27% H, 10.92% V) = (3.198e+05um H, 3.804e+05um V)
[06/14 18:45:02    447s] (I)       
[06/14 18:45:02    447s] (I)       ============  Phase 1b Route ============
[06/14 18:45:02    447s] (I)       Phase 1b runs 0.00 seconds
[06/14 18:45:02    447s] (I)       Usage: 53874 = (24604 H, 29270 V) = (13.27% H, 10.92% V) = (3.199e+05um H, 3.805e+05um V)
[06/14 18:45:02    447s] (I)       
[06/14 18:45:02    447s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 7.003620e+05um
[06/14 18:45:02    447s] (I)       ============  Phase 1c Route ============
[06/14 18:45:02    447s] (I)       Level2 Grid: 32 x 32
[06/14 18:45:02    447s] (I)       Phase 1c runs 0.00 seconds
[06/14 18:45:02    447s] (I)       Usage: 53874 = (24604 H, 29270 V) = (13.27% H, 10.92% V) = (3.199e+05um H, 3.805e+05um V)
[06/14 18:45:02    447s] (I)       
[06/14 18:45:02    447s] (I)       ============  Phase 1d Route ============
[06/14 18:45:02    447s] (I)       Phase 1d runs 0.01 seconds
[06/14 18:45:02    447s] (I)       Usage: 53878 = (24604 H, 29274 V) = (13.27% H, 10.92% V) = (3.199e+05um H, 3.806e+05um V)
[06/14 18:45:02    447s] (I)       
[06/14 18:45:02    447s] (I)       ============  Phase 1e Route ============
[06/14 18:45:02    447s] (I)       Phase 1e runs 0.00 seconds
[06/14 18:45:02    447s] (I)       Usage: 53882 = (24604 H, 29278 V) = (13.27% H, 10.92% V) = (3.199e+05um H, 3.806e+05um V)
[06/14 18:45:02    447s] (I)       
[06/14 18:45:02    447s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.004660e+05um
[06/14 18:45:02    447s] [NR-eGR] 
[06/14 18:45:02    447s] (I)       ============  Phase 1l Route ============
[06/14 18:45:02    447s] (I)       Phase 1l runs 0.01 seconds
[06/14 18:45:02    447s] (I)       
[06/14 18:45:02    447s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/14 18:45:02    447s] [NR-eGR]                OverCon         OverCon            
[06/14 18:45:02    447s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/14 18:45:02    447s] [NR-eGR] Layer              (1)             (4)    OverCon 
[06/14 18:45:02    447s] [NR-eGR] ---------------------------------------------------
[06/14 18:45:02    447s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:45:02    447s] [NR-eGR] Layer2      44( 0.29%)       2( 0.01%)   ( 0.30%) 
[06/14 18:45:02    447s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:45:02    447s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:45:02    447s] [NR-eGR] ---------------------------------------------------
[06/14 18:45:02    447s] [NR-eGR] Total       44( 0.09%)       2( 0.00%)   ( 0.09%) 
[06/14 18:45:02    447s] [NR-eGR] 
[06/14 18:45:02    447s] (I)       Total Global Routing Runtime: 0.06 seconds
[06/14 18:45:02    447s] (I)       total 2D Cap : 454527 = (186044 H, 268483 V)
[06/14 18:45:02    447s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[06/14 18:45:02    447s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[06/14 18:45:02    447s] Early Global Route congestion estimation runtime: 0.19 seconds, mem = 1341.8M
[06/14 18:45:02    447s] [hotspot] +------------+---------------+---------------+
[06/14 18:45:02    447s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:45:02    447s] [hotspot] +------------+---------------+---------------+
[06/14 18:45:02    447s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:45:02    447s] [hotspot] +------------+---------------+---------------+
[06/14 18:45:02    447s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:45:02    447s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:45:02    447s] Skipped repairing congestion.
[06/14 18:45:02    447s] Starting Early Global Route wiring: mem = 1341.8M
[06/14 18:45:02    447s] (I)       ============= track Assignment ============
[06/14 18:45:02    447s] (I)       extract Global 3D Wires
[06/14 18:45:02    447s] (I)       Extract Global WL : time=0.00
[06/14 18:45:02    447s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/14 18:45:02    447s] (I)       Initialization real time=0.00 seconds
[06/14 18:45:02    447s] (I)       Run Multi-thread track assignment
[06/14 18:45:02    447s] (I)       merging nets...
[06/14 18:45:02    447s] (I)       merging nets done
[06/14 18:45:02    447s] (I)       Kernel real time=0.09 seconds
[06/14 18:45:02    447s] (I)       End Greedy Track Assignment
[06/14 18:45:02    447s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:45:02    447s] [NR-eGR] Layer1(MET1)(H) length: 8.571013e+04um, number of vias: 39526
[06/14 18:45:02    447s] [NR-eGR] Layer2(MET2)(V) length: 3.773937e+05um, number of vias: 21921
[06/14 18:45:02    447s] [NR-eGR] Layer3(MET3)(H) length: 2.558157e+05um, number of vias: 763
[06/14 18:45:02    447s] [NR-eGR] Layer4(MET4)(V) length: 2.011360e+04um, number of vias: 0
[06/14 18:45:02    447s] [NR-eGR] Total length: 7.390331e+05um, number of vias: 62210
[06/14 18:45:02    447s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:45:02    447s] [NR-eGR] Total clock nets wire length: 4.777538e+04um 
[06/14 18:45:02    447s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:45:02    447s] Early Global Route wiring runtime: 0.18 seconds, mem = 1259.7M
[06/14 18:45:02    447s] End of congRepair (cpu=0:00:00.4, real=0:00:01.0)
[06/14 18:45:02    447s] Start to check current routing status for nets...
[06/14 18:45:02    447s] All nets are already routed correctly.
[06/14 18:45:02    447s] End to check current routing status for nets (mem=1259.7M)
[06/14 18:45:02    447s] Extraction called for design 'top_io' of instances=12446 and nets=13219 using extraction engine 'preRoute' .
[06/14 18:45:02    447s] PreRoute RC Extraction called for design top_io.
[06/14 18:45:02    447s] RC Extraction called in multi-corner(2) mode.
[06/14 18:45:02    447s] RCMode: PreRoute
[06/14 18:45:02    447s]       RC Corner Indexes            0       1   
[06/14 18:45:02    447s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 18:45:02    447s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 18:45:02    447s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 18:45:02    447s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 18:45:02    447s] Shrink Factor                : 1.00000
[06/14 18:45:02    447s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 18:45:02    447s] Using capacitance table file ...
[06/14 18:45:02    447s] Updating RC grid for preRoute extraction ...
[06/14 18:45:02    447s] Initializing multi-corner capacitance tables ... 
[06/14 18:45:02    447s] Initializing multi-corner resistance tables ...
[06/14 18:45:02    447s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1259.656M)
[06/14 18:45:02    447s] Compute RC Scale Done ...
[06/14 18:45:02    447s] **optDesign ... cpu = 0:01:32, real = 0:01:32, mem = 989.6M, totSessionCpu=0:07:28 **
[06/14 18:45:02    447s] #################################################################################
[06/14 18:45:02    447s] # Design Stage: PreRoute
[06/14 18:45:02    447s] # Design Name: top_io
[06/14 18:45:02    447s] # Design Mode: 250nm
[06/14 18:45:02    447s] # Analysis Mode: MMMC Non-OCV 
[06/14 18:45:02    447s] # Parasitics Mode: No SPEF/RCDB
[06/14 18:45:02    447s] # Signoff Settings: SI Off 
[06/14 18:45:02    447s] #################################################################################
[06/14 18:45:02    448s] AAE_INFO: 1 threads acquired from CTE.
[06/14 18:45:02    448s] Calculate delays in BcWc mode...
[06/14 18:45:02    448s] Topological Sorting (REAL = 0:00:00.0, MEM = 1277.8M, InitMEM = 1277.8M)
[06/14 18:45:02    448s] Start delay calculation (fullDC) (1 T). (MEM=1277.76)
[06/14 18:45:03    448s] End AAE Lib Interpolated Model. (MEM=1277.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:45:04    449s] Total number of fetched objects 14611
[06/14 18:45:04    449s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:45:04    449s] End delay calculation. (MEM=1303.18 CPU=0:00:01.3 REAL=0:00:01.0)
[06/14 18:45:04    449s] End delay calculation (fullDC). (MEM=1303.18 CPU=0:00:01.4 REAL=0:00:02.0)
[06/14 18:45:04    449s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1303.2M) ***
[06/14 18:45:04    450s] *** Timing NOT met, worst failing slack is -5.276
[06/14 18:45:04    450s] *** Check timing (0:00:00.0)
[06/14 18:45:04    450s] Begin: GigaOpt Optimization in WNS mode
[06/14 18:45:04    450s] Info: 44 io nets excluded
[06/14 18:45:04    450s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:45:04    450s] PhyDesignGrid: maxLocalDensity 1.00
[06/14 18:45:04    450s] ### Creating PhyDesignMc. totSessionCpu=0:07:30 mem=1319.2M
[06/14 18:45:04    450s] #spOpts: N=250 
[06/14 18:45:04    450s] Core basic site is standard
[06/14 18:45:04    450s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:45:04    450s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:30 mem=1319.2M
[06/14 18:45:04    450s] 
[06/14 18:45:04    450s] Creating Lib Analyzer ...
[06/14 18:45:04    450s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/14 18:45:04    450s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/14 18:45:04    450s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/14 18:45:04    450s] 
[06/14 18:45:07    452s] Creating Lib Analyzer, finished. 
[06/14 18:45:07    452s] 
[06/14 18:45:07    452s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/14 18:45:07    452s] ### Creating LA Mngr. totSessionCpu=0:07:33 mem=1319.2M
[06/14 18:45:07    452s] ### Creating LA Mngr, finished. totSessionCpu=0:07:33 mem=1319.2M
[06/14 18:45:10    455s] *info: 44 io nets excluded
[06/14 18:45:10    455s] *info: 2 clock nets excluded
[06/14 18:45:10    455s] *info: 7 special nets excluded.
[06/14 18:45:10    455s] *info: 436 no-driver nets excluded.
[06/14 18:45:11    456s] PathGroup :  in2out  TargetSlack : 0.1417 
[06/14 18:45:11    456s] PathGroup :  in2reg  TargetSlack : 0.1417 
[06/14 18:45:11    456s] PathGroup :  my_path  TargetSlack : 0.1417 
[06/14 18:45:11    456s] PathGroup :  reg2out  TargetSlack : 0.1417 
[06/14 18:45:11    456s] PathGroup :  reg2reg  TargetSlack : 0.1417 
[06/14 18:45:11    457s] ** GigaOpt Optimizer WNS Slack -5.276 TNS Slack -202.165 Density 80.06
[06/14 18:45:11    457s] Optimizer WNS Pass 0
[06/14 18:45:11    457s] Active Path Group: in2reg reg2reg  
[06/14 18:45:11    457s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:11    457s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:45:11    457s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:11    457s] |  -5.276|   -5.276|-202.165| -202.165|    80.06%|   0:00:00.0| 1430.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/14 18:45:13    458s] |  -5.237|   -5.237|-200.902| -200.902|    80.06%|   0:00:02.0| 1430.6M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:45:14    460s] |  -5.210|   -5.210|-202.415| -202.415|    80.07%|   0:00:01.0| 1449.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/14 18:45:16    461s] |  -5.209|   -5.209|-202.294| -202.294|    80.08%|   0:00:02.0| 1449.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/14 18:45:16    461s] |  -5.203|   -5.203|-202.137| -202.137|    80.08%|   0:00:00.0| 1449.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/14 18:45:16    461s] |  -5.194|   -5.194|-202.201| -202.201|    80.08%|   0:00:00.0| 1436.9M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/14 18:45:17    462s] |  -5.190|   -5.190|-201.999| -201.999|    80.09%|   0:00:01.0| 1436.9M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:45:17    463s] |  -5.180|   -5.180|-201.897| -201.897|    80.09%|   0:00:00.0| 1436.9M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:45:18    463s] |  -5.162|   -5.162|-201.831| -201.831|    80.10%|   0:00:01.0| 1436.9M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/14 18:45:19    464s] |  -5.162|   -5.162|-201.782| -201.782|    80.10%|   0:00:01.0| 1436.9M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/14 18:45:19    465s] |  -5.162|   -5.162|-201.744| -201.744|    80.10%|   0:00:00.0| 1436.9M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/14 18:45:21    467s] |  -5.159|   -5.159|-200.876| -200.876|    80.12%|   0:00:02.0| 1436.9M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/14 18:45:22    467s] |  -5.149|   -5.149|-200.654| -200.654|    80.13%|   0:00:01.0| 1436.9M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/14 18:45:23    468s] |  -5.149|   -5.149|-200.529| -200.529|    80.14%|   0:00:01.0| 1436.9M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/14 18:45:24    469s] |  -5.142|   -5.142|-200.531| -200.531|    80.14%|   0:00:01.0| 1436.9M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/14 18:45:25    470s] |  -5.142|   -5.142|-200.527| -200.527|    80.16%|   0:00:01.0| 1436.9M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/14 18:45:25    470s] |  -5.142|   -5.142|-200.527| -200.527|    80.16%|   0:00:00.0| 1436.9M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/14 18:45:25    470s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:25    470s] 
[06/14 18:45:25    470s] *** Finish Core Optimize Step (cpu=0:00:13.4 real=0:00:14.0 mem=1436.9M) ***
[06/14 18:45:25    470s] Active Path Group: in2reg  
[06/14 18:45:25    470s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:25    470s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:45:25    470s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:25    470s] |  -2.632|   -5.142| -19.229| -200.527|    80.16%|   0:00:00.0| 1436.9M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:45:26    471s] |  -2.632|   -5.142| -19.199| -200.474|    80.16%|   0:00:01.0| 1436.9M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:45:26    471s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:26    471s] 
[06/14 18:45:26    471s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=1436.9M) ***
[06/14 18:45:26    471s] 
[06/14 18:45:26    471s] *** Finished Optimize Step Cumulative (cpu=0:00:14.7 real=0:00:15.0 mem=1436.9M) ***
[06/14 18:45:26    471s] ** GigaOpt Optimizer WNS Slack -5.142 TNS Slack -200.474 Density 80.16
[06/14 18:45:26    472s] *** Starting refinePlace (0:07:52 mem=1436.9M) ***
[06/14 18:45:26    472s] Total net bbox length = 5.551e+05 (2.452e+05 3.100e+05) (ext = 2.659e+04)
[06/14 18:45:26    472s] Move report: placeLevelShifters moves 346 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:45:26    472s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1337.00, 860.60) --> (1338.40, 860.60)
[06/14 18:45:26    472s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:45:26    472s] Type 'man IMPSP-5140' for more detail.
[06/14 18:45:26    472s] **WARN: (IMPSP-315):	Found 12471 instances insts with no PG Term connections.
[06/14 18:45:26    472s] Type 'man IMPSP-315' for more detail.
[06/14 18:45:26    472s] Starting refinePlace ...
[06/14 18:45:26    472s] default core: bins with density >  0.75 =   62 % ( 75 / 121 )
[06/14 18:45:26    472s] Density distribution unevenness ratio = 4.865%
[06/14 18:45:26    472s]   Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:45:26    472s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1436.9MB) @(0:07:52 - 0:07:52).
[06/14 18:45:26    472s] Move report: preRPlace moves 736 insts, mean move: 3.93 um, max move: 25.60 um
[06/14 18:45:26    472s] 	Max move on inst (t_op/FE_RC_338_0_dup): (581.00, 379.60) --> (593.60, 392.60)
[06/14 18:45:26    472s] 	Length: 3 sites, height: 1 rows, site name: standard, cell type: INV6
[06/14 18:45:26    472s] Move report: Detail placement moves 390 insts, mean move: 6.17 um, max move: 25.60 um
[06/14 18:45:26    472s] 	Max move on inst (t_op/FE_RC_338_0_dup): (581.00, 379.60) --> (593.60, 392.60)
[06/14 18:45:26    472s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1436.9MB
[06/14 18:45:26    472s] Statistics of distance of Instance movement in refine placement:
[06/14 18:45:26    472s]   maximum (X+Y) =        25.60 um
[06/14 18:45:26    472s]   inst (t_op/FE_RC_338_0_dup) with max move: (581, 379.6) -> (593.6, 392.6)
[06/14 18:45:26    472s]   mean    (X+Y) =         6.17 um
[06/14 18:45:26    472s] Summary Report:
[06/14 18:45:26    472s] Instances move: 390 (out of 12221 movable)
[06/14 18:45:26    472s] Instances flipped: 0
[06/14 18:45:26    472s] Mean displacement: 6.17 um
[06/14 18:45:26    472s] Max displacement: 25.60 um (Instance: t_op/FE_RC_338_0_dup) (581, 379.6) -> (593.6, 392.6)
[06/14 18:45:26    472s] 	Length: 3 sites, height: 1 rows, site name: standard, cell type: INV6
[06/14 18:45:26    472s] Total instances moved : 390
[06/14 18:45:26    472s] Total net bbox length = 5.569e+05 (2.462e+05 3.107e+05) (ext = 2.659e+04)
[06/14 18:45:26    472s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1436.9MB
[06/14 18:45:26    472s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1436.9MB) @(0:07:52 - 0:07:52).
[06/14 18:45:26    472s] *** Finished refinePlace (0:07:52 mem=1436.9M) ***
[06/14 18:45:26    472s] *** maximum move = 25.60 um ***
[06/14 18:45:26    472s] *** Finished re-routing un-routed nets (1436.9M) ***
[06/14 18:45:26    472s] 
[06/14 18:45:26    472s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1436.9M) ***
[06/14 18:45:27    472s] ** GigaOpt Optimizer WNS Slack -5.142 TNS Slack -200.474 Density 80.18
[06/14 18:45:27    472s] Optimizer WNS Pass 1
[06/14 18:45:27    472s] Active Path Group: in2reg reg2reg  
[06/14 18:45:27    472s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:27    472s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:45:27    472s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:27    472s] |  -5.142|   -5.142|-200.474| -200.474|    80.18%|   0:00:00.0| 1436.9M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/14 18:45:35    480s] |  -5.132|   -5.132|-200.233| -200.233|    80.18%|   0:00:08.0| 1436.9M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/14 18:45:35    480s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:35    480s] 
[06/14 18:45:35    480s] *** Finish Core Optimize Step (cpu=0:00:08.6 real=0:00:08.0 mem=1436.9M) ***
[06/14 18:45:35    480s] Active Path Group: in2reg  
[06/14 18:45:35    480s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:35    480s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:45:35    480s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:35    480s] |  -2.632|   -5.132| -19.199| -200.233|    80.18%|   0:00:00.0| 1436.9M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:45:37    482s] |  -2.632|   -5.132| -19.199| -200.233|    80.18%|   0:00:02.0| 1417.8M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:45:37    482s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:37    482s] 
[06/14 18:45:37    482s] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=1417.8M) ***
[06/14 18:45:37    482s] 
[06/14 18:45:37    482s] *** Finished Optimize Step Cumulative (cpu=0:00:10.1 real=0:00:10.0 mem=1417.8M) ***
[06/14 18:45:37    482s] ** GigaOpt Optimizer WNS Slack -5.132 TNS Slack -200.233 Density 80.18
[06/14 18:45:37    482s] *** Starting refinePlace (0:08:02 mem=1417.8M) ***
[06/14 18:45:37    482s] Total net bbox length = 5.568e+05 (2.462e+05 3.106e+05) (ext = 2.659e+04)
[06/14 18:45:37    482s] Move report: placeLevelShifters moves 346 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:45:37    482s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1337.00, 860.60) --> (1338.40, 860.60)
[06/14 18:45:37    482s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:45:37    482s] Type 'man IMPSP-5140' for more detail.
[06/14 18:45:37    482s] **WARN: (IMPSP-315):	Found 12471 instances insts with no PG Term connections.
[06/14 18:45:37    482s] Type 'man IMPSP-315' for more detail.
[06/14 18:45:37    482s] Starting refinePlace ...
[06/14 18:45:37    482s] default core: bins with density >  0.75 =   62 % ( 75 / 121 )
[06/14 18:45:37    482s] Density distribution unevenness ratio = 4.799%
[06/14 18:45:37    482s]   Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:45:37    482s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1417.8MB) @(0:08:03 - 0:08:03).
[06/14 18:45:37    482s] Move report: preRPlace moves 346 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:45:37    482s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1338.40, 860.60) --> (1337.00, 860.60)
[06/14 18:45:37    482s] 	Length: 16 sites, height: 1 rows, site name: standard, cell type: ADD31
[06/14 18:45:37    482s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:45:37    482s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1417.8MB
[06/14 18:45:37    482s] Statistics of distance of Instance movement in refine placement:
[06/14 18:45:37    482s]   maximum (X+Y) =         0.00 um
[06/14 18:45:37    482s]   mean    (X+Y) =         0.00 um
[06/14 18:45:37    482s] Summary Report:
[06/14 18:45:37    482s] Instances move: 0 (out of 12221 movable)
[06/14 18:45:37    482s] Instances flipped: 0
[06/14 18:45:37    482s] Mean displacement: 0.00 um
[06/14 18:45:37    482s] Max displacement: 0.00 um 
[06/14 18:45:37    482s] Total instances moved : 0
[06/14 18:45:37    482s] Total net bbox length = 5.568e+05 (2.462e+05 3.106e+05) (ext = 2.659e+04)
[06/14 18:45:37    482s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1417.8MB
[06/14 18:45:37    482s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1417.8MB) @(0:08:02 - 0:08:03).
[06/14 18:45:37    482s] *** Finished refinePlace (0:08:03 mem=1417.8M) ***
[06/14 18:45:37    482s] *** maximum move = 0.00 um ***
[06/14 18:45:37    482s] *** Finished re-routing un-routed nets (1417.8M) ***
[06/14 18:45:37    482s] 
[06/14 18:45:37    482s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1417.8M) ***
[06/14 18:45:37    482s] ** GigaOpt Optimizer WNS Slack -5.132 TNS Slack -200.233 Density 80.18
[06/14 18:45:37    482s] Optimizer WNS Pass 2
[06/14 18:45:37    482s] Active Path Group: in2reg reg2reg  
[06/14 18:45:37    482s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:37    482s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:45:37    482s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:37    482s] |  -5.132|   -5.132|-200.233| -200.233|    80.18%|   0:00:00.0| 1417.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/14 18:45:44    489s] Analyzing useful skew in preCTS mode ...
[06/14 18:45:44    489s] skewClock did not found any end points to delay or to advance
[06/14 18:45:44    489s] skewClock did not found any end points to delay or to advance
[06/14 18:45:44    489s] skewClock did not found any end points to delay or to advance
[06/14 18:45:44    489s] skewClock did not found any end points to delay or to advance
[06/14 18:45:44    489s] Finish useful skew analysis
[06/14 18:45:44    489s] |  -5.132|   -5.132|-200.233| -200.233|    80.17%|   0:00:07.0| 1417.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/14 18:45:44    489s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:44    489s] 
[06/14 18:45:44    489s] *** Finish Core Optimize Step (cpu=0:00:06.8 real=0:00:07.0 mem=1417.8M) ***
[06/14 18:45:44    489s] Active Path Group: in2reg  
[06/14 18:45:44    489s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:44    489s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:45:44    489s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:44    489s] |  -2.632|   -5.132| -19.199| -200.233|    80.17%|   0:00:00.0| 1417.8M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:45:45    490s] Analyzing useful skew in preCTS mode ...
[06/14 18:45:45    490s] skewClock did not found any end points to delay or to advance
[06/14 18:45:45    490s] skewClock did not found any end points to delay or to advance
[06/14 18:45:45    491s] skewClock did not found any end points to delay or to advance
[06/14 18:45:45    491s] skewClock did not found any end points to delay or to advance
[06/14 18:45:45    491s] Finish useful skew analysis
[06/14 18:45:45    491s] |  -2.632|   -5.132| -19.199| -200.233|    80.17%|   0:00:01.0| 1417.8M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:45:45    491s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:45    491s] 
[06/14 18:45:45    491s] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=1417.8M) ***
[06/14 18:45:45    491s] 
[06/14 18:45:45    491s] *** Finished Optimize Step Cumulative (cpu=0:00:08.3 real=0:00:08.0 mem=1417.8M) ***
[06/14 18:45:45    491s] ** GigaOpt Optimizer WNS Slack -5.132 TNS Slack -200.233 Density 80.17
[06/14 18:45:45    491s] *** Starting refinePlace (0:08:11 mem=1417.8M) ***
[06/14 18:45:45    491s] Total net bbox length = 5.568e+05 (2.462e+05 3.106e+05) (ext = 2.659e+04)
[06/14 18:45:45    491s] Move report: placeLevelShifters moves 346 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:45:45    491s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1337.00, 860.60) --> (1338.40, 860.60)
[06/14 18:45:45    491s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:45:45    491s] Type 'man IMPSP-5140' for more detail.
[06/14 18:45:45    491s] **WARN: (IMPSP-315):	Found 12469 instances insts with no PG Term connections.
[06/14 18:45:45    491s] Type 'man IMPSP-315' for more detail.
[06/14 18:45:45    491s] Starting refinePlace ...
[06/14 18:45:45    491s] default core: bins with density >  0.75 =   62 % ( 75 / 121 )
[06/14 18:45:45    491s] Density distribution unevenness ratio = 4.798%
[06/14 18:45:45    491s]   Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:45:45    491s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1417.8MB) @(0:08:11 - 0:08:11).
[06/14 18:45:45    491s] Move report: preRPlace moves 346 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:45:45    491s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1338.40, 860.60) --> (1337.00, 860.60)
[06/14 18:45:45    491s] 	Length: 16 sites, height: 1 rows, site name: standard, cell type: ADD31
[06/14 18:45:45    491s] wireLenOptFixPriorityInst 0 inst fixed
[06/14 18:45:45    491s] Move report: legalization moves 43 insts, mean move: 15.47 um, max move: 42.40 um
[06/14 18:45:45    491s] 	Max move on inst (t_op/FE_OCPC374_n1254): (551.60, 418.60) --> (581.00, 405.60)
[06/14 18:45:45    491s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1420.9MB) @(0:08:11 - 0:08:11).
[06/14 18:45:45    491s] Move report: Detail placement moves 43 insts, mean move: 15.47 um, max move: 42.40 um
[06/14 18:45:45    491s] 	Max move on inst (t_op/FE_OCPC374_n1254): (551.60, 418.60) --> (581.00, 405.60)
[06/14 18:45:45    491s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1420.9MB
[06/14 18:45:45    491s] Statistics of distance of Instance movement in refine placement:
[06/14 18:45:45    491s]   maximum (X+Y) =        42.40 um
[06/14 18:45:45    491s]   inst (t_op/FE_OCPC374_n1254) with max move: (551.6, 418.6) -> (581, 405.6)
[06/14 18:45:45    491s]   mean    (X+Y) =        15.47 um
[06/14 18:45:45    491s] Total instances flipped for legalization: 45
[06/14 18:45:45    491s] Summary Report:
[06/14 18:45:45    491s] Instances move: 43 (out of 12219 movable)
[06/14 18:45:45    491s] Instances flipped: 45
[06/14 18:45:45    491s] Mean displacement: 15.47 um
[06/14 18:45:45    491s] Max displacement: 42.40 um (Instance: t_op/FE_OCPC374_n1254) (551.6, 418.6) -> (581, 405.6)
[06/14 18:45:45    491s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/14 18:45:45    491s] Total instances moved : 43
[06/14 18:45:45    491s] Total net bbox length = 5.574e+05 (2.464e+05 3.109e+05) (ext = 2.660e+04)
[06/14 18:45:45    491s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1420.9MB
[06/14 18:45:45    491s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1420.9MB) @(0:08:11 - 0:08:11).
[06/14 18:45:45    491s] *** Finished refinePlace (0:08:11 mem=1420.9M) ***
[06/14 18:45:45    491s] *** maximum move = 42.40 um ***
[06/14 18:45:45    491s] *** Finished re-routing un-routed nets (1420.9M) ***
[06/14 18:45:46    491s] 
[06/14 18:45:46    491s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1420.9M) ***
[06/14 18:45:46    491s] ** GigaOpt Optimizer WNS Slack -5.132 TNS Slack -200.233 Density 80.17
[06/14 18:45:46    491s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:45:46    491s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:45:46    491s] **** End NDR-Layer Usage Statistics ****
[06/14 18:45:46    491s] 
[06/14 18:45:46    491s] *** Finish pre-CTS Setup Fixing (cpu=0:00:34.7 real=0:00:35.0 mem=1420.9M) ***
[06/14 18:45:46    491s] 
[06/14 18:45:46    491s] End: GigaOpt Optimization in WNS mode
[06/14 18:45:46    491s] *** Timing NOT met, worst failing slack is -5.132
[06/14 18:45:46    491s] *** Check timing (0:00:00.0)
[06/14 18:45:46    491s] Deleting Lib Analyzer.
[06/14 18:45:46    491s] Begin: GigaOpt Optimization in TNS mode
[06/14 18:45:46    491s] Info: 44 io nets excluded
[06/14 18:45:46    491s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:45:46    491s] PhyDesignGrid: maxLocalDensity 0.95
[06/14 18:45:46    491s] ### Creating PhyDesignMc. totSessionCpu=0:08:12 mem=1282.3M
[06/14 18:45:46    491s] #spOpts: N=250 
[06/14 18:45:46    491s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:12 mem=1282.3M
[06/14 18:45:46    491s] 
[06/14 18:45:46    491s] Creating Lib Analyzer ...
[06/14 18:45:46    491s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/14 18:45:46    491s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/14 18:45:46    491s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/14 18:45:46    491s] 
[06/14 18:45:48    493s] Creating Lib Analyzer, finished. 
[06/14 18:45:48    493s] 
[06/14 18:45:48    493s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/14 18:45:48    493s] ### Creating LA Mngr. totSessionCpu=0:08:14 mem=1284.3M
[06/14 18:45:48    493s] ### Creating LA Mngr, finished. totSessionCpu=0:08:14 mem=1284.3M
[06/14 18:45:51    496s] *info: 44 io nets excluded
[06/14 18:45:51    496s] *info: 2 clock nets excluded
[06/14 18:45:51    496s] *info: 7 special nets excluded.
[06/14 18:45:51    496s] *info: 436 no-driver nets excluded.
[06/14 18:45:52    497s] PathGroup :  in2out  TargetSlack : 0.1417 
[06/14 18:45:52    497s] PathGroup :  in2reg  TargetSlack : 0.1417 
[06/14 18:45:52    497s] PathGroup :  my_path  TargetSlack : 0.1417 
[06/14 18:45:52    497s] PathGroup :  reg2out  TargetSlack : 0.1417 
[06/14 18:45:52    497s] PathGroup :  reg2reg  TargetSlack : 0.1417 
[06/14 18:45:52    497s] ** GigaOpt Optimizer WNS Slack -5.132 TNS Slack -200.233 Density 80.17
[06/14 18:45:52    497s] Optimizer TNS Opt
[06/14 18:45:52    497s] Active Path Group: in2reg reg2reg  
[06/14 18:45:52    497s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:52    497s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:45:52    497s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:45:52    497s] |  -5.132|   -5.132|-200.233| -200.233|    80.17%|   0:00:00.0| 1417.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/14 18:45:58    503s] |  -5.132|   -5.132|-199.177| -199.177|    80.18%|   0:00:06.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/14 18:45:59    504s] |  -5.132|   -5.132|-199.094| -199.094|    80.18%|   0:00:01.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/14 18:45:59    504s] |  -5.132|   -5.132|-198.971| -198.971|    80.19%|   0:00:00.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/14 18:45:59    504s] |  -5.132|   -5.132|-198.800| -198.800|    80.20%|   0:00:00.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[3]/D            |
[06/14 18:45:59    504s] |  -5.132|   -5.132|-198.779| -198.779|    80.21%|   0:00:00.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[3]/D            |
[06/14 18:46:00    505s] |  -5.132|   -5.132|-198.701| -198.701|    80.21%|   0:00:01.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/14 18:46:00    505s] |  -5.132|   -5.132|-198.484| -198.484|    80.21%|   0:00:00.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[5]/D                    |
[06/14 18:46:01    506s] |  -5.132|   -5.132|-198.424| -198.424|    80.21%|   0:00:01.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
[06/14 18:46:01    506s] |  -5.132|   -5.132|-198.368| -198.368|    80.22%|   0:00:00.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
[06/14 18:46:02    507s] |  -5.132|   -5.132|-198.248| -198.248|    80.23%|   0:00:01.0| 1420.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/14 18:46:02    508s] |  -5.132|   -5.132|-198.243| -198.243|    80.23%|   0:00:00.0| 1420.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/14 18:46:02    508s] |  -5.132|   -5.132|-198.212| -198.212|    80.27%|   0:00:00.0| 1420.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/14 18:46:02    508s] |  -5.132|   -5.132|-194.781| -194.781|    80.32%|   0:00:00.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/14 18:46:02    508s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:46:03    508s] |  -5.132|   -5.132|-191.452| -191.452|    80.47%|   0:00:01.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/14 18:46:03    508s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:46:03    508s] |  -5.132|   -5.132|-187.636| -187.636|    80.57%|   0:00:00.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/14 18:46:03    508s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:46:03    509s] |  -5.132|   -5.132|-185.102| -185.102|    80.64%|   0:00:00.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/14 18:46:03    509s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:46:04    509s] |  -5.132|   -5.132|-181.547| -181.547|    80.73%|   0:00:01.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:46:04    509s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:46:04    509s] |  -5.132|   -5.132|-178.024| -178.024|    80.87%|   0:00:00.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:46:04    509s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:46:05    510s] |  -5.132|   -5.132|-175.052| -175.052|    81.01%|   0:00:01.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:46:05    510s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:46:05    510s] |  -5.132|   -5.132|-175.023| -175.023|    81.02%|   0:00:00.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:46:05    510s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:46:05    510s] |  -5.132|   -5.132|-173.691| -173.691|    81.07%|   0:00:00.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:46:05    510s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:46:05    510s] |  -5.132|   -5.132|-173.459| -173.459|    81.19%|   0:00:00.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
[06/14 18:46:05    510s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/14 18:46:05    510s] |  -5.132|   -5.132|-172.678| -172.678|    81.22%|   0:00:00.0| 1420.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/14 18:46:05    510s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:46:06    512s] |  -5.132|   -5.132|-171.718| -171.718|    81.52%|   0:00:01.0| 1439.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
[06/14 18:46:07    512s] |  -5.132|   -5.132|-171.608| -171.608|    81.72%|   0:00:01.0| 1439.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
[06/14 18:46:07    512s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/14 18:46:08    513s] |  -5.132|   -5.132|-171.417| -171.417|    81.82%|   0:00:01.0| 1458.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
[06/14 18:46:08    513s] |  -5.132|   -5.132|-171.397| -171.397|    81.92%|   0:00:00.0| 1458.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
[06/14 18:46:13    519s] |  -5.132|   -5.132|-171.397| -171.397|    82.34%|   0:00:05.0| 1458.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/14 18:46:13    519s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:46:13    519s] 
[06/14 18:46:13    519s] *** Finish Core Optimize Step (cpu=0:00:21.3 real=0:00:21.0 mem=1458.3M) ***
[06/14 18:46:13    519s] 
[06/14 18:46:13    519s] *** Finished Optimize Step Cumulative (cpu=0:00:21.3 real=0:00:21.0 mem=1458.3M) ***
[06/14 18:46:13    519s] ** GigaOpt Optimizer WNS Slack -5.132 TNS Slack -171.397 Density 82.34
[06/14 18:46:13    519s] *** Starting refinePlace (0:08:39 mem=1458.3M) ***
[06/14 18:46:13    519s] Total net bbox length = 5.856e+05 (2.613e+05 3.243e+05) (ext = 2.660e+04)
[06/14 18:46:13    519s] Move report: placeLevelShifters moves 330 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:46:13    519s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1337.00, 860.60) --> (1338.40, 860.60)
[06/14 18:46:13    519s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:46:13    519s] Type 'man IMPSP-5140' for more detail.
[06/14 18:46:13    519s] **WARN: (IMPSP-315):	Found 13127 instances insts with no PG Term connections.
[06/14 18:46:13    519s] Type 'man IMPSP-315' for more detail.
[06/14 18:46:13    519s] Starting refinePlace ...
[06/14 18:46:13    519s] default core: bins with density >  0.75 = 63.6 % ( 77 / 121 )
[06/14 18:46:13    519s] Density distribution unevenness ratio = 5.559%
[06/14 18:46:13    519s]   Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:46:13    519s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1458.3MB) @(0:08:39 - 0:08:39).
[06/14 18:46:13    519s] Move report: preRPlace moves 3828 insts, mean move: 7.63 um, max move: 55.80 um
[06/14 18:46:13    519s] 	Max move on inst (t_op/FE_RC_3696_0): (1184.40, 1289.60) --> (1167.60, 1328.60)
[06/14 18:46:13    519s] 	Length: 10 sites, height: 1 rows, site name: standard, cell type: IMUX24
[06/14 18:46:13    519s] wireLenOptFixPriorityInst 0 inst fixed
[06/14 18:46:14    519s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:46:14    519s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1458.3MB) @(0:08:39 - 0:08:39).
[06/14 18:46:14    519s] Move report: Detail placement moves 3536 insts, mean move: 8.13 um, max move: 55.80 um
[06/14 18:46:14    519s] 	Max move on inst (t_op/FE_RC_3696_0): (1184.40, 1289.60) --> (1167.60, 1328.60)
[06/14 18:46:14    519s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1458.3MB
[06/14 18:46:14    519s] Statistics of distance of Instance movement in refine placement:
[06/14 18:46:14    519s]   maximum (X+Y) =        55.80 um
[06/14 18:46:14    519s]   inst (t_op/FE_RC_3696_0) with max move: (1184.4, 1289.6) -> (1167.6, 1328.6)
[06/14 18:46:14    519s]   mean    (X+Y) =         8.13 um
[06/14 18:46:14    519s] Summary Report:
[06/14 18:46:14    519s] Instances move: 3536 (out of 12877 movable)
[06/14 18:46:14    519s] Instances flipped: 0
[06/14 18:46:14    519s] Mean displacement: 8.13 um
[06/14 18:46:14    519s] Max displacement: 55.80 um (Instance: t_op/FE_RC_3696_0) (1184.4, 1289.6) -> (1167.6, 1328.6)
[06/14 18:46:14    519s] 	Length: 10 sites, height: 1 rows, site name: standard, cell type: IMUX24
[06/14 18:46:14    519s] Total instances moved : 3536
[06/14 18:46:14    519s] Total net bbox length = 6.058e+05 (2.739e+05 3.319e+05) (ext = 2.660e+04)
[06/14 18:46:14    519s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1458.3MB
[06/14 18:46:14    519s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1458.3MB) @(0:08:39 - 0:08:39).
[06/14 18:46:14    519s] *** Finished refinePlace (0:08:39 mem=1458.3M) ***
[06/14 18:46:14    519s] *** maximum move = 55.80 um ***
[06/14 18:46:14    519s] *** Finished re-routing un-routed nets (1458.3M) ***
[06/14 18:46:14    519s] 
[06/14 18:46:14    519s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1458.3M) ***
[06/14 18:46:14    519s] ** GigaOpt Optimizer WNS Slack -5.132 TNS Slack -171.397 Density 82.34
[06/14 18:46:14    519s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:46:14    519s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:46:14    519s] **** End NDR-Layer Usage Statistics ****
[06/14 18:46:14    519s] 
[06/14 18:46:14    519s] *** Finish pre-CTS Setup Fixing (cpu=0:00:21.9 real=0:00:22.0 mem=1458.3M) ***
[06/14 18:46:14    519s] 
[06/14 18:46:14    519s] End: GigaOpt Optimization in TNS mode
[06/14 18:46:14    519s] Info: 44 io nets excluded
[06/14 18:46:14    519s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:46:14    519s] ### Creating LA Mngr. totSessionCpu=0:08:40 mem=1284.5M
[06/14 18:46:14    519s] ### Creating LA Mngr, finished. totSessionCpu=0:08:40 mem=1284.5M
[06/14 18:46:14    519s] Begin: Area Reclaim Optimization
[06/14 18:46:14    519s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:46:14    519s] ### Creating PhyDesignMc. totSessionCpu=0:08:40 mem=1418.1M
[06/14 18:46:14    519s] #spOpts: N=250 
[06/14 18:46:14    519s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:40 mem=1418.1M
[06/14 18:46:14    519s] 
[06/14 18:46:14    519s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/14 18:46:14    519s] ### Creating LA Mngr. totSessionCpu=0:08:40 mem=1418.1M
[06/14 18:46:14    519s] ### Creating LA Mngr, finished. totSessionCpu=0:08:40 mem=1418.1M
[06/14 18:46:14    519s] Reclaim Optimization WNS Slack -5.132  TNS Slack -171.397 Density 82.34
[06/14 18:46:14    519s] +----------+---------+--------+--------+------------+--------+
[06/14 18:46:14    519s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/14 18:46:14    519s] +----------+---------+--------+--------+------------+--------+
[06/14 18:46:14    519s] |    82.34%|        -|  -5.132|-171.397|   0:00:00.0| 1418.1M|
[06/14 18:46:14    519s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/14 18:46:14    519s] |    82.34%|        0|  -5.132|-171.397|   0:00:00.0| 1418.1M|
[06/14 18:46:15    521s] |    81.56%|      216|  -5.132|-171.459|   0:00:01.0| 1420.4M|
[06/14 18:46:16    521s] |    81.48%|       22|  -5.132|-171.459|   0:00:01.0| 1420.4M|
[06/14 18:46:19    524s] |    79.68%|      850|  -5.128|-171.582|   0:00:03.0| 1420.4M|
[06/14 18:46:19    525s] |    79.58%|       63|  -5.128|-171.582|   0:00:00.0| 1420.4M|
[06/14 18:46:19    525s] |    79.57%|        4|  -5.128|-171.582|   0:00:00.0| 1420.4M|
[06/14 18:46:19    525s] |    79.57%|        0|  -5.128|-171.582|   0:00:00.0| 1420.4M|
[06/14 18:46:19    525s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/14 18:46:19    525s] |    79.57%|        0|  -5.128|-171.582|   0:00:00.0| 1420.4M|
[06/14 18:46:19    525s] +----------+---------+--------+--------+------------+--------+
[06/14 18:46:19    525s] Reclaim Optimization End WNS Slack -5.128  TNS Slack -171.582 Density 79.57
[06/14 18:46:19    525s] 
[06/14 18:46:19    525s] ** Summary: Restruct = 0 Buffer Deletion = 85 Declone = 198 Resize = 895 **
[06/14 18:46:19    525s] --------------------------------------------------------------
[06/14 18:46:19    525s] |                                   | Total     | Sequential |
[06/14 18:46:19    525s] --------------------------------------------------------------
[06/14 18:46:19    525s] | Num insts resized                 |     846  |       0    |
[06/14 18:46:19    525s] | Num insts undone                  |      20  |       0    |
[06/14 18:46:19    525s] | Num insts Downsized               |     846  |       0    |
[06/14 18:46:19    525s] | Num insts Samesized               |       0  |       0    |
[06/14 18:46:19    525s] | Num insts Upsized                 |       0  |       0    |
[06/14 18:46:19    525s] | Num multiple commits+uncommits    |      53  |       -    |
[06/14 18:46:19    525s] --------------------------------------------------------------
[06/14 18:46:19    525s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:46:19    525s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:46:19    525s] **** End NDR-Layer Usage Statistics ****
[06/14 18:46:19    525s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.7) (real = 0:00:05.0) **
[06/14 18:46:19    525s] *** Starting refinePlace (0:08:45 mem=1420.4M) ***
[06/14 18:46:20    525s] Total net bbox length = 5.984e+05 (2.702e+05 3.282e+05) (ext = 2.660e+04)
[06/14 18:46:20    525s] Move report: placeLevelShifters moves 330 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:46:20    525s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1337.00, 860.60) --> (1338.40, 860.60)
[06/14 18:46:20    525s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:46:20    525s] Type 'man IMPSP-5140' for more detail.
[06/14 18:46:20    525s] **WARN: (IMPSP-315):	Found 12844 instances insts with no PG Term connections.
[06/14 18:46:20    525s] Type 'man IMPSP-315' for more detail.
[06/14 18:46:20    525s] Starting refinePlace ...
[06/14 18:46:20    525s] Move report: legalization moves 330 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:46:20    525s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1338.40, 860.60) --> (1337.00, 860.60)
[06/14 18:46:20    525s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1420.4MB) @(0:08:45 - 0:08:45).
[06/14 18:46:20    525s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:46:20    525s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1420.4MB
[06/14 18:46:20    525s] Statistics of distance of Instance movement in refine placement:
[06/14 18:46:20    525s]   maximum (X+Y) =         0.00 um
[06/14 18:46:20    525s]   mean    (X+Y) =         0.00 um
[06/14 18:46:20    525s] Summary Report:
[06/14 18:46:20    525s] Instances move: 0 (out of 12594 movable)
[06/14 18:46:20    525s] Instances flipped: 0
[06/14 18:46:20    525s] Mean displacement: 0.00 um
[06/14 18:46:20    525s] Max displacement: 0.00 um 
[06/14 18:46:20    525s] Total instances moved : 0
[06/14 18:46:20    525s] Total net bbox length = 5.984e+05 (2.702e+05 3.282e+05) (ext = 2.660e+04)
[06/14 18:46:20    525s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1420.4MB
[06/14 18:46:20    525s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1420.4MB) @(0:08:45 - 0:08:45).
[06/14 18:46:20    525s] *** Finished refinePlace (0:08:45 mem=1420.4M) ***
[06/14 18:46:20    525s] *** maximum move = 0.00 um ***
[06/14 18:46:20    525s] *** Finished re-routing un-routed nets (1420.4M) ***
[06/14 18:46:20    525s] 
[06/14 18:46:20    525s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1420.4M) ***
[06/14 18:46:20    525s] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1286.83M, totSessionCpu=0:08:46).
[06/14 18:46:20    525s] ### Creating LA Mngr. totSessionCpu=0:08:46 mem=1286.8M
[06/14 18:46:20    525s] ### Creating LA Mngr, finished. totSessionCpu=0:08:46 mem=1286.8M
[06/14 18:46:20    525s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/14 18:46:20    525s] [PSP]     Started earlyGlobalRoute kernel
[06/14 18:46:20    525s] [PSP]     Initial Peak syMemory usage = 1286.8 MB
[06/14 18:46:20    525s] (I)       Reading DB...
[06/14 18:46:20    525s] (I)       before initializing RouteDB syMemory usage = 1292.3 MB
[06/14 18:46:20    525s] (I)       congestionReportName   : 
[06/14 18:46:20    525s] (I)       layerRangeFor2DCongestion : 
[06/14 18:46:20    525s] (I)       buildTerm2TermWires    : 1
[06/14 18:46:20    525s] (I)       doTrackAssignment      : 1
[06/14 18:46:20    525s] (I)       dumpBookshelfFiles     : 0
[06/14 18:46:20    525s] (I)       numThreads             : 1
[06/14 18:46:20    525s] (I)       bufferingAwareRouting  : false
[06/14 18:46:20    525s] [NR-eGR] honorMsvRouteConstraint: false
[06/14 18:46:20    525s] (I)       honorPin               : false
[06/14 18:46:20    525s] (I)       honorPinGuide          : true
[06/14 18:46:20    525s] (I)       honorPartition         : false
[06/14 18:46:20    525s] (I)       allowPartitionCrossover: false
[06/14 18:46:20    525s] (I)       honorSingleEntry       : true
[06/14 18:46:20    525s] (I)       honorSingleEntryStrong : true
[06/14 18:46:20    525s] (I)       handleViaSpacingRule   : false
[06/14 18:46:20    525s] (I)       handleEolSpacingRule   : false
[06/14 18:46:20    525s] (I)       PDConstraint           : none
[06/14 18:46:20    525s] (I)       expBetterNDRHandling   : false
[06/14 18:46:20    525s] [NR-eGR] honorClockSpecNDR      : 0
[06/14 18:46:20    525s] (I)       routingEffortLevel     : 3
[06/14 18:46:20    525s] (I)       effortLevel            : standard
[06/14 18:46:20    525s] [NR-eGR] minRouteLayer          : 1
[06/14 18:46:20    525s] [NR-eGR] maxRouteLayer          : 4
[06/14 18:46:20    525s] (I)       relaxedTopLayerCeiling : 127
[06/14 18:46:20    525s] (I)       relaxedBottomLayerFloor: 2
[06/14 18:46:20    525s] (I)       numRowsPerGCell        : 1
[06/14 18:46:20    525s] (I)       speedUpLargeDesign     : 0
[06/14 18:46:20    525s] (I)       multiThreadingTA       : 1
[06/14 18:46:20    525s] (I)       blkAwareLayerSwitching : 1
[06/14 18:46:20    525s] (I)       optimizationMode       : false
[06/14 18:46:20    525s] (I)       routeSecondPG          : false
[06/14 18:46:20    525s] (I)       scenicRatioForLayerRelax: 0.00
[06/14 18:46:20    525s] (I)       detourLimitForLayerRelax: 0.00
[06/14 18:46:20    525s] (I)       punchThroughDistance   : 500.00
[06/14 18:46:20    525s] (I)       scenicBound            : 1.15
[06/14 18:46:20    525s] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 18:46:20    525s] (I)       source-to-sink ratio   : 0.00
[06/14 18:46:20    525s] (I)       targetCongestionRatioH : 1.00
[06/14 18:46:20    525s] (I)       targetCongestionRatioV : 1.00
[06/14 18:46:20    525s] (I)       layerCongestionRatio   : 0.70
[06/14 18:46:20    525s] (I)       m1CongestionRatio      : 0.10
[06/14 18:46:20    525s] (I)       m2m3CongestionRatio    : 0.70
[06/14 18:46:20    525s] (I)       localRouteEffort       : 1.00
[06/14 18:46:20    525s] (I)       numSitesBlockedByOneVia: 8.00
[06/14 18:46:20    525s] (I)       supplyScaleFactorH     : 1.00
[06/14 18:46:20    525s] (I)       supplyScaleFactorV     : 1.00
[06/14 18:46:20    525s] (I)       highlight3DOverflowFactor: 0.00
[06/14 18:46:20    525s] (I)       doubleCutViaModelingRatio: 0.00
[06/14 18:46:20    525s] (I)       routeVias              : 
[06/14 18:46:20    525s] (I)       readTROption           : true
[06/14 18:46:20    525s] (I)       extraSpacingFactor     : 1.00
[06/14 18:46:20    525s] [NR-eGR] numTracksPerClockWire  : 0
[06/14 18:46:20    525s] (I)       routeSelectedNetsOnly  : false
[06/14 18:46:20    525s] (I)       clkNetUseMaxDemand     : false
[06/14 18:46:20    525s] (I)       extraDemandForClocks   : 0
[06/14 18:46:20    525s] (I)       steinerRemoveLayers    : false
[06/14 18:46:20    525s] (I)       demoteLayerScenicScale : 1.00
[06/14 18:46:20    525s] (I)       nonpreferLayerCostScale : 100.00
[06/14 18:46:20    525s] (I)       similarTopologyRoutingFast : false
[06/14 18:46:20    525s] (I)       spanningTreeRefinement : false
[06/14 18:46:20    525s] (I)       spanningTreeRefinementAlpha : 0.50
[06/14 18:46:20    525s] (I)       starting read tracks
[06/14 18:46:20    525s] (I)       build grid graph
[06/14 18:46:20    525s] (I)       build grid graph start
[06/14 18:46:20    525s] [NR-eGR] Layer1 has single uniform track structure
[06/14 18:46:20    525s] [NR-eGR] Layer2 has single uniform track structure
[06/14 18:46:20    525s] [NR-eGR] Layer3 has single uniform track structure
[06/14 18:46:20    525s] [NR-eGR] Layer4 has single uniform track structure
[06/14 18:46:20    525s] (I)       build grid graph end
[06/14 18:46:20    525s] (I)       numViaLayers=4
[06/14 18:46:20    525s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:46:20    525s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:46:20    525s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:46:20    525s] (I)       end build via table
[06/14 18:46:20    525s] [NR-eGR] numRoutingBlks=0 numInstBlks=82584 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 18:46:20    525s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 18:46:20    525s] (I)       readDataFromPlaceDB
[06/14 18:46:20    525s] (I)       Read net information..
[06/14 18:46:20    525s] [NR-eGR] Read numTotalNets=13145  numIgnoredNets=0
[06/14 18:46:20    525s] (I)       Read testcase time = 0.000 seconds
[06/14 18:46:20    525s] 
[06/14 18:46:20    525s] (I)       read default dcut vias
[06/14 18:46:20    525s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:46:20    525s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:46:20    525s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:46:20    525s] (I)       build grid graph start
[06/14 18:46:20    525s] (I)       build grid graph end
[06/14 18:46:20    525s] (I)       Model blockage into capacity
[06/14 18:46:20    525s] (I)       Read numBlocks=718731  numPreroutedWires=0  numCapScreens=0
[06/14 18:46:20    525s] (I)       blocked area on Layer1 : 40812448695625  (996.75%)
[06/14 18:46:20    525s] (I)       blocked area on Layer2 : 3343475960000  (81.66%)
[06/14 18:46:20    525s] (I)       blocked area on Layer3 : 3658586360000  (89.35%)
[06/14 18:46:20    525s] (I)       blocked area on Layer4 : 1820653120000  (44.47%)
[06/14 18:46:20    525s] (I)       Modeling time = 0.050 seconds
[06/14 18:46:20    525s] 
[06/14 18:46:20    525s] (I)       Number of ignored nets = 0
[06/14 18:46:20    525s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:46:20    525s] (I)       Number of clock nets = 2.  Ignored: No
[06/14 18:46:20    525s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:46:20    525s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:46:20    525s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:46:20    525s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:46:20    525s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:46:20    525s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:46:20    525s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:46:20    525s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/14 18:46:20    525s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1329.8 MB
[06/14 18:46:20    525s] (I)       Ndr track 0 does not exist
[06/14 18:46:20    525s] (I)       Layer1  viaCost=200.00
[06/14 18:46:20    525s] (I)       Layer2  viaCost=100.00
[06/14 18:46:20    525s] (I)       Layer3  viaCost=200.00
[06/14 18:46:20    525s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:46:20    525s] (I)       routing area        :  (0, 0) - (2027000, 2020000)
[06/14 18:46:20    525s] (I)       core area           :  (341600, 340600) - (1686600, 1679600)
[06/14 18:46:20    525s] (I)       Site Width          :  1400  (dbu)
[06/14 18:46:20    525s] (I)       Row Height          : 13000  (dbu)
[06/14 18:46:20    525s] (I)       GCell Width         : 13000  (dbu)
[06/14 18:46:20    525s] (I)       GCell Height        : 13000  (dbu)
[06/14 18:46:20    525s] (I)       grid                :   156   156     4
[06/14 18:46:20    525s] (I)       vertical capacity   :     0 13000     0 13000
[06/14 18:46:20    525s] (I)       horizontal capacity : 13000     0 13000     0
[06/14 18:46:20    525s] (I)       Default wire width  :   500   600   600   600
[06/14 18:46:20    525s] (I)       Default wire space  :   450   500   500   600
[06/14 18:46:20    525s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/14 18:46:20    525s] (I)       First Track Coord   :  1300   700  1300   700
[06/14 18:46:20    525s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/14 18:46:20    525s] (I)       Total num of tracks :  1553  1448  1553  1448
[06/14 18:46:20    525s] (I)       Num of masks        :     1     1     1     1
[06/14 18:46:20    525s] (I)       Num of trim masks   :     0     0     0     0
[06/14 18:46:20    525s] (I)       --------------------------------------------------------
[06/14 18:46:20    525s] 
[06/14 18:46:20    525s] [NR-eGR] ============ Routing rule table ============
[06/14 18:46:20    525s] [NR-eGR] Rule id 0. Nets 13101 
[06/14 18:46:20    525s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 18:46:20    525s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/14 18:46:20    525s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:46:20    525s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:46:20    525s] [NR-eGR] ========================================
[06/14 18:46:20    525s] [NR-eGR] 
[06/14 18:46:20    525s] (I)       After initializing earlyGlobalRoute syMemory usage = 1329.8 MB
[06/14 18:46:20    525s] (I)       Loading and dumping file time : 0.13 seconds
[06/14 18:46:20    525s] (I)       ============= Initialization =============
[06/14 18:46:20    525s] (I)       totalPins=41913  totalGlobalPin=37093 (88.50%)
[06/14 18:46:20    525s] (I)       total 2D Cap : 453456 = (185440 H, 268016 V)
[06/14 18:46:20    525s] [NR-eGR] Layer group 1: route 13101 net(s) in layer range [1, 4]
[06/14 18:46:20    525s] (I)       ============  Phase 1a Route ============
[06/14 18:46:20    525s] (I)       Phase 1a runs 0.01 seconds
[06/14 18:46:20    525s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1
[06/14 18:46:20    525s] (I)       Usage: 57343 = (26615 H, 30728 V) = (14.35% H, 11.46% V) = (3.460e+05um H, 3.995e+05um V)
[06/14 18:46:20    525s] (I)       
[06/14 18:46:20    525s] (I)       ============  Phase 1b Route ============
[06/14 18:46:20    525s] (I)       Phase 1b runs 0.00 seconds
[06/14 18:46:20    525s] (I)       Usage: 57358 = (26618 H, 30740 V) = (14.35% H, 11.47% V) = (3.460e+05um H, 3.996e+05um V)
[06/14 18:46:20    525s] (I)       
[06/14 18:46:20    525s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 7.456540e+05um
[06/14 18:46:20    525s] (I)       ============  Phase 1c Route ============
[06/14 18:46:20    525s] (I)       Level2 Grid: 32 x 32
[06/14 18:46:20    525s] (I)       Phase 1c runs 0.00 seconds
[06/14 18:46:20    525s] (I)       Usage: 57358 = (26618 H, 30740 V) = (14.35% H, 11.47% V) = (3.460e+05um H, 3.996e+05um V)
[06/14 18:46:20    525s] (I)       
[06/14 18:46:20    525s] (I)       ============  Phase 1d Route ============
[06/14 18:46:20    525s] (I)       Phase 1d runs 0.00 seconds
[06/14 18:46:20    525s] (I)       Usage: 57360 = (26618 H, 30742 V) = (14.35% H, 11.47% V) = (3.460e+05um H, 3.996e+05um V)
[06/14 18:46:20    525s] (I)       
[06/14 18:46:20    525s] (I)       ============  Phase 1e Route ============
[06/14 18:46:20    525s] (I)       Phase 1e runs 0.00 seconds
[06/14 18:46:20    525s] (I)       Usage: 57364 = (26618 H, 30746 V) = (14.35% H, 11.47% V) = (3.460e+05um H, 3.997e+05um V)
[06/14 18:46:20    525s] (I)       
[06/14 18:46:20    525s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 7.457320e+05um
[06/14 18:46:20    525s] [NR-eGR] 
[06/14 18:46:20    525s] (I)       ============  Phase 1l Route ============
[06/14 18:46:20    525s] (I)       Phase 1l runs 0.01 seconds
[06/14 18:46:20    525s] (I)       
[06/14 18:46:20    525s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/14 18:46:20    525s] [NR-eGR]                OverCon         OverCon            
[06/14 18:46:20    525s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/14 18:46:20    525s] [NR-eGR] Layer              (1)             (4)    OverCon 
[06/14 18:46:20    525s] [NR-eGR] ---------------------------------------------------
[06/14 18:46:20    525s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:46:20    525s] [NR-eGR] Layer2      48( 0.31%)       1( 0.01%)   ( 0.32%) 
[06/14 18:46:20    525s] [NR-eGR] Layer3       1( 0.01%)       0( 0.00%)   ( 0.01%) 
[06/14 18:46:20    525s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:46:20    525s] [NR-eGR] ---------------------------------------------------
[06/14 18:46:20    525s] [NR-eGR] Total       49( 0.09%)       1( 0.00%)   ( 0.10%) 
[06/14 18:46:20    525s] [NR-eGR] 
[06/14 18:46:20    525s] (I)       Total Global Routing Runtime: 0.05 seconds
[06/14 18:46:20    525s] (I)       total 2D Cap : 454619 = (186136 H, 268483 V)
[06/14 18:46:20    525s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[06/14 18:46:20    525s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.02% V
[06/14 18:46:20    525s] (I)       ============= track Assignment ============
[06/14 18:46:20    525s] (I)       extract Global 3D Wires
[06/14 18:46:20    525s] (I)       Extract Global WL : time=0.01
[06/14 18:46:20    525s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/14 18:46:20    525s] (I)       Initialization real time=0.00 seconds
[06/14 18:46:20    525s] (I)       Run Multi-thread track assignment
[06/14 18:46:20    525s] (I)       merging nets...
[06/14 18:46:20    525s] (I)       merging nets done
[06/14 18:46:20    525s] (I)       Kernel real time=0.10 seconds
[06/14 18:46:20    525s] (I)       End Greedy Track Assignment
[06/14 18:46:20    525s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:46:20    525s] [NR-eGR] Layer1(MET1)(H) length: 8.995843e+04um, number of vias: 40534
[06/14 18:46:20    525s] [NR-eGR] Layer2(MET2)(V) length: 3.889396e+05um, number of vias: 23779
[06/14 18:46:20    525s] [NR-eGR] Layer3(MET3)(H) length: 2.799972e+05um, number of vias: 961
[06/14 18:46:20    525s] [NR-eGR] Layer4(MET4)(V) length: 2.956979e+04um, number of vias: 0
[06/14 18:46:20    525s] [NR-eGR] Total length: 7.884650e+05um, number of vias: 65274
[06/14 18:46:20    525s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:46:20    525s] [NR-eGR] Total clock nets wire length: 4.776908e+04um 
[06/14 18:46:20    525s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:46:20    526s] [NR-eGR] End Peak syMemory usage = 1268.6 MB
[06/14 18:46:20    526s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.38 seconds
[06/14 18:46:20    526s] Extraction called for design 'top_io' of instances=12844 and nets=13586 using extraction engine 'preRoute' .
[06/14 18:46:20    526s] PreRoute RC Extraction called for design top_io.
[06/14 18:46:20    526s] RC Extraction called in multi-corner(2) mode.
[06/14 18:46:20    526s] RCMode: PreRoute
[06/14 18:46:20    526s]       RC Corner Indexes            0       1   
[06/14 18:46:20    526s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 18:46:20    526s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 18:46:20    526s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 18:46:20    526s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 18:46:20    526s] Shrink Factor                : 1.00000
[06/14 18:46:20    526s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 18:46:20    526s] Using capacitance table file ...
[06/14 18:46:20    526s] Updating RC grid for preRoute extraction ...
[06/14 18:46:20    526s] Initializing multi-corner capacitance tables ... 
[06/14 18:46:20    526s] Initializing multi-corner resistance tables ...
[06/14 18:46:20    526s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1266.477M)
[06/14 18:46:20    526s] Compute RC Scale Done ...
[06/14 18:46:20    526s] [hotspot] +------------+---------------+---------------+
[06/14 18:46:20    526s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:46:20    526s] [hotspot] +------------+---------------+---------------+
[06/14 18:46:20    526s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:46:20    526s] [hotspot] +------------+---------------+---------------+
[06/14 18:46:20    526s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:46:20    526s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:46:20    526s] #################################################################################
[06/14 18:46:20    526s] # Design Stage: PreRoute
[06/14 18:46:20    526s] # Design Name: top_io
[06/14 18:46:20    526s] # Design Mode: 250nm
[06/14 18:46:20    526s] # Analysis Mode: MMMC Non-OCV 
[06/14 18:46:20    526s] # Parasitics Mode: No SPEF/RCDB
[06/14 18:46:20    526s] # Signoff Settings: SI Off 
[06/14 18:46:20    526s] #################################################################################
[06/14 18:46:21    526s] AAE_INFO: 1 threads acquired from CTE.
[06/14 18:46:21    526s] Calculate delays in BcWc mode...
[06/14 18:46:21    526s] Topological Sorting (REAL = 0:00:00.0, MEM = 1337.8M, InitMEM = 1337.8M)
[06/14 18:46:21    526s] Start delay calculation (fullDC) (1 T). (MEM=1337.84)
[06/14 18:46:21    526s] End AAE Lib Interpolated Model. (MEM=1338.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:46:22    528s] Total number of fetched objects 14977
[06/14 18:46:22    528s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:46:22    528s] End delay calculation. (MEM=1325.11 CPU=0:00:01.3 REAL=0:00:01.0)
[06/14 18:46:22    528s] End delay calculation (fullDC). (MEM=1325.11 CPU=0:00:01.5 REAL=0:00:01.0)
[06/14 18:46:22    528s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1325.1M) ***
[06/14 18:46:22    528s] Begin: GigaOpt postEco DRV Optimization
[06/14 18:46:23    528s] Info: 44 io nets excluded
[06/14 18:46:23    528s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:46:23    528s] PhyDesignGrid: maxLocalDensity 0.98
[06/14 18:46:23    528s] ### Creating PhyDesignMc. totSessionCpu=0:08:48 mem=1325.1M
[06/14 18:46:23    528s] #spOpts: N=250 
[06/14 18:46:23    528s] Core basic site is standard
[06/14 18:46:23    528s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:46:23    528s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:48 mem=1325.1M
[06/14 18:46:23    528s] 
[06/14 18:46:23    528s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/14 18:46:23    528s] ### Creating LA Mngr. totSessionCpu=0:08:48 mem=1325.1M
[06/14 18:46:23    528s] ### Creating LA Mngr, finished. totSessionCpu=0:08:48 mem=1325.1M
[06/14 18:46:24    529s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:46:24    529s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/14 18:46:24    529s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:46:24    529s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/14 18:46:24    529s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:46:24    529s] Info: violation cost 1.045437 (cap = 0.000000, tran = 1.045437, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:46:24    529s] |     8|    47|    -0.73|     0|     0|     0.00|     0|     0|     0|     0|    -5.24|  -191.96|       0|       0|       0|  79.57|          |         |
[06/14 18:46:24    529s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:46:24    529s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.24|  -191.96|       4|       2|       3|  79.60| 0:00:00.0|  1416.7M|
[06/14 18:46:24    529s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:46:24    529s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.24|  -191.96|       0|       0|       0|  79.60| 0:00:00.0|  1416.7M|
[06/14 18:46:24    529s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:46:24    529s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:46:24    529s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:46:24    529s] **** End NDR-Layer Usage Statistics ****
[06/14 18:46:24    529s] 
[06/14 18:46:24    529s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1416.7M) ***
[06/14 18:46:24    529s] 
[06/14 18:46:24    529s] *** Starting refinePlace (0:08:50 mem=1432.7M) ***
[06/14 18:46:24    529s] Total net bbox length = 5.992e+05 (2.704e+05 3.288e+05) (ext = 2.660e+04)
[06/14 18:46:24    529s] Move report: placeLevelShifters moves 330 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:46:24    529s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1337.00, 860.60) --> (1338.40, 860.60)
[06/14 18:46:24    529s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:46:24    529s] Type 'man IMPSP-5140' for more detail.
[06/14 18:46:24    529s] **WARN: (IMPSP-315):	Found 12850 instances insts with no PG Term connections.
[06/14 18:46:24    529s] Type 'man IMPSP-315' for more detail.
[06/14 18:46:24    529s] Starting refinePlace ...
[06/14 18:46:24    529s] Move report: legalization moves 330 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:46:24    529s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1338.40, 860.60) --> (1337.00, 860.60)
[06/14 18:46:24    529s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1432.7MB) @(0:08:50 - 0:08:50).
[06/14 18:46:24    529s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:46:24    529s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1432.7MB
[06/14 18:46:24    529s] Statistics of distance of Instance movement in refine placement:
[06/14 18:46:24    529s]   maximum (X+Y) =         0.00 um
[06/14 18:46:24    529s]   mean    (X+Y) =         0.00 um
[06/14 18:46:24    529s] Summary Report:
[06/14 18:46:24    529s] Instances move: 0 (out of 12600 movable)
[06/14 18:46:24    529s] Instances flipped: 0
[06/14 18:46:24    529s] Mean displacement: 0.00 um
[06/14 18:46:24    529s] Max displacement: 0.00 um 
[06/14 18:46:24    529s] Total instances moved : 0
[06/14 18:46:24    529s] Total net bbox length = 5.992e+05 (2.704e+05 3.288e+05) (ext = 2.660e+04)
[06/14 18:46:24    529s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1432.7MB
[06/14 18:46:24    529s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1432.7MB) @(0:08:50 - 0:08:50).
[06/14 18:46:24    529s] *** Finished refinePlace (0:08:50 mem=1432.7M) ***
[06/14 18:46:24    529s] *** maximum move = 0.00 um ***
[06/14 18:46:24    529s] *** Finished re-routing un-routed nets (1432.7M) ***
[06/14 18:46:24    530s] 
[06/14 18:46:24    530s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1432.7M) ***
[06/14 18:46:24    530s] End: GigaOpt postEco DRV Optimization
[06/14 18:46:24    530s] GigaOpt: WNS changes after routing: -3.886 -> -3.955 (bump = 0.069)
[06/14 18:46:24    530s] Begin: GigaOpt postEco optimization
[06/14 18:46:24    530s] Info: 44 io nets excluded
[06/14 18:46:24    530s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:46:24    530s] PhyDesignGrid: maxLocalDensity 1.00
[06/14 18:46:24    530s] ### Creating PhyDesignMc. totSessionCpu=0:08:50 mem=1413.6M
[06/14 18:46:24    530s] #spOpts: N=250 
[06/14 18:46:24    530s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:50 mem=1413.6M
[06/14 18:46:24    530s] 
[06/14 18:46:24    530s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/14 18:46:24    530s] ### Creating LA Mngr. totSessionCpu=0:08:50 mem=1413.6M
[06/14 18:46:24    530s] ### Creating LA Mngr, finished. totSessionCpu=0:08:50 mem=1413.6M
[06/14 18:46:27    533s] *info: 44 io nets excluded
[06/14 18:46:27    533s] *info: 2 clock nets excluded
[06/14 18:46:27    533s] *info: 7 special nets excluded.
[06/14 18:46:27    533s] *info: 437 no-driver nets excluded.
[06/14 18:46:28    534s] PathGroup :  in2out  TargetSlack : 0 
[06/14 18:46:28    534s] PathGroup :  in2reg  TargetSlack : 0 
[06/14 18:46:28    534s] PathGroup :  my_path  TargetSlack : 0 
[06/14 18:46:28    534s] PathGroup :  reg2out  TargetSlack : 0 
[06/14 18:46:28    534s] PathGroup :  reg2reg  TargetSlack : 0 
[06/14 18:46:28    534s] ** GigaOpt Optimizer WNS Slack -5.241 TNS Slack -191.961 Density 79.60
[06/14 18:46:28    534s] Optimizer WNS Pass 0
[06/14 18:46:28    534s] Active Path Group: in2reg reg2reg  
[06/14 18:46:28    534s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:46:28    534s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:46:28    534s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:46:28    534s] |  -5.241|   -5.241|-191.961| -191.961|    79.60%|   0:00:00.0| 1432.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/14 18:46:37    542s] |  -5.226|   -5.226|-191.907| -191.907|    79.60%|   0:00:09.0| 1427.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[1]/D               |
[06/14 18:46:37    542s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:46:37    542s] 
[06/14 18:46:37    542s] *** Finish Core Optimize Step (cpu=0:00:08.4 real=0:00:09.0 mem=1427.0M) ***
[06/14 18:46:37    542s] Active Path Group: in2reg  
[06/14 18:46:37    542s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:46:37    542s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:46:37    542s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:46:37    542s] |  -2.671|   -5.226| -19.303| -191.907|    79.60%|   0:00:00.0| 1427.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:46:38    544s] |  -2.671|   -5.226| -19.303| -191.907|    79.60%|   0:00:01.0| 1427.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:46:38    544s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:46:38    544s] 
[06/14 18:46:38    544s] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=1427.0M) ***
[06/14 18:46:38    544s] 
[06/14 18:46:38    544s] *** Finished Optimize Step Cumulative (cpu=0:00:09.9 real=0:00:10.0 mem=1427.0M) ***
[06/14 18:46:38    544s] ** GigaOpt Optimizer WNS Slack -5.226 TNS Slack -191.907 Density 79.60
[06/14 18:46:38    544s] *** Starting refinePlace (0:09:04 mem=1427.0M) ***
[06/14 18:46:38    544s] Total net bbox length = 5.991e+05 (2.704e+05 3.287e+05) (ext = 2.660e+04)
[06/14 18:46:38    544s] Move report: placeLevelShifters moves 330 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:46:38    544s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1337.00, 860.60) --> (1338.40, 860.60)
[06/14 18:46:38    544s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:46:38    544s] Type 'man IMPSP-5140' for more detail.
[06/14 18:46:38    544s] **WARN: (IMPSP-315):	Found 12849 instances insts with no PG Term connections.
[06/14 18:46:38    544s] Type 'man IMPSP-315' for more detail.
[06/14 18:46:38    544s] Starting refinePlace ...
[06/14 18:46:38    544s] Move report: legalization moves 330 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:46:38    544s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1338.40, 860.60) --> (1337.00, 860.60)
[06/14 18:46:38    544s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1427.0MB) @(0:09:04 - 0:09:04).
[06/14 18:46:38    544s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:46:38    544s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1427.0MB
[06/14 18:46:38    544s] Statistics of distance of Instance movement in refine placement:
[06/14 18:46:38    544s]   maximum (X+Y) =         0.00 um
[06/14 18:46:38    544s]   mean    (X+Y) =         0.00 um
[06/14 18:46:38    544s] Summary Report:
[06/14 18:46:38    544s] Instances move: 0 (out of 12599 movable)
[06/14 18:46:38    544s] Instances flipped: 0
[06/14 18:46:38    544s] Mean displacement: 0.00 um
[06/14 18:46:38    544s] Max displacement: 0.00 um 
[06/14 18:46:38    544s] Total instances moved : 0
[06/14 18:46:38    544s] Total net bbox length = 5.991e+05 (2.704e+05 3.287e+05) (ext = 2.660e+04)
[06/14 18:46:38    544s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1427.0MB
[06/14 18:46:38    544s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1427.0MB) @(0:09:04 - 0:09:04).
[06/14 18:46:38    544s] *** Finished refinePlace (0:09:04 mem=1427.0M) ***
[06/14 18:46:39    544s] *** maximum move = 0.00 um ***
[06/14 18:46:39    544s] *** Finished re-routing un-routed nets (1427.0M) ***
[06/14 18:46:39    544s] 
[06/14 18:46:39    544s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1427.0M) ***
[06/14 18:46:39    544s] ** GigaOpt Optimizer WNS Slack -5.226 TNS Slack -191.907 Density 79.60
[06/14 18:46:39    544s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:46:39    544s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:46:39    544s] **** End NDR-Layer Usage Statistics ****
[06/14 18:46:39    544s] 
[06/14 18:46:39    544s] *** Finish pre-CTS Setup Fixing (cpu=0:00:10.3 real=0:00:11.0 mem=1427.0M) ***
[06/14 18:46:39    544s] 
[06/14 18:46:39    544s] End: GigaOpt postEco optimization
[06/14 18:46:39    544s] GigaOpt: WNS changes after postEco optimization: -3.886 -> -3.948 (bump = 0.062)
[06/14 18:46:39    544s] GigaOpt: Skipping nonLegal postEco optimization
[06/14 18:46:39    544s] Design TNS changes after trial route: -171.482 -> -191.807
[06/14 18:46:39    544s] Begin: GigaOpt TNS recovery
[06/14 18:46:39    544s] Info: 44 io nets excluded
[06/14 18:46:39    544s] Info: 2 clock nets excluded from IPO operation.
[06/14 18:46:39    544s] PhyDesignGrid: maxLocalDensity 1.00
[06/14 18:46:39    544s] ### Creating PhyDesignMc. totSessionCpu=0:09:05 mem=1407.9M
[06/14 18:46:39    544s] #spOpts: N=250 
[06/14 18:46:39    544s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:05 mem=1407.9M
[06/14 18:46:39    544s] 
[06/14 18:46:39    544s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/14 18:46:39    544s] ### Creating LA Mngr. totSessionCpu=0:09:05 mem=1407.9M
[06/14 18:46:39    544s] ### Creating LA Mngr, finished. totSessionCpu=0:09:05 mem=1407.9M
[06/14 18:46:42    547s] *info: 44 io nets excluded
[06/14 18:46:42    547s] *info: 2 clock nets excluded
[06/14 18:46:42    547s] *info: 7 special nets excluded.
[06/14 18:46:42    547s] *info: 437 no-driver nets excluded.
[06/14 18:46:43    548s] PathGroup :  in2out  TargetSlack : 0 
[06/14 18:46:43    548s] PathGroup :  in2reg  TargetSlack : 0 
[06/14 18:46:43    548s] PathGroup :  my_path  TargetSlack : 0 
[06/14 18:46:43    548s] PathGroup :  reg2out  TargetSlack : 0 
[06/14 18:46:43    548s] PathGroup :  reg2reg  TargetSlack : 0 
[06/14 18:46:43    548s] ** GigaOpt Optimizer WNS Slack -5.226 TNS Slack -191.907 Density 79.60
[06/14 18:46:43    548s] Optimizer TNS Opt
[06/14 18:46:43    548s] Active Path Group: in2reg reg2reg  
[06/14 18:46:43    548s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:46:43    548s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/14 18:46:43    548s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:46:43    548s] |  -5.226|   -5.226|-191.907| -191.907|    79.60%|   0:00:00.0| 1427.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[1]/D               |
[06/14 18:46:44    550s] |  -5.226|   -5.226|-191.224| -191.224|    79.60%|   0:00:01.0| 1429.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/14 18:46:45    550s] |  -5.226|   -5.226|-191.163| -191.163|    79.60%|   0:00:01.0| 1429.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
[06/14 18:46:45    550s] |  -5.226|   -5.226|-191.101| -191.101|    79.60%|   0:00:00.0| 1429.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
[06/14 18:46:45    550s] |  -5.226|   -5.226|-190.982| -190.982|    79.60%|   0:00:00.0| 1429.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/14 18:46:45    550s] |  -5.226|   -5.226|-190.940| -190.940|    79.60%|   0:00:00.0| 1429.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/14 18:46:45    550s] |  -5.226|   -5.226|-190.914| -190.914|    79.60%|   0:00:00.0| 1429.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/14 18:46:45    551s] |  -5.226|   -5.226|-190.895| -190.895|    79.60%|   0:00:00.0| 1429.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/14 18:46:45    551s] |  -5.226|   -5.226|-189.301| -189.301|    79.60%|   0:00:00.0| 1429.3M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
[06/14 18:46:45    551s] |  -5.226|   -5.226|-189.175| -189.175|    79.60%|   0:00:00.0| 1429.3M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
[06/14 18:46:46    551s] |  -5.226|   -5.226|-188.467| -188.467|    79.61%|   0:00:01.0| 1448.4M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
[06/14 18:46:46    551s] |  -5.226|   -5.226|-188.401| -188.401|    79.62%|   0:00:00.0| 1448.4M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
[06/14 18:46:47    552s] |  -5.226|   -5.226|-183.849| -183.849|    79.64%|   0:00:01.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
[06/14 18:46:48    553s] |  -5.226|   -5.226|-180.598| -180.598|    79.68%|   0:00:01.0| 1470.5M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
[06/14 18:46:50    555s] |  -5.226|   -5.226|-176.422| -176.422|    79.73%|   0:00:02.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
[06/14 18:46:51    556s] |  -5.226|   -5.226|-175.219| -175.219|    79.78%|   0:00:01.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
[06/14 18:46:51    556s] |  -5.226|   -5.226|-175.005| -175.005|    79.78%|   0:00:00.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
[06/14 18:46:52    557s] |  -5.226|   -5.226|-174.673| -174.673|    79.80%|   0:00:01.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
[06/14 18:46:52    557s] |  -5.226|   -5.226|-174.629| -174.629|    79.81%|   0:00:00.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
[06/14 18:46:52    557s] |  -5.226|   -5.226|-174.585| -174.585|    79.81%|   0:00:00.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
[06/14 18:46:52    557s] |  -5.226|   -5.226|-174.585| -174.585|    79.81%|   0:00:00.0| 1432.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[1]/D               |
[06/14 18:46:52    557s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/14 18:46:52    557s] 
[06/14 18:46:52    557s] *** Finish Core Optimize Step (cpu=0:00:08.7 real=0:00:09.0 mem=1432.3M) ***
[06/14 18:46:52    557s] 
[06/14 18:46:52    557s] *** Finished Optimize Step Cumulative (cpu=0:00:08.8 real=0:00:09.0 mem=1432.3M) ***
[06/14 18:46:52    557s] ** GigaOpt Optimizer WNS Slack -5.226 TNS Slack -174.585 Density 79.81
[06/14 18:46:52    557s] *** Starting refinePlace (0:09:18 mem=1432.3M) ***
[06/14 18:46:52    557s] Total net bbox length = 6.009e+05 (2.713e+05 3.295e+05) (ext = 2.660e+04)
[06/14 18:46:52    557s] Move report: placeLevelShifters moves 330 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:46:52    557s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1337.00, 860.60) --> (1338.40, 860.60)
[06/14 18:46:52    557s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/14 18:46:52    557s] Type 'man IMPSP-5140' for more detail.
[06/14 18:46:52    557s] **WARN: (IMPSP-315):	Found 12910 instances insts with no PG Term connections.
[06/14 18:46:52    557s] Type 'man IMPSP-315' for more detail.
[06/14 18:46:52    557s] Starting refinePlace ...
[06/14 18:46:52    557s] Move report: legalization moves 330 insts, mean move: 1.40 um, max move: 1.40 um
[06/14 18:46:52    557s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (1338.40, 860.60) --> (1337.00, 860.60)
[06/14 18:46:52    557s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1432.3MB) @(0:09:18 - 0:09:18).
[06/14 18:46:52    557s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:46:52    557s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1432.3MB
[06/14 18:46:52    557s] Statistics of distance of Instance movement in refine placement:
[06/14 18:46:52    557s]   maximum (X+Y) =         0.00 um
[06/14 18:46:52    557s]   mean    (X+Y) =         0.00 um
[06/14 18:46:52    557s] Summary Report:
[06/14 18:46:52    557s] Instances move: 0 (out of 12660 movable)
[06/14 18:46:52    557s] Instances flipped: 0
[06/14 18:46:52    557s] Mean displacement: 0.00 um
[06/14 18:46:52    557s] Max displacement: 0.00 um 
[06/14 18:46:52    557s] Total instances moved : 0
[06/14 18:46:52    557s] Total net bbox length = 6.009e+05 (2.713e+05 3.295e+05) (ext = 2.660e+04)
[06/14 18:46:52    557s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1432.3MB
[06/14 18:46:52    557s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1432.3MB) @(0:09:18 - 0:09:18).
[06/14 18:46:52    557s] *** Finished refinePlace (0:09:18 mem=1432.3M) ***
[06/14 18:46:52    557s] *** maximum move = 0.00 um ***
[06/14 18:46:52    557s] *** Finished re-routing un-routed nets (1432.3M) ***
[06/14 18:46:52    557s] 
[06/14 18:46:52    557s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1432.3M) ***
[06/14 18:46:52    557s] ** GigaOpt Optimizer WNS Slack -5.226 TNS Slack -174.585 Density 80.04
[06/14 18:46:52    557s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:46:52    557s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:46:52    557s] **** End NDR-Layer Usage Statistics ****
[06/14 18:46:52    557s] 
[06/14 18:46:52    557s] *** Finish pre-CTS Setup Fixing (cpu=0:00:09.2 real=0:00:09.0 mem=1432.3M) ***
[06/14 18:46:52    557s] 
[06/14 18:46:52    557s] End: GigaOpt TNS recovery
[06/14 18:46:52    557s] *** Steiner Routed Nets: 1.643%; Threshold: 100; Threshold for Hold: 100
[06/14 18:46:52    557s] Start to check current routing status for nets...
[06/14 18:46:52    557s] All nets are already routed correctly.
[06/14 18:46:52    557s] End to check current routing status for nets (mem=1413.3M)
[06/14 18:46:52    557s] No multi-vt cells found. Aborting this optimization step
[06/14 18:46:52    557s] 
[06/14 18:46:52    557s] Active setup views:
[06/14 18:46:52    557s]  setup_func_max
[06/14 18:46:52    557s]   Dominating endpoints: 0
[06/14 18:46:52    557s]   Dominating TNS: -0.000
[06/14 18:46:52    557s] 
[06/14 18:46:52    558s] Extraction called for design 'top_io' of instances=12910 and nets=13652 using extraction engine 'preRoute' .
[06/14 18:46:52    558s] PreRoute RC Extraction called for design top_io.
[06/14 18:46:52    558s] RC Extraction called in multi-corner(2) mode.
[06/14 18:46:52    558s] RCMode: PreRoute
[06/14 18:46:52    558s]       RC Corner Indexes            0       1   
[06/14 18:46:52    558s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 18:46:52    558s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 18:46:52    558s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 18:46:52    558s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 18:46:52    558s] Shrink Factor                : 1.00000
[06/14 18:46:52    558s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 18:46:52    558s] Using capacitance table file ...
[06/14 18:46:52    558s] Initializing multi-corner capacitance tables ... 
[06/14 18:46:52    558s] Initializing multi-corner resistance tables ...
[06/14 18:46:52    558s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1270.312M)
[06/14 18:46:52    558s] Skewing Data Summary (End_of_FINAL)
[06/14 18:46:53    558s] --------------------------------------------------
[06/14 18:46:53    558s]  Total skewed count:0
[06/14 18:46:53    558s] --------------------------------------------------
[06/14 18:46:53    558s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/14 18:46:53    558s] [PSP]     Started earlyGlobalRoute kernel
[06/14 18:46:53    558s] [PSP]     Initial Peak syMemory usage = 1276.3 MB
[06/14 18:46:53    558s] (I)       Reading DB...
[06/14 18:46:53    558s] (I)       before initializing RouteDB syMemory usage = 1281.8 MB
[06/14 18:46:53    558s] (I)       congestionReportName   : 
[06/14 18:46:53    558s] (I)       layerRangeFor2DCongestion : 
[06/14 18:46:53    558s] (I)       buildTerm2TermWires    : 0
[06/14 18:46:53    558s] (I)       doTrackAssignment      : 1
[06/14 18:46:53    558s] (I)       dumpBookshelfFiles     : 0
[06/14 18:46:53    558s] (I)       numThreads             : 1
[06/14 18:46:53    558s] (I)       bufferingAwareRouting  : false
[06/14 18:46:53    558s] [NR-eGR] honorMsvRouteConstraint: false
[06/14 18:46:53    558s] (I)       honorPin               : false
[06/14 18:46:53    558s] (I)       honorPinGuide          : true
[06/14 18:46:53    558s] (I)       honorPartition         : false
[06/14 18:46:53    558s] (I)       allowPartitionCrossover: false
[06/14 18:46:53    558s] (I)       honorSingleEntry       : true
[06/14 18:46:53    558s] (I)       honorSingleEntryStrong : true
[06/14 18:46:53    558s] (I)       handleViaSpacingRule   : false
[06/14 18:46:53    558s] (I)       handleEolSpacingRule   : false
[06/14 18:46:53    558s] (I)       PDConstraint           : none
[06/14 18:46:53    558s] (I)       expBetterNDRHandling   : false
[06/14 18:46:53    558s] [NR-eGR] honorClockSpecNDR      : 0
[06/14 18:46:53    558s] (I)       routingEffortLevel     : 3
[06/14 18:46:53    558s] (I)       effortLevel            : standard
[06/14 18:46:53    558s] [NR-eGR] minRouteLayer          : 1
[06/14 18:46:53    558s] [NR-eGR] maxRouteLayer          : 4
[06/14 18:46:53    558s] (I)       relaxedTopLayerCeiling : 127
[06/14 18:46:53    558s] (I)       relaxedBottomLayerFloor: 2
[06/14 18:46:53    558s] (I)       numRowsPerGCell        : 1
[06/14 18:46:53    558s] (I)       speedUpLargeDesign     : 0
[06/14 18:46:53    558s] (I)       multiThreadingTA       : 1
[06/14 18:46:53    558s] (I)       blkAwareLayerSwitching : 1
[06/14 18:46:53    558s] (I)       optimizationMode       : false
[06/14 18:46:53    558s] (I)       routeSecondPG          : false
[06/14 18:46:53    558s] (I)       scenicRatioForLayerRelax: 0.00
[06/14 18:46:53    558s] (I)       detourLimitForLayerRelax: 0.00
[06/14 18:46:53    558s] (I)       punchThroughDistance   : 500.00
[06/14 18:46:53    558s] (I)       scenicBound            : 1.15
[06/14 18:46:53    558s] (I)       maxScenicToAvoidBlk    : 100.00
[06/14 18:46:53    558s] (I)       source-to-sink ratio   : 0.00
[06/14 18:46:53    558s] (I)       targetCongestionRatioH : 1.00
[06/14 18:46:53    558s] (I)       targetCongestionRatioV : 1.00
[06/14 18:46:53    558s] (I)       layerCongestionRatio   : 0.70
[06/14 18:46:53    558s] (I)       m1CongestionRatio      : 0.10
[06/14 18:46:53    558s] (I)       m2m3CongestionRatio    : 0.70
[06/14 18:46:53    558s] (I)       localRouteEffort       : 1.00
[06/14 18:46:53    558s] (I)       numSitesBlockedByOneVia: 8.00
[06/14 18:46:53    558s] (I)       supplyScaleFactorH     : 1.00
[06/14 18:46:53    558s] (I)       supplyScaleFactorV     : 1.00
[06/14 18:46:53    558s] (I)       highlight3DOverflowFactor: 0.00
[06/14 18:46:53    558s] (I)       doubleCutViaModelingRatio: 0.00
[06/14 18:46:53    558s] (I)       routeVias              : 
[06/14 18:46:53    558s] (I)       readTROption           : true
[06/14 18:46:53    558s] (I)       extraSpacingFactor     : 1.00
[06/14 18:46:53    558s] [NR-eGR] numTracksPerClockWire  : 0
[06/14 18:46:53    558s] (I)       routeSelectedNetsOnly  : false
[06/14 18:46:53    558s] (I)       clkNetUseMaxDemand     : false
[06/14 18:46:53    558s] (I)       extraDemandForClocks   : 0
[06/14 18:46:53    558s] (I)       steinerRemoveLayers    : false
[06/14 18:46:53    558s] (I)       demoteLayerScenicScale : 1.00
[06/14 18:46:53    558s] (I)       nonpreferLayerCostScale : 100.00
[06/14 18:46:53    558s] (I)       similarTopologyRoutingFast : false
[06/14 18:46:53    558s] (I)       spanningTreeRefinement : false
[06/14 18:46:53    558s] (I)       spanningTreeRefinementAlpha : 0.50
[06/14 18:46:53    558s] (I)       starting read tracks
[06/14 18:46:53    558s] (I)       build grid graph
[06/14 18:46:53    558s] (I)       build grid graph start
[06/14 18:46:53    558s] [NR-eGR] Layer1 has single uniform track structure
[06/14 18:46:53    558s] [NR-eGR] Layer2 has single uniform track structure
[06/14 18:46:53    558s] [NR-eGR] Layer3 has single uniform track structure
[06/14 18:46:53    558s] [NR-eGR] Layer4 has single uniform track structure
[06/14 18:46:53    558s] (I)       build grid graph end
[06/14 18:46:53    558s] (I)       numViaLayers=4
[06/14 18:46:53    558s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:46:53    558s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:46:53    558s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:46:53    558s] (I)       end build via table
[06/14 18:46:53    558s] [NR-eGR] numRoutingBlks=0 numInstBlks=82914 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/14 18:46:53    558s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/14 18:46:53    558s] (I)       readDataFromPlaceDB
[06/14 18:46:53    558s] (I)       Read net information..
[06/14 18:46:53    558s] [NR-eGR] Read numTotalNets=13211  numIgnoredNets=0
[06/14 18:46:53    558s] (I)       Read testcase time = 0.000 seconds
[06/14 18:46:53    558s] 
[06/14 18:46:53    558s] (I)       read default dcut vias
[06/14 18:46:53    558s] (I)       Reading via VIA1_PR for layer: 0 
[06/14 18:46:53    558s] (I)       Reading via VIA2_PR for layer: 1 
[06/14 18:46:53    558s] (I)       Reading via VIA3_PR for layer: 2 
[06/14 18:46:53    558s] (I)       build grid graph start
[06/14 18:46:53    558s] (I)       build grid graph end
[06/14 18:46:53    558s] (I)       Model blockage into capacity
[06/14 18:46:53    558s] (I)       Read numBlocks=721400  numPreroutedWires=0  numCapScreens=0
[06/14 18:46:53    558s] (I)       blocked area on Layer1 : 40961881823125  (1000.40%)
[06/14 18:46:53    558s] (I)       blocked area on Layer2 : 3343475960000  (81.66%)
[06/14 18:46:53    558s] (I)       blocked area on Layer3 : 3658586360000  (89.35%)
[06/14 18:46:53    558s] (I)       blocked area on Layer4 : 1820653120000  (44.47%)
[06/14 18:46:53    558s] (I)       Modeling time = 0.040 seconds
[06/14 18:46:53    558s] 
[06/14 18:46:53    558s] (I)       Number of ignored nets = 0
[06/14 18:46:53    558s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:46:53    558s] (I)       Number of clock nets = 2.  Ignored: No
[06/14 18:46:53    558s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:46:53    558s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:46:53    558s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:46:53    558s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:46:53    558s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:46:53    558s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:46:53    558s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:46:53    558s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/14 18:46:53    558s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1319.3 MB
[06/14 18:46:53    558s] (I)       Ndr track 0 does not exist
[06/14 18:46:53    558s] (I)       Layer1  viaCost=200.00
[06/14 18:46:53    558s] (I)       Layer2  viaCost=100.00
[06/14 18:46:53    558s] (I)       Layer3  viaCost=200.00
[06/14 18:46:53    558s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:46:53    558s] (I)       routing area        :  (0, 0) - (2027000, 2020000)
[06/14 18:46:53    558s] (I)       core area           :  (341600, 340600) - (1686600, 1679600)
[06/14 18:46:53    558s] (I)       Site Width          :  1400  (dbu)
[06/14 18:46:53    558s] (I)       Row Height          : 13000  (dbu)
[06/14 18:46:53    558s] (I)       GCell Width         : 13000  (dbu)
[06/14 18:46:53    558s] (I)       GCell Height        : 13000  (dbu)
[06/14 18:46:53    558s] (I)       grid                :   156   156     4
[06/14 18:46:53    558s] (I)       vertical capacity   :     0 13000     0 13000
[06/14 18:46:53    558s] (I)       horizontal capacity : 13000     0 13000     0
[06/14 18:46:53    558s] (I)       Default wire width  :   500   600   600   600
[06/14 18:46:53    558s] (I)       Default wire space  :   450   500   500   600
[06/14 18:46:53    558s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/14 18:46:53    558s] (I)       First Track Coord   :  1300   700  1300   700
[06/14 18:46:53    558s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/14 18:46:53    558s] (I)       Total num of tracks :  1553  1448  1553  1448
[06/14 18:46:53    558s] (I)       Num of masks        :     1     1     1     1
[06/14 18:46:53    558s] (I)       Num of trim masks   :     0     0     0     0
[06/14 18:46:53    558s] (I)       --------------------------------------------------------
[06/14 18:46:53    558s] 
[06/14 18:46:53    558s] [NR-eGR] ============ Routing rule table ============
[06/14 18:46:53    558s] [NR-eGR] Rule id 0. Nets 13167 
[06/14 18:46:53    558s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/14 18:46:53    558s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/14 18:46:53    558s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:46:53    558s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/14 18:46:53    558s] [NR-eGR] ========================================
[06/14 18:46:53    558s] [NR-eGR] 
[06/14 18:46:53    558s] (I)       After initializing earlyGlobalRoute syMemory usage = 1319.3 MB
[06/14 18:46:53    558s] (I)       Loading and dumping file time : 0.13 seconds
[06/14 18:46:53    558s] (I)       ============= Initialization =============
[06/14 18:46:53    558s] (I)       totalPins=42045  totalGlobalPin=37200 (88.48%)
[06/14 18:46:53    558s] (I)       total 2D Cap : 453430 = (185414 H, 268016 V)
[06/14 18:46:53    558s] [NR-eGR] Layer group 1: route 13167 net(s) in layer range [1, 4]
[06/14 18:46:53    558s] (I)       ============  Phase 1a Route ============
[06/14 18:46:53    558s] (I)       Phase 1a runs 0.01 seconds
[06/14 18:46:53    558s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[06/14 18:46:53    558s] (I)       Usage: 57497 = (26665 H, 30832 V) = (14.38% H, 11.50% V) = (3.466e+05um H, 4.008e+05um V)
[06/14 18:46:53    558s] (I)       
[06/14 18:46:53    558s] (I)       ============  Phase 1b Route ============
[06/14 18:46:53    558s] (I)       Phase 1b runs 0.01 seconds
[06/14 18:46:53    558s] (I)       Usage: 57510 = (26668 H, 30842 V) = (14.38% H, 11.51% V) = (3.467e+05um H, 4.009e+05um V)
[06/14 18:46:53    558s] (I)       
[06/14 18:46:53    558s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 7.476300e+05um
[06/14 18:46:53    558s] (I)       ============  Phase 1c Route ============
[06/14 18:46:53    558s] (I)       Level2 Grid: 32 x 32
[06/14 18:46:53    558s] (I)       Phase 1c runs 0.00 seconds
[06/14 18:46:53    558s] (I)       Usage: 57510 = (26668 H, 30842 V) = (14.38% H, 11.51% V) = (3.467e+05um H, 4.009e+05um V)
[06/14 18:46:53    558s] (I)       
[06/14 18:46:53    558s] (I)       ============  Phase 1d Route ============
[06/14 18:46:53    558s] (I)       Phase 1d runs 0.00 seconds
[06/14 18:46:53    558s] (I)       Usage: 57512 = (26668 H, 30844 V) = (14.38% H, 11.51% V) = (3.467e+05um H, 4.010e+05um V)
[06/14 18:46:53    558s] (I)       
[06/14 18:46:53    558s] (I)       ============  Phase 1e Route ============
[06/14 18:46:53    558s] (I)       Phase 1e runs 0.00 seconds
[06/14 18:46:53    558s] (I)       Usage: 57516 = (26668 H, 30848 V) = (14.38% H, 11.51% V) = (3.467e+05um H, 4.010e+05um V)
[06/14 18:46:53    558s] (I)       
[06/14 18:46:53    558s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 7.477080e+05um
[06/14 18:46:53    558s] [NR-eGR] 
[06/14 18:46:53    558s] (I)       ============  Phase 1l Route ============
[06/14 18:46:53    558s] (I)       Phase 1l runs 0.01 seconds
[06/14 18:46:53    558s] (I)       
[06/14 18:46:53    558s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/14 18:46:53    558s] [NR-eGR]                OverCon         OverCon            
[06/14 18:46:53    558s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/14 18:46:53    558s] [NR-eGR] Layer              (1)             (4)    OverCon 
[06/14 18:46:53    558s] [NR-eGR] ---------------------------------------------------
[06/14 18:46:53    558s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:46:53    558s] [NR-eGR] Layer2      49( 0.32%)       1( 0.01%)   ( 0.33%) 
[06/14 18:46:53    558s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:46:53    558s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/14 18:46:53    558s] [NR-eGR] ---------------------------------------------------
[06/14 18:46:53    558s] [NR-eGR] Total       49( 0.09%)       1( 0.00%)   ( 0.10%) 
[06/14 18:46:53    558s] [NR-eGR] 
[06/14 18:46:53    558s] (I)       Total Global Routing Runtime: 0.05 seconds
[06/14 18:46:53    558s] (I)       total 2D Cap : 454591 = (186108 H, 268483 V)
[06/14 18:46:53    558s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[06/14 18:46:53    558s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[06/14 18:46:53    558s] [NR-eGR] End Peak syMemory usage = 1319.3 MB
[06/14 18:46:53    558s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.18 seconds
[06/14 18:46:53    558s] [hotspot] +------------+---------------+---------------+
[06/14 18:46:53    558s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:46:53    558s] [hotspot] +------------+---------------+---------------+
[06/14 18:46:53    558s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:46:53    558s] [hotspot] +------------+---------------+---------------+
[06/14 18:46:53    558s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:46:53    558s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:46:53    558s] #################################################################################
[06/14 18:46:53    558s] # Design Stage: PreRoute
[06/14 18:46:53    558s] # Design Name: top_io
[06/14 18:46:53    558s] # Design Mode: 250nm
[06/14 18:46:53    558s] # Analysis Mode: MMMC Non-OCV 
[06/14 18:46:53    558s] # Parasitics Mode: No SPEF/RCDB
[06/14 18:46:53    558s] # Signoff Settings: SI Off 
[06/14 18:46:53    558s] #################################################################################
[06/14 18:46:53    558s] AAE_INFO: 1 threads acquired from CTE.
[06/14 18:46:53    558s] Calculate delays in BcWc mode...
[06/14 18:46:53    558s] Topological Sorting (REAL = 0:00:00.0, MEM = 1333.5M, InitMEM = 1333.5M)
[06/14 18:46:53    558s] Start delay calculation (fullDC) (1 T). (MEM=1333.47)
[06/14 18:46:53    558s] End AAE Lib Interpolated Model. (MEM=1333.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:46:54    560s] Total number of fetched objects 15043
[06/14 18:46:54    560s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:46:54    560s] End delay calculation. (MEM=1340.56 CPU=0:00:01.4 REAL=0:00:01.0)
[06/14 18:46:54    560s] End delay calculation (fullDC). (MEM=1340.56 CPU=0:00:01.5 REAL=0:00:01.0)
[06/14 18:46:54    560s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 1340.6M) ***
[06/14 18:46:55    560s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:09:20 mem=1340.6M)
[06/14 18:46:55    560s] Reported timing to dir ./timingReports
[06/14 18:46:55    560s] **optDesign ... cpu = 0:03:24, real = 0:03:25, mem = 1040.9M, totSessionCpu=0:09:20 **
[06/14 18:46:55    560s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | my_path |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -5.226  | -5.226  | -2.670  |   N/A   |   N/A   |  0.000  |   N/A   |
|           TNS (ns):|-174.580 |-172.538 | -19.129 |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|   60    |   59    |    8    |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|  2908   |  2377   |  2327   |   N/A   |   N/A   |    0    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.038%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:25, real = 0:03:25, mem = 1041.1M, totSessionCpu=0:09:21 **
[06/14 18:46:55    560s] Deleting Cell Server ...
[06/14 18:46:55    560s] Deleting Lib Analyzer.
[06/14 18:46:55    560s] *** Finished optDesign ***
[06/14 18:46:55    560s] 
[06/14 18:46:55    560s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:30 real=  0:03:30)
[06/14 18:46:55    560s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.6 real=0:00:05.6)
[06/14 18:46:55    560s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:11.5 real=0:00:11.5)
[06/14 18:46:55    560s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:14.1 real=0:00:14.1)
[06/14 18:46:55    560s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:02 real=  0:01:01)
[06/14 18:46:55    560s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:41.3 real=0:00:41.3)
[06/14 18:46:55    560s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:28.0 real=0:00:28.0)
[06/14 18:46:55    560s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:31.7 real=0:00:31.7)
[06/14 18:46:55    560s] Info: pop threads available for lower-level modules during optimization.
[06/14 18:48:28    568s] <CMD> pan -769.188 -15.181
[06/14 18:48:36    569s] <CMD> pan 425.097 511.128
[06/14 18:48:50    570s] 
[06/14 18:48:50    570s] *** Memory Usage v#1 (Current mem = 1260.324M, initial mem = 184.402M) ***
[06/14 18:48:50    570s] 
[06/14 18:48:50    570s] *** Summary of all messages that are not suppressed in this session:
[06/14 18:48:50    570s] Severity  ID               Count  Summary                                  
[06/14 18:48:50    570s] WARNING   IMPLF-200          131  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/14 18:48:50    570s] WARNING   IMPLF-201          608  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/14 18:48:50    570s] WARNING   IMPLF-228            1   ANTENNAOUTPUTDIFFAREA is specified and ...
[06/14 18:48:50    570s] WARNING   IMPLF-230            1   ANTENNAINOUTDIFFAREA is specified and w...
[06/14 18:48:50    570s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[06/14 18:48:50    570s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[06/14 18:48:50    570s] WARNING   IMPCK-7003           1  Command "%s" is obsolete. Use "%s" as an...
[06/14 18:48:50    570s] WARNING   IMPVL-324            1  Module %s in %s will overwrite the previ...
[06/14 18:48:50    570s] WARNING   IMPVL-159         1401  Pin '%s' of cell '%s' is defined in LEF ...
[06/14 18:48:50    570s] WARNING   IMPSP-5140          18  Global net connect rules have not been c...
[06/14 18:48:50    570s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[06/14 18:48:50    570s] WARNING   IMPSP-315           18  Found %d instances insts with no PG Term...
[06/14 18:48:50    570s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[06/14 18:48:50    570s] WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
[06/14 18:48:50    570s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[06/14 18:48:50    570s] WARNING   IMPOPT-6118          2  The following cells have a dont_touch pr...
[06/14 18:48:50    570s] WARNING   IMPTCM-77           19  Option "%s" for command %s is obsolete a...
[06/14 18:48:50    570s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[06/14 18:48:50    570s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[06/14 18:48:50    570s] *** Message Summary: 2234 warning(s), 20 error(s)
[06/14 18:48:50    570s] 
[06/14 18:48:50    570s] --- Ending "Innovus" (totcpu=0:09:31, real=0:14:57, mem=1260.3M) ---
