Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -nt timestamp -uc ddr_hw_test.ucf -p xc6slx9-csg324-3
ddr_hw_test.ngc ddr_hw_test.ngd

Reading NGO file "D:/Google
Drive/Projects/FPGA/ddr_sdram/ddr_hw_test/ddr_hw_test.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "ddr_hw_test.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <PIN "ddr_clocks/clkout1_buf.O"
   CLOCK_DEDICATED_ROUTE = FALSE;> [ddr_hw_test.ucf(18)]: PIN
   "ddr_clocks/clkout1_buf.O" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem - The Period constraint <PERIOD = 100MHz ;>
   [ddr_hw_test.ucf(15)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

Done...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net ddr_sdram/DDR_CLK_166M with clock driver
   ddr_sdram/ddr_clocks/clkout1_buf drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   1

Total memory usage is 192160 kilobytes

Total REAL time to NGDBUILD completion:  5 sec
Total CPU time to NGDBUILD completion:   5 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "ddr_hw_test.bld"...
