<stg><name>kernel3</name>


<trans_list>

<trans id="1582" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="82" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %C_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %C_V)

]]></Node>
<StgValue><ssdm name="C_V_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %B_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %B_V)

]]></Node>
<StgValue><ssdm name="B_V_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %A_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %A_V)

]]></Node>
<StgValue><ssdm name="A_V_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64">
<![CDATA[
:3  %C_V_c = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="C_V_c"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
:4  %B_V_c = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="B_V_c"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
:5  %A_V_c = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="A_V_c"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="256" op_0_bw="64">
<![CDATA[
:11  %fifo_A_A_IO_L2_in_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_0_V_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="256" op_0_bw="64">
<![CDATA[
:14  %fifo_A_A_IO_L2_in_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_1_V_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="256" op_0_bw="64">
<![CDATA[
:17  %fifo_A_A_IO_L2_in_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_2_V_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="256" op_0_bw="64">
<![CDATA[
:20  %fifo_A_A_IO_L2_in_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_V_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="256" op_0_bw="64">
<![CDATA[
:23  %fifo_A_A_IO_L2_in_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_4_V_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="256" op_0_bw="64">
<![CDATA[
:26  %fifo_A_A_IO_L2_in_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_5_V_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="256" op_0_bw="64">
<![CDATA[
:29  %fifo_A_A_IO_L2_in_6_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_6_V_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="256" op_0_bw="64">
<![CDATA[
:32  %fifo_A_A_IO_L2_in_7_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_7_V_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="256" op_0_bw="64">
<![CDATA[
:35  %fifo_A_A_IO_L2_in_8_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_8_V_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="256" op_0_bw="64">
<![CDATA[
:38  %fifo_A_A_IO_L2_in_9_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_9_V_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="256" op_0_bw="64">
<![CDATA[
:41  %fifo_A_A_IO_L2_in_10_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_10_V_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="256" op_0_bw="64">
<![CDATA[
:44  %fifo_A_A_IO_L2_in_11_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_11_V_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="256" op_0_bw="64">
<![CDATA[
:47  %fifo_A_A_IO_L2_in_12_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_12_V_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="256" op_0_bw="64">
<![CDATA[
:50  %fifo_B_B_IO_L2_in_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_0_V_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="64">
<![CDATA[
:53  %fifo_B_B_IO_L2_in_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_1_V_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="256" op_0_bw="64">
<![CDATA[
:56  %fifo_B_B_IO_L2_in_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_2_V_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="256" op_0_bw="64">
<![CDATA[
:59  %fifo_B_B_IO_L2_in_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_3_V_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="256" op_0_bw="64">
<![CDATA[
:62  %fifo_B_B_IO_L2_in_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_4_V_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="256" op_0_bw="64">
<![CDATA[
:65  %fifo_B_B_IO_L2_in_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_5_V_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="256" op_0_bw="64">
<![CDATA[
:68  %fifo_A_PE_0_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_0_V_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="256" op_0_bw="64">
<![CDATA[
:71  %fifo_A_PE_0_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_1_V_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="256" op_0_bw="64">
<![CDATA[
:74  %fifo_A_PE_0_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_2_V_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="256" op_0_bw="64">
<![CDATA[
:77  %fifo_A_PE_0_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_3_V_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="256" op_0_bw="64">
<![CDATA[
:80  %fifo_A_PE_0_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_4_V_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="256" op_0_bw="64">
<![CDATA[
:83  %fifo_A_PE_0_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_5_V_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="256" op_0_bw="64">
<![CDATA[
:86  %fifo_A_PE_0_6_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_6_V_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="256" op_0_bw="64">
<![CDATA[
:89  %fifo_A_PE_1_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_0_V_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="256" op_0_bw="64">
<![CDATA[
:92  %fifo_A_PE_1_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_1_V_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="256" op_0_bw="64">
<![CDATA[
:95  %fifo_A_PE_1_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_2_V_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="256" op_0_bw="64">
<![CDATA[
:98  %fifo_A_PE_1_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_3_V_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="256" op_0_bw="64">
<![CDATA[
:101  %fifo_A_PE_1_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_4_V_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="256" op_0_bw="64">
<![CDATA[
:104  %fifo_A_PE_1_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_5_V_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="256" op_0_bw="64">
<![CDATA[
:107  %fifo_A_PE_1_6_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_6_V_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="256" op_0_bw="64">
<![CDATA[
:110  %fifo_A_PE_2_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_0_V_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="256" op_0_bw="64">
<![CDATA[
:113  %fifo_A_PE_2_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_1_V_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="256" op_0_bw="64">
<![CDATA[
:116  %fifo_A_PE_2_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_2_V_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="256" op_0_bw="64">
<![CDATA[
:119  %fifo_A_PE_2_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_3_V_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="256" op_0_bw="64">
<![CDATA[
:122  %fifo_A_PE_2_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_4_V_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="256" op_0_bw="64">
<![CDATA[
:125  %fifo_A_PE_2_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_5_V_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="256" op_0_bw="64">
<![CDATA[
:128  %fifo_A_PE_2_6_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_6_V_V"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="256" op_0_bw="64">
<![CDATA[
:131  %fifo_A_PE_3_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_0_V_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="256" op_0_bw="64">
<![CDATA[
:134  %fifo_A_PE_3_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_1_V_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="256" op_0_bw="64">
<![CDATA[
:137  %fifo_A_PE_3_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_2_V_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="256" op_0_bw="64">
<![CDATA[
:140  %fifo_A_PE_3_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_3_V_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="256" op_0_bw="64">
<![CDATA[
:143  %fifo_A_PE_3_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_4_V_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="256" op_0_bw="64">
<![CDATA[
:146  %fifo_A_PE_3_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_5_V_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="256" op_0_bw="64">
<![CDATA[
:149  %fifo_A_PE_3_6_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_6_V_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="256" op_0_bw="64">
<![CDATA[
:152  %fifo_A_PE_4_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_0_V_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="256" op_0_bw="64">
<![CDATA[
:155  %fifo_A_PE_4_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_1_V_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="256" op_0_bw="64">
<![CDATA[
:158  %fifo_A_PE_4_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_2_V_V"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="256" op_0_bw="64">
<![CDATA[
:161  %fifo_A_PE_4_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_3_V_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="256" op_0_bw="64">
<![CDATA[
:164  %fifo_A_PE_4_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_4_V_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="256" op_0_bw="64">
<![CDATA[
:167  %fifo_A_PE_4_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_5_V_V"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="256" op_0_bw="64">
<![CDATA[
:170  %fifo_A_PE_4_6_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_6_V_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="256" op_0_bw="64">
<![CDATA[
:173  %fifo_A_PE_5_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_0_V_V"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="256" op_0_bw="64">
<![CDATA[
:176  %fifo_A_PE_5_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_1_V_V"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="256" op_0_bw="64">
<![CDATA[
:179  %fifo_A_PE_5_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_2_V_V"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="256" op_0_bw="64">
<![CDATA[
:182  %fifo_A_PE_5_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_3_V_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="256" op_0_bw="64">
<![CDATA[
:185  %fifo_A_PE_5_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_4_V_V"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="256" op_0_bw="64">
<![CDATA[
:188  %fifo_A_PE_5_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_5_V_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="256" op_0_bw="64">
<![CDATA[
:191  %fifo_A_PE_5_6_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_6_V_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="256" op_0_bw="64">
<![CDATA[
:194  %fifo_A_PE_6_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_0_V_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="256" op_0_bw="64">
<![CDATA[
:197  %fifo_A_PE_6_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_1_V_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="256" op_0_bw="64">
<![CDATA[
:200  %fifo_A_PE_6_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_2_V_V"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="256" op_0_bw="64">
<![CDATA[
:203  %fifo_A_PE_6_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_3_V_V"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="256" op_0_bw="64">
<![CDATA[
:206  %fifo_A_PE_6_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_4_V_V"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="64">
<![CDATA[
:209  %fifo_A_PE_6_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_5_V_V"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="256" op_0_bw="64">
<![CDATA[
:212  %fifo_A_PE_6_6_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_6_V_V"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="256" op_0_bw="64">
<![CDATA[
:215  %fifo_A_PE_7_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_0_V_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="256" op_0_bw="64">
<![CDATA[
:218  %fifo_A_PE_7_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_1_V_V"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="256" op_0_bw="64">
<![CDATA[
:221  %fifo_A_PE_7_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_2_V_V"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="256" op_0_bw="64">
<![CDATA[
:224  %fifo_A_PE_7_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_3_V_V"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="256" op_0_bw="64">
<![CDATA[
:227  %fifo_A_PE_7_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_4_V_V"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="256" op_0_bw="64">
<![CDATA[
:230  %fifo_A_PE_7_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_5_V_V"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="256" op_0_bw="64">
<![CDATA[
:233  %fifo_A_PE_7_6_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_6_V_V"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="256" op_0_bw="64">
<![CDATA[
:236  %fifo_A_PE_8_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_0_V_V"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="256" op_0_bw="64">
<![CDATA[
:239  %fifo_A_PE_8_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_1_V_V"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="256" op_0_bw="64">
<![CDATA[
:242  %fifo_A_PE_8_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_2_V_V"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="256" op_0_bw="64">
<![CDATA[
:245  %fifo_A_PE_8_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_3_V_V"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="256" op_0_bw="64">
<![CDATA[
:248  %fifo_A_PE_8_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_4_V_V"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="256" op_0_bw="64">
<![CDATA[
:251  %fifo_A_PE_8_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_5_V_V"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="256" op_0_bw="64">
<![CDATA[
:254  %fifo_A_PE_8_6_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_6_V_V"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="256" op_0_bw="64">
<![CDATA[
:257  %fifo_A_PE_9_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_0_V_V"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="256" op_0_bw="64">
<![CDATA[
:260  %fifo_A_PE_9_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_1_V_V"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="256" op_0_bw="64">
<![CDATA[
:263  %fifo_A_PE_9_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_2_V_V"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="256" op_0_bw="64">
<![CDATA[
:266  %fifo_A_PE_9_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_3_V_V"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="256" op_0_bw="64">
<![CDATA[
:269  %fifo_A_PE_9_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_4_V_V"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="256" op_0_bw="64">
<![CDATA[
:272  %fifo_A_PE_9_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_5_V_V"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="256" op_0_bw="64">
<![CDATA[
:275  %fifo_A_PE_9_6_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_6_V_V"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="256" op_0_bw="64">
<![CDATA[
:278  %fifo_A_PE_10_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_0_V_V"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="256" op_0_bw="64">
<![CDATA[
:281  %fifo_A_PE_10_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_1_V_V"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="256" op_0_bw="64">
<![CDATA[
:284  %fifo_A_PE_10_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_2_V_V"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="256" op_0_bw="64">
<![CDATA[
:287  %fifo_A_PE_10_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_3_V_V"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="256" op_0_bw="64">
<![CDATA[
:290  %fifo_A_PE_10_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_4_V_V"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="256" op_0_bw="64">
<![CDATA[
:293  %fifo_A_PE_10_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_5_V_V"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="256" op_0_bw="64">
<![CDATA[
:296  %fifo_A_PE_10_6_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_6_V_V"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="256" op_0_bw="64">
<![CDATA[
:299  %fifo_A_PE_11_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_0_V_V"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="256" op_0_bw="64">
<![CDATA[
:302  %fifo_A_PE_11_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_1_V_V"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="256" op_0_bw="64">
<![CDATA[
:305  %fifo_A_PE_11_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_2_V_V"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="256" op_0_bw="64">
<![CDATA[
:308  %fifo_A_PE_11_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_3_V_V"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="256" op_0_bw="64">
<![CDATA[
:311  %fifo_A_PE_11_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_4_V_V"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="256" op_0_bw="64">
<![CDATA[
:314  %fifo_A_PE_11_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_5_V_V"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="256" op_0_bw="64">
<![CDATA[
:317  %fifo_A_PE_11_6_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_6_V_V"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="256" op_0_bw="64">
<![CDATA[
:320  %fifo_A_PE_12_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_0_V_V"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="256" op_0_bw="64">
<![CDATA[
:323  %fifo_A_PE_12_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_1_V_V"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="256" op_0_bw="64">
<![CDATA[
:326  %fifo_A_PE_12_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_2_V_V"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="256" op_0_bw="64">
<![CDATA[
:329  %fifo_A_PE_12_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_3_V_V"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="256" op_0_bw="64">
<![CDATA[
:332  %fifo_A_PE_12_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_4_V_V"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="256" op_0_bw="64">
<![CDATA[
:335  %fifo_A_PE_12_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_5_V_V"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="256" op_0_bw="64">
<![CDATA[
:338  %fifo_A_PE_12_6_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_6_V_V"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="256" op_0_bw="64">
<![CDATA[
:341  %fifo_B_PE_0_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_0_V_V"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="256" op_0_bw="64">
<![CDATA[
:344  %fifo_B_PE_1_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_0_V_V"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="256" op_0_bw="64">
<![CDATA[
:347  %fifo_B_PE_2_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_0_V_V"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="256" op_0_bw="64">
<![CDATA[
:350  %fifo_B_PE_3_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_0_V_V"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="256" op_0_bw="64">
<![CDATA[
:353  %fifo_B_PE_4_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_0_V_V"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="256" op_0_bw="64">
<![CDATA[
:356  %fifo_B_PE_5_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_0_V_V"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="256" op_0_bw="64">
<![CDATA[
:359  %fifo_B_PE_6_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_0_V_V"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="256" op_0_bw="64">
<![CDATA[
:362  %fifo_B_PE_7_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_0_V_V"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="256" op_0_bw="64">
<![CDATA[
:365  %fifo_B_PE_8_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_0_V_V"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="256" op_0_bw="64">
<![CDATA[
:368  %fifo_B_PE_9_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_0_V_V"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="256" op_0_bw="64">
<![CDATA[
:371  %fifo_B_PE_10_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_0_V_V"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="256" op_0_bw="64">
<![CDATA[
:374  %fifo_B_PE_11_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_0_V_V"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="256" op_0_bw="64">
<![CDATA[
:377  %fifo_B_PE_12_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_0_V_V"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="256" op_0_bw="64">
<![CDATA[
:380  %fifo_B_PE_13_0_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_0_V_V"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="256" op_0_bw="64">
<![CDATA[
:383  %fifo_B_PE_0_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_1_V_V"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="256" op_0_bw="64">
<![CDATA[
:386  %fifo_B_PE_1_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_1_V_V"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="256" op_0_bw="64">
<![CDATA[
:389  %fifo_B_PE_2_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_1_V_V"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="256" op_0_bw="64">
<![CDATA[
:392  %fifo_B_PE_3_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_1_V_V"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="256" op_0_bw="64">
<![CDATA[
:395  %fifo_B_PE_4_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_1_V_V"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="256" op_0_bw="64">
<![CDATA[
:398  %fifo_B_PE_5_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_1_V_V"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="256" op_0_bw="64">
<![CDATA[
:401  %fifo_B_PE_6_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_1_V_V"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="256" op_0_bw="64">
<![CDATA[
:404  %fifo_B_PE_7_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_1_V_V"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="256" op_0_bw="64">
<![CDATA[
:407  %fifo_B_PE_8_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_1_V_V"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="256" op_0_bw="64">
<![CDATA[
:410  %fifo_B_PE_9_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_1_V_V"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="256" op_0_bw="64">
<![CDATA[
:413  %fifo_B_PE_10_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_1_V_V"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="256" op_0_bw="64">
<![CDATA[
:416  %fifo_B_PE_11_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_1_V_V"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="256" op_0_bw="64">
<![CDATA[
:419  %fifo_B_PE_12_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_1_V_V"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="256" op_0_bw="64">
<![CDATA[
:422  %fifo_B_PE_13_1_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_1_V_V"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="256" op_0_bw="64">
<![CDATA[
:425  %fifo_B_PE_0_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_2_V_V"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="256" op_0_bw="64">
<![CDATA[
:428  %fifo_B_PE_1_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_2_V_V"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="256" op_0_bw="64">
<![CDATA[
:431  %fifo_B_PE_2_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_2_V_V"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="256" op_0_bw="64">
<![CDATA[
:434  %fifo_B_PE_3_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_2_V_V"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="256" op_0_bw="64">
<![CDATA[
:437  %fifo_B_PE_4_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_2_V_V"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="256" op_0_bw="64">
<![CDATA[
:440  %fifo_B_PE_5_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_2_V_V"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="256" op_0_bw="64">
<![CDATA[
:443  %fifo_B_PE_6_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_2_V_V"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="256" op_0_bw="64">
<![CDATA[
:446  %fifo_B_PE_7_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_2_V_V"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="256" op_0_bw="64">
<![CDATA[
:449  %fifo_B_PE_8_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_2_V_V"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="256" op_0_bw="64">
<![CDATA[
:452  %fifo_B_PE_9_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_2_V_V"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="256" op_0_bw="64">
<![CDATA[
:455  %fifo_B_PE_10_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_2_V_V"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="256" op_0_bw="64">
<![CDATA[
:458  %fifo_B_PE_11_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_2_V_V"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="256" op_0_bw="64">
<![CDATA[
:461  %fifo_B_PE_12_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_2_V_V"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="256" op_0_bw="64">
<![CDATA[
:464  %fifo_B_PE_13_2_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_2_V_V"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="256" op_0_bw="64">
<![CDATA[
:467  %fifo_B_PE_0_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_3_V_V"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="256" op_0_bw="64">
<![CDATA[
:470  %fifo_B_PE_1_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_3_V_V"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="256" op_0_bw="64">
<![CDATA[
:473  %fifo_B_PE_2_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_3_V_V"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="256" op_0_bw="64">
<![CDATA[
:476  %fifo_B_PE_3_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_3_V_V"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="256" op_0_bw="64">
<![CDATA[
:479  %fifo_B_PE_4_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_3_V_V"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="256" op_0_bw="64">
<![CDATA[
:482  %fifo_B_PE_5_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_3_V_V"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="256" op_0_bw="64">
<![CDATA[
:485  %fifo_B_PE_6_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_3_V_V"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="256" op_0_bw="64">
<![CDATA[
:488  %fifo_B_PE_7_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_3_V_V"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="256" op_0_bw="64">
<![CDATA[
:491  %fifo_B_PE_8_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_3_V_V"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="256" op_0_bw="64">
<![CDATA[
:494  %fifo_B_PE_9_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_3_V_V"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="256" op_0_bw="64">
<![CDATA[
:497  %fifo_B_PE_10_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_3_V_V"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="256" op_0_bw="64">
<![CDATA[
:500  %fifo_B_PE_11_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_3_V_V"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="256" op_0_bw="64">
<![CDATA[
:503  %fifo_B_PE_12_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_3_V_V"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="256" op_0_bw="64">
<![CDATA[
:506  %fifo_B_PE_13_3_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_3_V_V"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="256" op_0_bw="64">
<![CDATA[
:509  %fifo_B_PE_0_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_4_V_V"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="256" op_0_bw="64">
<![CDATA[
:512  %fifo_B_PE_1_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_4_V_V"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="256" op_0_bw="64">
<![CDATA[
:515  %fifo_B_PE_2_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_4_V_V"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="256" op_0_bw="64">
<![CDATA[
:518  %fifo_B_PE_3_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_4_V_V"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="256" op_0_bw="64">
<![CDATA[
:521  %fifo_B_PE_4_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_4_V_V"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="256" op_0_bw="64">
<![CDATA[
:524  %fifo_B_PE_5_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_4_V_V"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="256" op_0_bw="64">
<![CDATA[
:527  %fifo_B_PE_6_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_4_V_V"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="256" op_0_bw="64">
<![CDATA[
:530  %fifo_B_PE_7_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_4_V_V"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="256" op_0_bw="64">
<![CDATA[
:533  %fifo_B_PE_8_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_4_V_V"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="256" op_0_bw="64">
<![CDATA[
:536  %fifo_B_PE_9_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_4_V_V"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="256" op_0_bw="64">
<![CDATA[
:539  %fifo_B_PE_10_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_4_V_V"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="256" op_0_bw="64">
<![CDATA[
:542  %fifo_B_PE_11_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_4_V_V"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="256" op_0_bw="64">
<![CDATA[
:545  %fifo_B_PE_12_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_4_V_V"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="256" op_0_bw="64">
<![CDATA[
:548  %fifo_B_PE_13_4_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_4_V_V"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="256" op_0_bw="64">
<![CDATA[
:551  %fifo_B_PE_0_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_5_V_V"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="256" op_0_bw="64">
<![CDATA[
:554  %fifo_B_PE_1_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_5_V_V"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="256" op_0_bw="64">
<![CDATA[
:557  %fifo_B_PE_2_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_5_V_V"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="256" op_0_bw="64">
<![CDATA[
:560  %fifo_B_PE_3_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_5_V_V"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="256" op_0_bw="64">
<![CDATA[
:563  %fifo_B_PE_4_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_5_V_V"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="256" op_0_bw="64">
<![CDATA[
:566  %fifo_B_PE_5_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_5_V_V"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="256" op_0_bw="64">
<![CDATA[
:569  %fifo_B_PE_6_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_5_V_V"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="256" op_0_bw="64">
<![CDATA[
:572  %fifo_B_PE_7_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_5_V_V"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="256" op_0_bw="64">
<![CDATA[
:575  %fifo_B_PE_8_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_5_V_V"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="256" op_0_bw="64">
<![CDATA[
:578  %fifo_B_PE_9_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_5_V_V"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="256" op_0_bw="64">
<![CDATA[
:581  %fifo_B_PE_10_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_5_V_V"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="256" op_0_bw="64">
<![CDATA[
:584  %fifo_B_PE_11_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_5_V_V"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="256" op_0_bw="64">
<![CDATA[
:587  %fifo_B_PE_12_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_5_V_V"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="256" op_0_bw="64">
<![CDATA[
:590  %fifo_B_PE_13_5_V_V = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_5_V_V"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="64">
<![CDATA[
:593  %fifo_C_drain_PE_0_0_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_0_V"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="64">
<![CDATA[
:596  %fifo_C_drain_PE_1_0_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_0_V"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="64">
<![CDATA[
:599  %fifo_C_drain_PE_2_0_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_0_V"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="64">
<![CDATA[
:602  %fifo_C_drain_PE_3_0_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_0_V"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="64">
<![CDATA[
:605  %fifo_C_drain_PE_4_0_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_0_V"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="64">
<![CDATA[
:608  %fifo_C_drain_PE_5_0_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_0_V"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="64">
<![CDATA[
:611  %fifo_C_drain_PE_6_0_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_0_V"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="64">
<![CDATA[
:614  %fifo_C_drain_PE_7_0_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_0_V"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="64">
<![CDATA[
:617  %fifo_C_drain_PE_8_0_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_0_V"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="64">
<![CDATA[
:620  %fifo_C_drain_PE_9_0_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_0_V"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="64">
<![CDATA[
:623  %fifo_C_drain_PE_10_0_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_0_V"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="64">
<![CDATA[
:626  %fifo_C_drain_PE_11_0_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_0_V"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="64">
<![CDATA[
:629  %fifo_C_drain_PE_12_0_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_0_V"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="64">
<![CDATA[
:632  %fifo_C_drain_PE_0_1_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_1_V"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="64">
<![CDATA[
:635  %fifo_C_drain_PE_1_1_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_1_V"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="64">
<![CDATA[
:638  %fifo_C_drain_PE_2_1_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_1_V"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="64">
<![CDATA[
:641  %fifo_C_drain_PE_3_1_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_1_V"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="64">
<![CDATA[
:644  %fifo_C_drain_PE_4_1_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_1_V"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="64">
<![CDATA[
:647  %fifo_C_drain_PE_5_1_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_1_V"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="64">
<![CDATA[
:650  %fifo_C_drain_PE_6_1_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_1_V"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="64">
<![CDATA[
:653  %fifo_C_drain_PE_7_1_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_1_V"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="64">
<![CDATA[
:656  %fifo_C_drain_PE_8_1_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_1_V"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="64">
<![CDATA[
:659  %fifo_C_drain_PE_9_1_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_1_V"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="64">
<![CDATA[
:662  %fifo_C_drain_PE_10_1_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_1_V"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="64">
<![CDATA[
:665  %fifo_C_drain_PE_11_1_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_1_V"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="64">
<![CDATA[
:668  %fifo_C_drain_PE_12_1_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_1_V"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="64">
<![CDATA[
:671  %fifo_C_drain_PE_0_2_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_2_V"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="64">
<![CDATA[
:674  %fifo_C_drain_PE_1_2_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_2_V"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="64">
<![CDATA[
:677  %fifo_C_drain_PE_2_2_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_2_V"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="64">
<![CDATA[
:680  %fifo_C_drain_PE_3_2_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_2_V"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="64">
<![CDATA[
:683  %fifo_C_drain_PE_4_2_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_2_V"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="64">
<![CDATA[
:686  %fifo_C_drain_PE_5_2_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_2_V"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="64">
<![CDATA[
:689  %fifo_C_drain_PE_6_2_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_2_V"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="64">
<![CDATA[
:692  %fifo_C_drain_PE_7_2_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_2_V"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="64">
<![CDATA[
:695  %fifo_C_drain_PE_8_2_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_2_V"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="64">
<![CDATA[
:698  %fifo_C_drain_PE_9_2_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_2_V"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="64">
<![CDATA[
:701  %fifo_C_drain_PE_10_2_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_2_V"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="64">
<![CDATA[
:704  %fifo_C_drain_PE_11_2_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_2_V"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="64">
<![CDATA[
:707  %fifo_C_drain_PE_12_2_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_2_V"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="64">
<![CDATA[
:710  %fifo_C_drain_PE_0_3_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_3_V"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="64">
<![CDATA[
:713  %fifo_C_drain_PE_1_3_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_3_V"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="64">
<![CDATA[
:716  %fifo_C_drain_PE_2_3_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_3_V"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="64">
<![CDATA[
:719  %fifo_C_drain_PE_3_3_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_3_V"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="64">
<![CDATA[
:722  %fifo_C_drain_PE_4_3_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_3_V"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="64">
<![CDATA[
:725  %fifo_C_drain_PE_5_3_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_3_V"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="64">
<![CDATA[
:728  %fifo_C_drain_PE_6_3_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_3_V"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="64">
<![CDATA[
:731  %fifo_C_drain_PE_7_3_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_3_V"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="64">
<![CDATA[
:734  %fifo_C_drain_PE_8_3_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_3_V"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="64">
<![CDATA[
:737  %fifo_C_drain_PE_9_3_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_3_V"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="64">
<![CDATA[
:740  %fifo_C_drain_PE_10_3_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_3_V"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="64">
<![CDATA[
:743  %fifo_C_drain_PE_11_3_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_3_V"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="64">
<![CDATA[
:746  %fifo_C_drain_PE_12_3_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_3_V"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="64">
<![CDATA[
:749  %fifo_C_drain_PE_0_4_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_4_V"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="64">
<![CDATA[
:752  %fifo_C_drain_PE_1_4_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_4_V"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="64">
<![CDATA[
:755  %fifo_C_drain_PE_2_4_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_4_V"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="64">
<![CDATA[
:758  %fifo_C_drain_PE_3_4_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_4_V"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="64">
<![CDATA[
:761  %fifo_C_drain_PE_4_4_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_4_V"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="64">
<![CDATA[
:764  %fifo_C_drain_PE_5_4_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_4_V"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="64">
<![CDATA[
:767  %fifo_C_drain_PE_6_4_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_4_V"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="64">
<![CDATA[
:770  %fifo_C_drain_PE_7_4_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_4_V"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="64">
<![CDATA[
:773  %fifo_C_drain_PE_8_4_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_4_V"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="64">
<![CDATA[
:776  %fifo_C_drain_PE_9_4_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_4_V"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="64">
<![CDATA[
:779  %fifo_C_drain_PE_10_4_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_4_V"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="64">
<![CDATA[
:782  %fifo_C_drain_PE_11_4_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_4_V"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="64">
<![CDATA[
:785  %fifo_C_drain_PE_12_4_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_4_V"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="64">
<![CDATA[
:788  %fifo_C_drain_PE_0_5_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_5_V"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="64">
<![CDATA[
:791  %fifo_C_drain_PE_1_5_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_5_V"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="64">
<![CDATA[
:794  %fifo_C_drain_PE_2_5_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_5_V"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="64">
<![CDATA[
:797  %fifo_C_drain_PE_3_5_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_5_V"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="64">
<![CDATA[
:800  %fifo_C_drain_PE_4_5_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_5_V"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="64">
<![CDATA[
:803  %fifo_C_drain_PE_5_5_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_5_V"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="64">
<![CDATA[
:806  %fifo_C_drain_PE_6_5_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_5_V"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="64">
<![CDATA[
:809  %fifo_C_drain_PE_7_5_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_5_V"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="64">
<![CDATA[
:812  %fifo_C_drain_PE_8_5_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_5_V"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="64">
<![CDATA[
:815  %fifo_C_drain_PE_9_5_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_5_V"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="64">
<![CDATA[
:818  %fifo_C_drain_PE_10_5_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_5_V"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="64">
<![CDATA[
:821  %fifo_C_drain_PE_11_5_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_5_V"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="64">
<![CDATA[
:824  %fifo_C_drain_PE_12_5_V = alloca float, align 4

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_5_V"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64">
<![CDATA[
:827  %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_0_V_V"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64">
<![CDATA[
:830  %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_1_V_V"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64">
<![CDATA[
:833  %fifo_C_drain_C_drain_IO_L1_out_0_2_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_2_V_V"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64">
<![CDATA[
:836  %fifo_C_drain_C_drain_IO_L1_out_0_3_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_3_V_V"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="64">
<![CDATA[
:839  %fifo_C_drain_C_drain_IO_L1_out_0_4_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_4_V_V"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64">
<![CDATA[
:842  %fifo_C_drain_C_drain_IO_L1_out_0_5_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_5_V_V"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64">
<![CDATA[
:845  %fifo_C_drain_C_drain_IO_L1_out_0_6_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_6_V_V"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64">
<![CDATA[
:848  %fifo_C_drain_C_drain_IO_L1_out_0_7_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_7_V_V"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64">
<![CDATA[
:851  %fifo_C_drain_C_drain_IO_L1_out_0_8_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_8_V_V"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64">
<![CDATA[
:854  %fifo_C_drain_C_drain_IO_L1_out_0_9_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_9_V_V"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="64">
<![CDATA[
:857  %fifo_C_drain_C_drain_IO_L1_out_0_10_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_10_V_V"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64">
<![CDATA[
:860  %fifo_C_drain_C_drain_IO_L1_out_0_11_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_11_V_V"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64">
<![CDATA[
:863  %fifo_C_drain_C_drain_IO_L1_out_0_12_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_12_V_V"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64">
<![CDATA[
:866  %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_0_V_V"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64">
<![CDATA[
:869  %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_1_V_V"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64">
<![CDATA[
:872  %fifo_C_drain_C_drain_IO_L1_out_1_2_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_2_V_V"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64">
<![CDATA[
:875  %fifo_C_drain_C_drain_IO_L1_out_1_3_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_3_V_V"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64">
<![CDATA[
:878  %fifo_C_drain_C_drain_IO_L1_out_1_4_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_4_V_V"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64">
<![CDATA[
:881  %fifo_C_drain_C_drain_IO_L1_out_1_5_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_5_V_V"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="64">
<![CDATA[
:884  %fifo_C_drain_C_drain_IO_L1_out_1_6_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_6_V_V"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64">
<![CDATA[
:887  %fifo_C_drain_C_drain_IO_L1_out_1_7_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_7_V_V"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64">
<![CDATA[
:890  %fifo_C_drain_C_drain_IO_L1_out_1_8_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_8_V_V"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64">
<![CDATA[
:893  %fifo_C_drain_C_drain_IO_L1_out_1_9_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_9_V_V"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="64">
<![CDATA[
:896  %fifo_C_drain_C_drain_IO_L1_out_1_10_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_10_V_V"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64">
<![CDATA[
:899  %fifo_C_drain_C_drain_IO_L1_out_1_11_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_11_V_V"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64">
<![CDATA[
:902  %fifo_C_drain_C_drain_IO_L1_out_1_12_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_12_V_V"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64">
<![CDATA[
:905  %fifo_C_drain_C_drain_IO_L1_out_2_0_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_0_V_V"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64">
<![CDATA[
:908  %fifo_C_drain_C_drain_IO_L1_out_2_1_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_1_V_V"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="64">
<![CDATA[
:911  %fifo_C_drain_C_drain_IO_L1_out_2_2_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_2_V_V"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64">
<![CDATA[
:914  %fifo_C_drain_C_drain_IO_L1_out_2_3_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_3_V_V"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="64">
<![CDATA[
:917  %fifo_C_drain_C_drain_IO_L1_out_2_4_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_4_V_V"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="64">
<![CDATA[
:920  %fifo_C_drain_C_drain_IO_L1_out_2_5_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_5_V_V"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64">
<![CDATA[
:923  %fifo_C_drain_C_drain_IO_L1_out_2_6_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_6_V_V"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64">
<![CDATA[
:926  %fifo_C_drain_C_drain_IO_L1_out_2_7_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_7_V_V"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64">
<![CDATA[
:929  %fifo_C_drain_C_drain_IO_L1_out_2_8_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_8_V_V"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="64">
<![CDATA[
:932  %fifo_C_drain_C_drain_IO_L1_out_2_9_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_9_V_V"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="64">
<![CDATA[
:935  %fifo_C_drain_C_drain_IO_L1_out_2_10_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_10_V_V"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="64">
<![CDATA[
:938  %fifo_C_drain_C_drain_IO_L1_out_2_11_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_11_V_V"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64">
<![CDATA[
:941  %fifo_C_drain_C_drain_IO_L1_out_2_12_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_12_V_V"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64">
<![CDATA[
:944  %fifo_C_drain_C_drain_IO_L1_out_3_0_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_0_V_V"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64">
<![CDATA[
:947  %fifo_C_drain_C_drain_IO_L1_out_3_1_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_1_V_V"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64">
<![CDATA[
:950  %fifo_C_drain_C_drain_IO_L1_out_3_2_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_2_V_V"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64">
<![CDATA[
:953  %fifo_C_drain_C_drain_IO_L1_out_3_3_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_3_V_V"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="64">
<![CDATA[
:956  %fifo_C_drain_C_drain_IO_L1_out_3_4_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_4_V_V"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="64">
<![CDATA[
:959  %fifo_C_drain_C_drain_IO_L1_out_3_5_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_5_V_V"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64">
<![CDATA[
:962  %fifo_C_drain_C_drain_IO_L1_out_3_6_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_6_V_V"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64">
<![CDATA[
:965  %fifo_C_drain_C_drain_IO_L1_out_3_7_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_7_V_V"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64">
<![CDATA[
:968  %fifo_C_drain_C_drain_IO_L1_out_3_8_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_8_V_V"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="64">
<![CDATA[
:971  %fifo_C_drain_C_drain_IO_L1_out_3_9_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_9_V_V"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64">
<![CDATA[
:974  %fifo_C_drain_C_drain_IO_L1_out_3_10_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_10_V_V"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64">
<![CDATA[
:977  %fifo_C_drain_C_drain_IO_L1_out_3_11_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_11_V_V"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64">
<![CDATA[
:980  %fifo_C_drain_C_drain_IO_L1_out_3_12_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_12_V_V"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64">
<![CDATA[
:983  %fifo_C_drain_C_drain_IO_L1_out_4_0_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_0_V_V"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64">
<![CDATA[
:986  %fifo_C_drain_C_drain_IO_L1_out_4_1_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_1_V_V"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="64">
<![CDATA[
:989  %fifo_C_drain_C_drain_IO_L1_out_4_2_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_2_V_V"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="64">
<![CDATA[
:992  %fifo_C_drain_C_drain_IO_L1_out_4_3_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_3_V_V"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64">
<![CDATA[
:995  %fifo_C_drain_C_drain_IO_L1_out_4_4_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_4_V_V"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64">
<![CDATA[
:998  %fifo_C_drain_C_drain_IO_L1_out_4_5_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_5_V_V"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64">
<![CDATA[
:1001  %fifo_C_drain_C_drain_IO_L1_out_4_6_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_6_V_V"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64">
<![CDATA[
:1004  %fifo_C_drain_C_drain_IO_L1_out_4_7_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_7_V_V"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64">
<![CDATA[
:1007  %fifo_C_drain_C_drain_IO_L1_out_4_8_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_8_V_V"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64">
<![CDATA[
:1010  %fifo_C_drain_C_drain_IO_L1_out_4_9_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_9_V_V"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64">
<![CDATA[
:1013  %fifo_C_drain_C_drain_IO_L1_out_4_10_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_10_V_V"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="64">
<![CDATA[
:1016  %fifo_C_drain_C_drain_IO_L1_out_4_11_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_11_V_V"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64">
<![CDATA[
:1019  %fifo_C_drain_C_drain_IO_L1_out_4_12_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_12_V_V"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="64">
<![CDATA[
:1022  %fifo_C_drain_C_drain_IO_L1_out_5_0_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_0_V_V"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="64">
<![CDATA[
:1025  %fifo_C_drain_C_drain_IO_L1_out_5_1_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_1_V_V"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64">
<![CDATA[
:1028  %fifo_C_drain_C_drain_IO_L1_out_5_2_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_2_V_V"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64">
<![CDATA[
:1031  %fifo_C_drain_C_drain_IO_L1_out_5_3_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_3_V_V"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64">
<![CDATA[
:1034  %fifo_C_drain_C_drain_IO_L1_out_5_4_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_4_V_V"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64">
<![CDATA[
:1037  %fifo_C_drain_C_drain_IO_L1_out_5_5_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_5_V_V"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="64">
<![CDATA[
:1040  %fifo_C_drain_C_drain_IO_L1_out_5_6_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_6_V_V"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64">
<![CDATA[
:1043  %fifo_C_drain_C_drain_IO_L1_out_5_7_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_7_V_V"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64">
<![CDATA[
:1046  %fifo_C_drain_C_drain_IO_L1_out_5_8_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_8_V_V"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64">
<![CDATA[
:1049  %fifo_C_drain_C_drain_IO_L1_out_5_9_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_9_V_V"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64">
<![CDATA[
:1052  %fifo_C_drain_C_drain_IO_L1_out_5_10_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_10_V_V"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64">
<![CDATA[
:1055  %fifo_C_drain_C_drain_IO_L1_out_5_11_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_11_V_V"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="64">
<![CDATA[
:1058  %fifo_C_drain_C_drain_IO_L1_out_5_12_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_12_V_V"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64">
<![CDATA[
:1061  %fifo_C_drain_C_drain_IO_L2_out_0_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0_V_V"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="64">
<![CDATA[
:1064  %fifo_C_drain_C_drain_IO_L2_out_1_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_1_V_V"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64">
<![CDATA[
:1067  %fifo_C_drain_C_drain_IO_L2_out_2_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_2_V_V"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64">
<![CDATA[
:1070  %fifo_C_drain_C_drain_IO_L2_out_3_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_3_V_V"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64">
<![CDATA[
:1073  %fifo_C_drain_C_drain_IO_L2_out_4_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_4_V_V"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64">
<![CDATA[
:1076  %fifo_C_drain_C_drain_IO_L2_out_5_V_V = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_5_V_V"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
:1092  call void @kernel3.entry14(i64 %A_V_read, i64 %B_V_read, i64 %C_V_read, i64* %A_V_c, i64* %B_V_c, i64* %C_V_c)

]]></Node>
<StgValue><ssdm name="call_ln1810"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="445" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1093  call fastcc void @A_IO_L3_in(i512* %gmem_A, i64* nocapture %A_V_c, i256* %fifo_A_A_IO_L2_in_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2556"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="256" op_4_bw="0">
<![CDATA[
:1107  call fastcc void @B_IO_L3_in(i512* %gmem_B, i64* nocapture %B_V_c, i256* %fifo_B_B_IO_L2_in_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2679"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="447" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1093  call fastcc void @A_IO_L3_in(i512* %gmem_A, i64* nocapture %A_V_c, i256* %fifo_A_A_IO_L2_in_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2556"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="256" op_4_bw="0">
<![CDATA[
:1107  call fastcc void @B_IO_L3_in(i512* %gmem_B, i64* nocapture %B_V_c, i256* %fifo_B_B_IO_L2_in_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2679"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="449" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1094  call fastcc void @A_IO_L2_in416(i256* %fifo_A_A_IO_L2_in_0_V_V, i256* %fifo_A_A_IO_L2_in_1_V_V, i256* %fifo_A_PE_0_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2563"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
:1108  call fastcc void @B_IO_L2_in428(i256* %fifo_B_B_IO_L2_in_0_V_V, i256* %fifo_B_B_IO_L2_in_1_V_V, i256* %fifo_B_PE_0_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2686"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="451" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1094  call fastcc void @A_IO_L2_in416(i256* %fifo_A_A_IO_L2_in_0_V_V, i256* %fifo_A_A_IO_L2_in_1_V_V, i256* %fifo_A_PE_0_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2563"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
:1108  call fastcc void @B_IO_L2_in428(i256* %fifo_B_B_IO_L2_in_0_V_V, i256* %fifo_B_B_IO_L2_in_1_V_V, i256* %fifo_B_PE_0_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2686"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="453" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1095  call fastcc void @A_IO_L2_in417(i256* %fifo_A_A_IO_L2_in_1_V_V, i256* %fifo_A_A_IO_L2_in_2_V_V, i256* %fifo_A_PE_1_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2572"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
:1109  call fastcc void @B_IO_L2_in429(i256* %fifo_B_B_IO_L2_in_1_V_V, i256* %fifo_B_B_IO_L2_in_2_V_V, i256* %fifo_B_PE_0_1_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2695"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1114  call fastcc void @PE_wrapper_0_0(i256* %fifo_A_PE_0_0_V_V, i256* %fifo_A_PE_0_1_V_V, i256* %fifo_B_PE_0_0_V_V, i256* %fifo_B_PE_1_0_V_V, float* %fifo_C_drain_PE_0_0_V)

]]></Node>
<StgValue><ssdm name="call_ln2739"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="456" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1095  call fastcc void @A_IO_L2_in417(i256* %fifo_A_A_IO_L2_in_1_V_V, i256* %fifo_A_A_IO_L2_in_2_V_V, i256* %fifo_A_PE_1_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2572"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
:1109  call fastcc void @B_IO_L2_in429(i256* %fifo_B_B_IO_L2_in_1_V_V, i256* %fifo_B_B_IO_L2_in_2_V_V, i256* %fifo_B_PE_0_1_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2695"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1114  call fastcc void @PE_wrapper_0_0(i256* %fifo_A_PE_0_0_V_V, i256* %fifo_A_PE_0_1_V_V, i256* %fifo_B_PE_0_0_V_V, i256* %fifo_B_PE_1_0_V_V, float* %fifo_C_drain_PE_0_0_V)

]]></Node>
<StgValue><ssdm name="call_ln2739"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="459" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1096  call fastcc void @A_IO_L2_in418(i256* %fifo_A_A_IO_L2_in_2_V_V, i256* %fifo_A_A_IO_L2_in_3_V_V, i256* %fifo_A_PE_2_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2581"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
:1110  call fastcc void @B_IO_L2_in430(i256* %fifo_B_B_IO_L2_in_2_V_V, i256* %fifo_B_B_IO_L2_in_3_V_V, i256* %fifo_B_PE_0_2_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2704"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1115  call fastcc void @PE_wrapper_0_1(i256* %fifo_A_PE_0_1_V_V, i256* %fifo_A_PE_0_2_V_V, i256* %fifo_B_PE_0_1_V_V, i256* %fifo_B_PE_1_1_V_V, float* %fifo_C_drain_PE_0_1_V)

]]></Node>
<StgValue><ssdm name="call_ln2751"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1120  call fastcc void @PE_wrapper_1_0(i256* %fifo_A_PE_1_0_V_V, i256* %fifo_A_PE_1_1_V_V, i256* %fifo_B_PE_1_0_V_V, i256* %fifo_B_PE_2_0_V_V, float* %fifo_C_drain_PE_1_0_V)

]]></Node>
<StgValue><ssdm name="call_ln2811"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="463" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1096  call fastcc void @A_IO_L2_in418(i256* %fifo_A_A_IO_L2_in_2_V_V, i256* %fifo_A_A_IO_L2_in_3_V_V, i256* %fifo_A_PE_2_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2581"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
:1110  call fastcc void @B_IO_L2_in430(i256* %fifo_B_B_IO_L2_in_2_V_V, i256* %fifo_B_B_IO_L2_in_3_V_V, i256* %fifo_B_PE_0_2_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2704"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1115  call fastcc void @PE_wrapper_0_1(i256* %fifo_A_PE_0_1_V_V, i256* %fifo_A_PE_0_2_V_V, i256* %fifo_B_PE_0_1_V_V, i256* %fifo_B_PE_1_1_V_V, float* %fifo_C_drain_PE_0_1_V)

]]></Node>
<StgValue><ssdm name="call_ln2751"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1120  call fastcc void @PE_wrapper_1_0(i256* %fifo_A_PE_1_0_V_V, i256* %fifo_A_PE_1_1_V_V, i256* %fifo_B_PE_1_0_V_V, i256* %fifo_B_PE_2_0_V_V, float* %fifo_C_drain_PE_1_0_V)

]]></Node>
<StgValue><ssdm name="call_ln2811"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="467" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1097  call fastcc void @A_IO_L2_in419(i256* %fifo_A_A_IO_L2_in_3_V_V, i256* %fifo_A_A_IO_L2_in_4_V_V, i256* %fifo_A_PE_3_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2590"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
:1111  call fastcc void @B_IO_L2_in431(i256* %fifo_B_B_IO_L2_in_3_V_V, i256* %fifo_B_B_IO_L2_in_4_V_V, i256* %fifo_B_PE_0_3_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2713"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1116  call fastcc void @PE_wrapper_0_2(i256* %fifo_A_PE_0_2_V_V, i256* %fifo_A_PE_0_3_V_V, i256* %fifo_B_PE_0_2_V_V, i256* %fifo_B_PE_1_2_V_V, float* %fifo_C_drain_PE_0_2_V)

]]></Node>
<StgValue><ssdm name="call_ln2763"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1121  call fastcc void @PE_wrapper_1_1(i256* %fifo_A_PE_1_1_V_V, i256* %fifo_A_PE_1_2_V_V, i256* %fifo_B_PE_1_1_V_V, i256* %fifo_B_PE_2_1_V_V, float* %fifo_C_drain_PE_1_1_V)

]]></Node>
<StgValue><ssdm name="call_ln2823"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1126  call fastcc void @PE_wrapper_2_0(i256* %fifo_A_PE_2_0_V_V, i256* %fifo_A_PE_2_1_V_V, i256* %fifo_B_PE_2_0_V_V, i256* %fifo_B_PE_3_0_V_V, float* %fifo_C_drain_PE_2_0_V)

]]></Node>
<StgValue><ssdm name="call_ln2883"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="472" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1097  call fastcc void @A_IO_L2_in419(i256* %fifo_A_A_IO_L2_in_3_V_V, i256* %fifo_A_A_IO_L2_in_4_V_V, i256* %fifo_A_PE_3_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2590"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
:1111  call fastcc void @B_IO_L2_in431(i256* %fifo_B_B_IO_L2_in_3_V_V, i256* %fifo_B_B_IO_L2_in_4_V_V, i256* %fifo_B_PE_0_3_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2713"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1116  call fastcc void @PE_wrapper_0_2(i256* %fifo_A_PE_0_2_V_V, i256* %fifo_A_PE_0_3_V_V, i256* %fifo_B_PE_0_2_V_V, i256* %fifo_B_PE_1_2_V_V, float* %fifo_C_drain_PE_0_2_V)

]]></Node>
<StgValue><ssdm name="call_ln2763"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1121  call fastcc void @PE_wrapper_1_1(i256* %fifo_A_PE_1_1_V_V, i256* %fifo_A_PE_1_2_V_V, i256* %fifo_B_PE_1_1_V_V, i256* %fifo_B_PE_2_1_V_V, float* %fifo_C_drain_PE_1_1_V)

]]></Node>
<StgValue><ssdm name="call_ln2823"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1126  call fastcc void @PE_wrapper_2_0(i256* %fifo_A_PE_2_0_V_V, i256* %fifo_A_PE_2_1_V_V, i256* %fifo_B_PE_2_0_V_V, i256* %fifo_B_PE_3_0_V_V, float* %fifo_C_drain_PE_2_0_V)

]]></Node>
<StgValue><ssdm name="call_ln2883"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="477" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1098  call fastcc void @A_IO_L2_in420(i256* %fifo_A_A_IO_L2_in_4_V_V, i256* %fifo_A_A_IO_L2_in_5_V_V, i256* %fifo_A_PE_4_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2599"/></StgValue>
</operation>

<operation id="478" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
:1112  call fastcc void @B_IO_L2_in432(i256* %fifo_B_B_IO_L2_in_4_V_V, i256* %fifo_B_B_IO_L2_in_5_V_V, i256* %fifo_B_PE_0_4_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2722"/></StgValue>
</operation>

<operation id="479" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1117  call fastcc void @PE_wrapper_0_3(i256* %fifo_A_PE_0_3_V_V, i256* %fifo_A_PE_0_4_V_V, i256* %fifo_B_PE_0_3_V_V, i256* %fifo_B_PE_1_3_V_V, float* %fifo_C_drain_PE_0_3_V)

]]></Node>
<StgValue><ssdm name="call_ln2775"/></StgValue>
</operation>

<operation id="480" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1122  call fastcc void @PE_wrapper_1_2(i256* %fifo_A_PE_1_2_V_V, i256* %fifo_A_PE_1_3_V_V, i256* %fifo_B_PE_1_2_V_V, i256* %fifo_B_PE_2_2_V_V, float* %fifo_C_drain_PE_1_2_V)

]]></Node>
<StgValue><ssdm name="call_ln2835"/></StgValue>
</operation>

<operation id="481" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1127  call fastcc void @PE_wrapper_2_1(i256* %fifo_A_PE_2_1_V_V, i256* %fifo_A_PE_2_2_V_V, i256* %fifo_B_PE_2_1_V_V, i256* %fifo_B_PE_3_1_V_V, float* %fifo_C_drain_PE_2_1_V)

]]></Node>
<StgValue><ssdm name="call_ln2895"/></StgValue>
</operation>

<operation id="482" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1132  call fastcc void @PE_wrapper_3_0(i256* %fifo_A_PE_3_0_V_V, i256* %fifo_A_PE_3_1_V_V, i256* %fifo_B_PE_3_0_V_V, i256* %fifo_B_PE_4_0_V_V, float* %fifo_C_drain_PE_3_0_V)

]]></Node>
<StgValue><ssdm name="call_ln2955"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="483" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1098  call fastcc void @A_IO_L2_in420(i256* %fifo_A_A_IO_L2_in_4_V_V, i256* %fifo_A_A_IO_L2_in_5_V_V, i256* %fifo_A_PE_4_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2599"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
:1112  call fastcc void @B_IO_L2_in432(i256* %fifo_B_B_IO_L2_in_4_V_V, i256* %fifo_B_B_IO_L2_in_5_V_V, i256* %fifo_B_PE_0_4_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2722"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1117  call fastcc void @PE_wrapper_0_3(i256* %fifo_A_PE_0_3_V_V, i256* %fifo_A_PE_0_4_V_V, i256* %fifo_B_PE_0_3_V_V, i256* %fifo_B_PE_1_3_V_V, float* %fifo_C_drain_PE_0_3_V)

]]></Node>
<StgValue><ssdm name="call_ln2775"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1122  call fastcc void @PE_wrapper_1_2(i256* %fifo_A_PE_1_2_V_V, i256* %fifo_A_PE_1_3_V_V, i256* %fifo_B_PE_1_2_V_V, i256* %fifo_B_PE_2_2_V_V, float* %fifo_C_drain_PE_1_2_V)

]]></Node>
<StgValue><ssdm name="call_ln2835"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1127  call fastcc void @PE_wrapper_2_1(i256* %fifo_A_PE_2_1_V_V, i256* %fifo_A_PE_2_2_V_V, i256* %fifo_B_PE_2_1_V_V, i256* %fifo_B_PE_3_1_V_V, float* %fifo_C_drain_PE_2_1_V)

]]></Node>
<StgValue><ssdm name="call_ln2895"/></StgValue>
</operation>

<operation id="488" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1132  call fastcc void @PE_wrapper_3_0(i256* %fifo_A_PE_3_0_V_V, i256* %fifo_A_PE_3_1_V_V, i256* %fifo_B_PE_3_0_V_V, i256* %fifo_B_PE_4_0_V_V, float* %fifo_C_drain_PE_3_0_V)

]]></Node>
<StgValue><ssdm name="call_ln2955"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="489" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1099  call fastcc void @A_IO_L2_in421(i256* %fifo_A_A_IO_L2_in_5_V_V, i256* %fifo_A_A_IO_L2_in_6_V_V, i256* %fifo_A_PE_5_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2608"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
:1113  call fastcc void @B_IO_L2_in_boundary(i256* %fifo_B_B_IO_L2_in_5_V_V, i256* %fifo_B_PE_0_5_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2731"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1118  call fastcc void @PE_wrapper_0_4(i256* %fifo_A_PE_0_4_V_V, i256* %fifo_A_PE_0_5_V_V, i256* %fifo_B_PE_0_4_V_V, i256* %fifo_B_PE_1_4_V_V, float* %fifo_C_drain_PE_0_4_V)

]]></Node>
<StgValue><ssdm name="call_ln2787"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1123  call fastcc void @PE_wrapper_1_3(i256* %fifo_A_PE_1_3_V_V, i256* %fifo_A_PE_1_4_V_V, i256* %fifo_B_PE_1_3_V_V, i256* %fifo_B_PE_2_3_V_V, float* %fifo_C_drain_PE_1_3_V)

]]></Node>
<StgValue><ssdm name="call_ln2847"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1128  call fastcc void @PE_wrapper_2_2(i256* %fifo_A_PE_2_2_V_V, i256* %fifo_A_PE_2_3_V_V, i256* %fifo_B_PE_2_2_V_V, i256* %fifo_B_PE_3_2_V_V, float* %fifo_C_drain_PE_2_2_V)

]]></Node>
<StgValue><ssdm name="call_ln2907"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1133  call fastcc void @PE_wrapper_3_1(i256* %fifo_A_PE_3_1_V_V, i256* %fifo_A_PE_3_2_V_V, i256* %fifo_B_PE_3_1_V_V, i256* %fifo_B_PE_4_1_V_V, float* %fifo_C_drain_PE_3_1_V)

]]></Node>
<StgValue><ssdm name="call_ln2967"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1138  call fastcc void @PE_wrapper_4_0(i256* %fifo_A_PE_4_0_V_V, i256* %fifo_A_PE_4_1_V_V, i256* %fifo_B_PE_4_0_V_V, i256* %fifo_B_PE_5_0_V_V, float* %fifo_C_drain_PE_4_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3027"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="496" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1099  call fastcc void @A_IO_L2_in421(i256* %fifo_A_A_IO_L2_in_5_V_V, i256* %fifo_A_A_IO_L2_in_6_V_V, i256* %fifo_A_PE_5_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2608"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
:1113  call fastcc void @B_IO_L2_in_boundary(i256* %fifo_B_B_IO_L2_in_5_V_V, i256* %fifo_B_PE_0_5_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2731"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1118  call fastcc void @PE_wrapper_0_4(i256* %fifo_A_PE_0_4_V_V, i256* %fifo_A_PE_0_5_V_V, i256* %fifo_B_PE_0_4_V_V, i256* %fifo_B_PE_1_4_V_V, float* %fifo_C_drain_PE_0_4_V)

]]></Node>
<StgValue><ssdm name="call_ln2787"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1123  call fastcc void @PE_wrapper_1_3(i256* %fifo_A_PE_1_3_V_V, i256* %fifo_A_PE_1_4_V_V, i256* %fifo_B_PE_1_3_V_V, i256* %fifo_B_PE_2_3_V_V, float* %fifo_C_drain_PE_1_3_V)

]]></Node>
<StgValue><ssdm name="call_ln2847"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1128  call fastcc void @PE_wrapper_2_2(i256* %fifo_A_PE_2_2_V_V, i256* %fifo_A_PE_2_3_V_V, i256* %fifo_B_PE_2_2_V_V, i256* %fifo_B_PE_3_2_V_V, float* %fifo_C_drain_PE_2_2_V)

]]></Node>
<StgValue><ssdm name="call_ln2907"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1133  call fastcc void @PE_wrapper_3_1(i256* %fifo_A_PE_3_1_V_V, i256* %fifo_A_PE_3_2_V_V, i256* %fifo_B_PE_3_1_V_V, i256* %fifo_B_PE_4_1_V_V, float* %fifo_C_drain_PE_3_1_V)

]]></Node>
<StgValue><ssdm name="call_ln2967"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1138  call fastcc void @PE_wrapper_4_0(i256* %fifo_A_PE_4_0_V_V, i256* %fifo_A_PE_4_1_V_V, i256* %fifo_B_PE_4_0_V_V, i256* %fifo_B_PE_5_0_V_V, float* %fifo_C_drain_PE_4_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3027"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="503" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1100  call fastcc void @A_IO_L2_in422(i256* %fifo_A_A_IO_L2_in_6_V_V, i256* %fifo_A_A_IO_L2_in_7_V_V, i256* %fifo_A_PE_6_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2617"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1119  call fastcc void @PE_wrapper_0_5(i256* %fifo_A_PE_0_5_V_V, i256* %fifo_A_PE_0_6_V_V, i256* %fifo_B_PE_0_5_V_V, i256* %fifo_B_PE_1_5_V_V, float* %fifo_C_drain_PE_0_5_V)

]]></Node>
<StgValue><ssdm name="call_ln2799"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1124  call fastcc void @PE_wrapper_1_4(i256* %fifo_A_PE_1_4_V_V, i256* %fifo_A_PE_1_5_V_V, i256* %fifo_B_PE_1_4_V_V, i256* %fifo_B_PE_2_4_V_V, float* %fifo_C_drain_PE_1_4_V)

]]></Node>
<StgValue><ssdm name="call_ln2859"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1129  call fastcc void @PE_wrapper_2_3(i256* %fifo_A_PE_2_3_V_V, i256* %fifo_A_PE_2_4_V_V, i256* %fifo_B_PE_2_3_V_V, i256* %fifo_B_PE_3_3_V_V, float* %fifo_C_drain_PE_2_3_V)

]]></Node>
<StgValue><ssdm name="call_ln2919"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1134  call fastcc void @PE_wrapper_3_2(i256* %fifo_A_PE_3_2_V_V, i256* %fifo_A_PE_3_3_V_V, i256* %fifo_B_PE_3_2_V_V, i256* %fifo_B_PE_4_2_V_V, float* %fifo_C_drain_PE_3_2_V)

]]></Node>
<StgValue><ssdm name="call_ln2979"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1139  call fastcc void @PE_wrapper_4_1(i256* %fifo_A_PE_4_1_V_V, i256* %fifo_A_PE_4_2_V_V, i256* %fifo_B_PE_4_1_V_V, i256* %fifo_B_PE_5_1_V_V, float* %fifo_C_drain_PE_4_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3039"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1144  call fastcc void @PE_wrapper_5_0(i256* %fifo_A_PE_5_0_V_V, i256* %fifo_A_PE_5_1_V_V, i256* %fifo_B_PE_5_0_V_V, i256* %fifo_B_PE_6_0_V_V, float* %fifo_C_drain_PE_5_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3099"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="510" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1100  call fastcc void @A_IO_L2_in422(i256* %fifo_A_A_IO_L2_in_6_V_V, i256* %fifo_A_A_IO_L2_in_7_V_V, i256* %fifo_A_PE_6_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2617"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1119  call fastcc void @PE_wrapper_0_5(i256* %fifo_A_PE_0_5_V_V, i256* %fifo_A_PE_0_6_V_V, i256* %fifo_B_PE_0_5_V_V, i256* %fifo_B_PE_1_5_V_V, float* %fifo_C_drain_PE_0_5_V)

]]></Node>
<StgValue><ssdm name="call_ln2799"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1124  call fastcc void @PE_wrapper_1_4(i256* %fifo_A_PE_1_4_V_V, i256* %fifo_A_PE_1_5_V_V, i256* %fifo_B_PE_1_4_V_V, i256* %fifo_B_PE_2_4_V_V, float* %fifo_C_drain_PE_1_4_V)

]]></Node>
<StgValue><ssdm name="call_ln2859"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1129  call fastcc void @PE_wrapper_2_3(i256* %fifo_A_PE_2_3_V_V, i256* %fifo_A_PE_2_4_V_V, i256* %fifo_B_PE_2_3_V_V, i256* %fifo_B_PE_3_3_V_V, float* %fifo_C_drain_PE_2_3_V)

]]></Node>
<StgValue><ssdm name="call_ln2919"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1134  call fastcc void @PE_wrapper_3_2(i256* %fifo_A_PE_3_2_V_V, i256* %fifo_A_PE_3_3_V_V, i256* %fifo_B_PE_3_2_V_V, i256* %fifo_B_PE_4_2_V_V, float* %fifo_C_drain_PE_3_2_V)

]]></Node>
<StgValue><ssdm name="call_ln2979"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1139  call fastcc void @PE_wrapper_4_1(i256* %fifo_A_PE_4_1_V_V, i256* %fifo_A_PE_4_2_V_V, i256* %fifo_B_PE_4_1_V_V, i256* %fifo_B_PE_5_1_V_V, float* %fifo_C_drain_PE_4_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3039"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1144  call fastcc void @PE_wrapper_5_0(i256* %fifo_A_PE_5_0_V_V, i256* %fifo_A_PE_5_1_V_V, i256* %fifo_B_PE_5_0_V_V, i256* %fifo_B_PE_6_0_V_V, float* %fifo_C_drain_PE_5_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3099"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="517" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1101  call fastcc void @A_IO_L2_in423(i256* %fifo_A_A_IO_L2_in_7_V_V, i256* %fifo_A_A_IO_L2_in_8_V_V, i256* %fifo_A_PE_7_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2626"/></StgValue>
</operation>

<operation id="518" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1125  call fastcc void @PE_wrapper_1_5(i256* %fifo_A_PE_1_5_V_V, i256* %fifo_A_PE_1_6_V_V, i256* %fifo_B_PE_1_5_V_V, i256* %fifo_B_PE_2_5_V_V, float* %fifo_C_drain_PE_1_5_V)

]]></Node>
<StgValue><ssdm name="call_ln2871"/></StgValue>
</operation>

<operation id="519" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1130  call fastcc void @PE_wrapper_2_4(i256* %fifo_A_PE_2_4_V_V, i256* %fifo_A_PE_2_5_V_V, i256* %fifo_B_PE_2_4_V_V, i256* %fifo_B_PE_3_4_V_V, float* %fifo_C_drain_PE_2_4_V)

]]></Node>
<StgValue><ssdm name="call_ln2931"/></StgValue>
</operation>

<operation id="520" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1135  call fastcc void @PE_wrapper_3_3(i256* %fifo_A_PE_3_3_V_V, i256* %fifo_A_PE_3_4_V_V, i256* %fifo_B_PE_3_3_V_V, i256* %fifo_B_PE_4_3_V_V, float* %fifo_C_drain_PE_3_3_V)

]]></Node>
<StgValue><ssdm name="call_ln2991"/></StgValue>
</operation>

<operation id="521" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1140  call fastcc void @PE_wrapper_4_2(i256* %fifo_A_PE_4_2_V_V, i256* %fifo_A_PE_4_3_V_V, i256* %fifo_B_PE_4_2_V_V, i256* %fifo_B_PE_5_2_V_V, float* %fifo_C_drain_PE_4_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3051"/></StgValue>
</operation>

<operation id="522" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1145  call fastcc void @PE_wrapper_5_1(i256* %fifo_A_PE_5_1_V_V, i256* %fifo_A_PE_5_2_V_V, i256* %fifo_B_PE_5_1_V_V, i256* %fifo_B_PE_6_1_V_V, float* %fifo_C_drain_PE_5_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3111"/></StgValue>
</operation>

<operation id="523" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1150  call fastcc void @PE_wrapper_6_0(i256* %fifo_A_PE_6_0_V_V, i256* %fifo_A_PE_6_1_V_V, i256* %fifo_B_PE_6_0_V_V, i256* %fifo_B_PE_7_0_V_V, float* %fifo_C_drain_PE_6_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3171"/></StgValue>
</operation>

<operation id="524" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1192  call fastcc void @A_PE_dummy433(i256* %fifo_A_PE_0_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3675"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="525" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1101  call fastcc void @A_IO_L2_in423(i256* %fifo_A_A_IO_L2_in_7_V_V, i256* %fifo_A_A_IO_L2_in_8_V_V, i256* %fifo_A_PE_7_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2626"/></StgValue>
</operation>

<operation id="526" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1125  call fastcc void @PE_wrapper_1_5(i256* %fifo_A_PE_1_5_V_V, i256* %fifo_A_PE_1_6_V_V, i256* %fifo_B_PE_1_5_V_V, i256* %fifo_B_PE_2_5_V_V, float* %fifo_C_drain_PE_1_5_V)

]]></Node>
<StgValue><ssdm name="call_ln2871"/></StgValue>
</operation>

<operation id="527" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1130  call fastcc void @PE_wrapper_2_4(i256* %fifo_A_PE_2_4_V_V, i256* %fifo_A_PE_2_5_V_V, i256* %fifo_B_PE_2_4_V_V, i256* %fifo_B_PE_3_4_V_V, float* %fifo_C_drain_PE_2_4_V)

]]></Node>
<StgValue><ssdm name="call_ln2931"/></StgValue>
</operation>

<operation id="528" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1135  call fastcc void @PE_wrapper_3_3(i256* %fifo_A_PE_3_3_V_V, i256* %fifo_A_PE_3_4_V_V, i256* %fifo_B_PE_3_3_V_V, i256* %fifo_B_PE_4_3_V_V, float* %fifo_C_drain_PE_3_3_V)

]]></Node>
<StgValue><ssdm name="call_ln2991"/></StgValue>
</operation>

<operation id="529" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1140  call fastcc void @PE_wrapper_4_2(i256* %fifo_A_PE_4_2_V_V, i256* %fifo_A_PE_4_3_V_V, i256* %fifo_B_PE_4_2_V_V, i256* %fifo_B_PE_5_2_V_V, float* %fifo_C_drain_PE_4_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3051"/></StgValue>
</operation>

<operation id="530" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1145  call fastcc void @PE_wrapper_5_1(i256* %fifo_A_PE_5_1_V_V, i256* %fifo_A_PE_5_2_V_V, i256* %fifo_B_PE_5_1_V_V, i256* %fifo_B_PE_6_1_V_V, float* %fifo_C_drain_PE_5_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3111"/></StgValue>
</operation>

<operation id="531" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1150  call fastcc void @PE_wrapper_6_0(i256* %fifo_A_PE_6_0_V_V, i256* %fifo_A_PE_6_1_V_V, i256* %fifo_B_PE_6_0_V_V, i256* %fifo_B_PE_7_0_V_V, float* %fifo_C_drain_PE_6_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3171"/></StgValue>
</operation>

<operation id="532" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1192  call fastcc void @A_PE_dummy433(i256* %fifo_A_PE_0_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3675"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="533" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1102  call fastcc void @A_IO_L2_in424(i256* %fifo_A_A_IO_L2_in_8_V_V, i256* %fifo_A_A_IO_L2_in_9_V_V, i256* %fifo_A_PE_8_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2635"/></StgValue>
</operation>

<operation id="534" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1131  call fastcc void @PE_wrapper_2_5(i256* %fifo_A_PE_2_5_V_V, i256* %fifo_A_PE_2_6_V_V, i256* %fifo_B_PE_2_5_V_V, i256* %fifo_B_PE_3_5_V_V, float* %fifo_C_drain_PE_2_5_V)

]]></Node>
<StgValue><ssdm name="call_ln2943"/></StgValue>
</operation>

<operation id="535" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1136  call fastcc void @PE_wrapper_3_4(i256* %fifo_A_PE_3_4_V_V, i256* %fifo_A_PE_3_5_V_V, i256* %fifo_B_PE_3_4_V_V, i256* %fifo_B_PE_4_4_V_V, float* %fifo_C_drain_PE_3_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3003"/></StgValue>
</operation>

<operation id="536" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1141  call fastcc void @PE_wrapper_4_3(i256* %fifo_A_PE_4_3_V_V, i256* %fifo_A_PE_4_4_V_V, i256* %fifo_B_PE_4_3_V_V, i256* %fifo_B_PE_5_3_V_V, float* %fifo_C_drain_PE_4_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3063"/></StgValue>
</operation>

<operation id="537" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1146  call fastcc void @PE_wrapper_5_2(i256* %fifo_A_PE_5_2_V_V, i256* %fifo_A_PE_5_3_V_V, i256* %fifo_B_PE_5_2_V_V, i256* %fifo_B_PE_6_2_V_V, float* %fifo_C_drain_PE_5_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3123"/></StgValue>
</operation>

<operation id="538" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1151  call fastcc void @PE_wrapper_6_1(i256* %fifo_A_PE_6_1_V_V, i256* %fifo_A_PE_6_2_V_V, i256* %fifo_B_PE_6_1_V_V, i256* %fifo_B_PE_7_1_V_V, float* %fifo_C_drain_PE_6_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3183"/></StgValue>
</operation>

<operation id="539" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1156  call fastcc void @PE_wrapper_7_0(i256* %fifo_A_PE_7_0_V_V, i256* %fifo_A_PE_7_1_V_V, i256* %fifo_B_PE_7_0_V_V, i256* %fifo_B_PE_8_0_V_V, float* %fifo_C_drain_PE_7_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3243"/></StgValue>
</operation>

<operation id="540" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1193  call fastcc void @A_PE_dummy434(i256* %fifo_A_PE_1_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3683"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="541" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1102  call fastcc void @A_IO_L2_in424(i256* %fifo_A_A_IO_L2_in_8_V_V, i256* %fifo_A_A_IO_L2_in_9_V_V, i256* %fifo_A_PE_8_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2635"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1131  call fastcc void @PE_wrapper_2_5(i256* %fifo_A_PE_2_5_V_V, i256* %fifo_A_PE_2_6_V_V, i256* %fifo_B_PE_2_5_V_V, i256* %fifo_B_PE_3_5_V_V, float* %fifo_C_drain_PE_2_5_V)

]]></Node>
<StgValue><ssdm name="call_ln2943"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1136  call fastcc void @PE_wrapper_3_4(i256* %fifo_A_PE_3_4_V_V, i256* %fifo_A_PE_3_5_V_V, i256* %fifo_B_PE_3_4_V_V, i256* %fifo_B_PE_4_4_V_V, float* %fifo_C_drain_PE_3_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3003"/></StgValue>
</operation>

<operation id="544" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1141  call fastcc void @PE_wrapper_4_3(i256* %fifo_A_PE_4_3_V_V, i256* %fifo_A_PE_4_4_V_V, i256* %fifo_B_PE_4_3_V_V, i256* %fifo_B_PE_5_3_V_V, float* %fifo_C_drain_PE_4_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3063"/></StgValue>
</operation>

<operation id="545" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1146  call fastcc void @PE_wrapper_5_2(i256* %fifo_A_PE_5_2_V_V, i256* %fifo_A_PE_5_3_V_V, i256* %fifo_B_PE_5_2_V_V, i256* %fifo_B_PE_6_2_V_V, float* %fifo_C_drain_PE_5_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3123"/></StgValue>
</operation>

<operation id="546" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1151  call fastcc void @PE_wrapper_6_1(i256* %fifo_A_PE_6_1_V_V, i256* %fifo_A_PE_6_2_V_V, i256* %fifo_B_PE_6_1_V_V, i256* %fifo_B_PE_7_1_V_V, float* %fifo_C_drain_PE_6_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3183"/></StgValue>
</operation>

<operation id="547" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1156  call fastcc void @PE_wrapper_7_0(i256* %fifo_A_PE_7_0_V_V, i256* %fifo_A_PE_7_1_V_V, i256* %fifo_B_PE_7_0_V_V, i256* %fifo_B_PE_8_0_V_V, float* %fifo_C_drain_PE_7_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3243"/></StgValue>
</operation>

<operation id="548" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1193  call fastcc void @A_PE_dummy434(i256* %fifo_A_PE_1_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3683"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="549" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1103  call fastcc void @A_IO_L2_in425(i256* %fifo_A_A_IO_L2_in_9_V_V, i256* %fifo_A_A_IO_L2_in_10_V_V, i256* %fifo_A_PE_9_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2644"/></StgValue>
</operation>

<operation id="550" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1137  call fastcc void @PE_wrapper_3_5(i256* %fifo_A_PE_3_5_V_V, i256* %fifo_A_PE_3_6_V_V, i256* %fifo_B_PE_3_5_V_V, i256* %fifo_B_PE_4_5_V_V, float* %fifo_C_drain_PE_3_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3015"/></StgValue>
</operation>

<operation id="551" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1142  call fastcc void @PE_wrapper_4_4(i256* %fifo_A_PE_4_4_V_V, i256* %fifo_A_PE_4_5_V_V, i256* %fifo_B_PE_4_4_V_V, i256* %fifo_B_PE_5_4_V_V, float* %fifo_C_drain_PE_4_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3075"/></StgValue>
</operation>

<operation id="552" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1147  call fastcc void @PE_wrapper_5_3(i256* %fifo_A_PE_5_3_V_V, i256* %fifo_A_PE_5_4_V_V, i256* %fifo_B_PE_5_3_V_V, i256* %fifo_B_PE_6_3_V_V, float* %fifo_C_drain_PE_5_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3135"/></StgValue>
</operation>

<operation id="553" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1152  call fastcc void @PE_wrapper_6_2(i256* %fifo_A_PE_6_2_V_V, i256* %fifo_A_PE_6_3_V_V, i256* %fifo_B_PE_6_2_V_V, i256* %fifo_B_PE_7_2_V_V, float* %fifo_C_drain_PE_6_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3195"/></StgValue>
</operation>

<operation id="554" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1157  call fastcc void @PE_wrapper_7_1(i256* %fifo_A_PE_7_1_V_V, i256* %fifo_A_PE_7_2_V_V, i256* %fifo_B_PE_7_1_V_V, i256* %fifo_B_PE_8_1_V_V, float* %fifo_C_drain_PE_7_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3255"/></StgValue>
</operation>

<operation id="555" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1162  call fastcc void @PE_wrapper_8_0(i256* %fifo_A_PE_8_0_V_V, i256* %fifo_A_PE_8_1_V_V, i256* %fifo_B_PE_8_0_V_V, i256* %fifo_B_PE_9_0_V_V, float* %fifo_C_drain_PE_8_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3315"/></StgValue>
</operation>

<operation id="556" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1194  call fastcc void @A_PE_dummy435(i256* %fifo_A_PE_2_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3691"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="557" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1103  call fastcc void @A_IO_L2_in425(i256* %fifo_A_A_IO_L2_in_9_V_V, i256* %fifo_A_A_IO_L2_in_10_V_V, i256* %fifo_A_PE_9_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2644"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1137  call fastcc void @PE_wrapper_3_5(i256* %fifo_A_PE_3_5_V_V, i256* %fifo_A_PE_3_6_V_V, i256* %fifo_B_PE_3_5_V_V, i256* %fifo_B_PE_4_5_V_V, float* %fifo_C_drain_PE_3_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3015"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1142  call fastcc void @PE_wrapper_4_4(i256* %fifo_A_PE_4_4_V_V, i256* %fifo_A_PE_4_5_V_V, i256* %fifo_B_PE_4_4_V_V, i256* %fifo_B_PE_5_4_V_V, float* %fifo_C_drain_PE_4_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3075"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1147  call fastcc void @PE_wrapper_5_3(i256* %fifo_A_PE_5_3_V_V, i256* %fifo_A_PE_5_4_V_V, i256* %fifo_B_PE_5_3_V_V, i256* %fifo_B_PE_6_3_V_V, float* %fifo_C_drain_PE_5_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3135"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1152  call fastcc void @PE_wrapper_6_2(i256* %fifo_A_PE_6_2_V_V, i256* %fifo_A_PE_6_3_V_V, i256* %fifo_B_PE_6_2_V_V, i256* %fifo_B_PE_7_2_V_V, float* %fifo_C_drain_PE_6_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3195"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1157  call fastcc void @PE_wrapper_7_1(i256* %fifo_A_PE_7_1_V_V, i256* %fifo_A_PE_7_2_V_V, i256* %fifo_B_PE_7_1_V_V, i256* %fifo_B_PE_8_1_V_V, float* %fifo_C_drain_PE_7_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3255"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1162  call fastcc void @PE_wrapper_8_0(i256* %fifo_A_PE_8_0_V_V, i256* %fifo_A_PE_8_1_V_V, i256* %fifo_B_PE_8_0_V_V, i256* %fifo_B_PE_9_0_V_V, float* %fifo_C_drain_PE_8_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3315"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1194  call fastcc void @A_PE_dummy435(i256* %fifo_A_PE_2_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3691"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="565" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1104  call fastcc void @A_IO_L2_in426(i256* %fifo_A_A_IO_L2_in_10_V_V, i256* %fifo_A_A_IO_L2_in_11_V_V, i256* %fifo_A_PE_10_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2653"/></StgValue>
</operation>

<operation id="566" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1143  call fastcc void @PE_wrapper_4_5(i256* %fifo_A_PE_4_5_V_V, i256* %fifo_A_PE_4_6_V_V, i256* %fifo_B_PE_4_5_V_V, i256* %fifo_B_PE_5_5_V_V, float* %fifo_C_drain_PE_4_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3087"/></StgValue>
</operation>

<operation id="567" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1148  call fastcc void @PE_wrapper_5_4(i256* %fifo_A_PE_5_4_V_V, i256* %fifo_A_PE_5_5_V_V, i256* %fifo_B_PE_5_4_V_V, i256* %fifo_B_PE_6_4_V_V, float* %fifo_C_drain_PE_5_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3147"/></StgValue>
</operation>

<operation id="568" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1153  call fastcc void @PE_wrapper_6_3(i256* %fifo_A_PE_6_3_V_V, i256* %fifo_A_PE_6_4_V_V, i256* %fifo_B_PE_6_3_V_V, i256* %fifo_B_PE_7_3_V_V, float* %fifo_C_drain_PE_6_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3207"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1158  call fastcc void @PE_wrapper_7_2(i256* %fifo_A_PE_7_2_V_V, i256* %fifo_A_PE_7_3_V_V, i256* %fifo_B_PE_7_2_V_V, i256* %fifo_B_PE_8_2_V_V, float* %fifo_C_drain_PE_7_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3267"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1163  call fastcc void @PE_wrapper_8_1(i256* %fifo_A_PE_8_1_V_V, i256* %fifo_A_PE_8_2_V_V, i256* %fifo_B_PE_8_1_V_V, i256* %fifo_B_PE_9_1_V_V, float* %fifo_C_drain_PE_8_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3327"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1168  call fastcc void @PE_wrapper_9_0(i256* %fifo_A_PE_9_0_V_V, i256* %fifo_A_PE_9_1_V_V, i256* %fifo_B_PE_9_0_V_V, i256* %fifo_B_PE_10_0_V_V, float* %fifo_C_drain_PE_9_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3387"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1195  call fastcc void @A_PE_dummy436(i256* %fifo_A_PE_3_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3699"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="573" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1104  call fastcc void @A_IO_L2_in426(i256* %fifo_A_A_IO_L2_in_10_V_V, i256* %fifo_A_A_IO_L2_in_11_V_V, i256* %fifo_A_PE_10_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2653"/></StgValue>
</operation>

<operation id="574" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1143  call fastcc void @PE_wrapper_4_5(i256* %fifo_A_PE_4_5_V_V, i256* %fifo_A_PE_4_6_V_V, i256* %fifo_B_PE_4_5_V_V, i256* %fifo_B_PE_5_5_V_V, float* %fifo_C_drain_PE_4_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3087"/></StgValue>
</operation>

<operation id="575" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1148  call fastcc void @PE_wrapper_5_4(i256* %fifo_A_PE_5_4_V_V, i256* %fifo_A_PE_5_5_V_V, i256* %fifo_B_PE_5_4_V_V, i256* %fifo_B_PE_6_4_V_V, float* %fifo_C_drain_PE_5_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3147"/></StgValue>
</operation>

<operation id="576" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1153  call fastcc void @PE_wrapper_6_3(i256* %fifo_A_PE_6_3_V_V, i256* %fifo_A_PE_6_4_V_V, i256* %fifo_B_PE_6_3_V_V, i256* %fifo_B_PE_7_3_V_V, float* %fifo_C_drain_PE_6_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3207"/></StgValue>
</operation>

<operation id="577" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1158  call fastcc void @PE_wrapper_7_2(i256* %fifo_A_PE_7_2_V_V, i256* %fifo_A_PE_7_3_V_V, i256* %fifo_B_PE_7_2_V_V, i256* %fifo_B_PE_8_2_V_V, float* %fifo_C_drain_PE_7_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3267"/></StgValue>
</operation>

<operation id="578" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1163  call fastcc void @PE_wrapper_8_1(i256* %fifo_A_PE_8_1_V_V, i256* %fifo_A_PE_8_2_V_V, i256* %fifo_B_PE_8_1_V_V, i256* %fifo_B_PE_9_1_V_V, float* %fifo_C_drain_PE_8_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3327"/></StgValue>
</operation>

<operation id="579" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1168  call fastcc void @PE_wrapper_9_0(i256* %fifo_A_PE_9_0_V_V, i256* %fifo_A_PE_9_1_V_V, i256* %fifo_B_PE_9_0_V_V, i256* %fifo_B_PE_10_0_V_V, float* %fifo_C_drain_PE_9_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3387"/></StgValue>
</operation>

<operation id="580" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1195  call fastcc void @A_PE_dummy436(i256* %fifo_A_PE_3_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3699"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="581" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1105  call fastcc void @A_IO_L2_in427(i256* %fifo_A_A_IO_L2_in_11_V_V, i256* %fifo_A_A_IO_L2_in_12_V_V, i256* %fifo_A_PE_11_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2662"/></StgValue>
</operation>

<operation id="582" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1149  call fastcc void @PE_wrapper_5_5(i256* %fifo_A_PE_5_5_V_V, i256* %fifo_A_PE_5_6_V_V, i256* %fifo_B_PE_5_5_V_V, i256* %fifo_B_PE_6_5_V_V, float* %fifo_C_drain_PE_5_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3159"/></StgValue>
</operation>

<operation id="583" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1154  call fastcc void @PE_wrapper_6_4(i256* %fifo_A_PE_6_4_V_V, i256* %fifo_A_PE_6_5_V_V, i256* %fifo_B_PE_6_4_V_V, i256* %fifo_B_PE_7_4_V_V, float* %fifo_C_drain_PE_6_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3219"/></StgValue>
</operation>

<operation id="584" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1159  call fastcc void @PE_wrapper_7_3(i256* %fifo_A_PE_7_3_V_V, i256* %fifo_A_PE_7_4_V_V, i256* %fifo_B_PE_7_3_V_V, i256* %fifo_B_PE_8_3_V_V, float* %fifo_C_drain_PE_7_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3279"/></StgValue>
</operation>

<operation id="585" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1164  call fastcc void @PE_wrapper_8_2(i256* %fifo_A_PE_8_2_V_V, i256* %fifo_A_PE_8_3_V_V, i256* %fifo_B_PE_8_2_V_V, i256* %fifo_B_PE_9_2_V_V, float* %fifo_C_drain_PE_8_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3339"/></StgValue>
</operation>

<operation id="586" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1169  call fastcc void @PE_wrapper_9_1(i256* %fifo_A_PE_9_1_V_V, i256* %fifo_A_PE_9_2_V_V, i256* %fifo_B_PE_9_1_V_V, i256* %fifo_B_PE_10_1_V_V, float* %fifo_C_drain_PE_9_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3399"/></StgValue>
</operation>

<operation id="587" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1174  call fastcc void @PE_wrapper_10_0(i256* %fifo_A_PE_10_0_V_V, i256* %fifo_A_PE_10_1_V_V, i256* %fifo_B_PE_10_0_V_V, i256* %fifo_B_PE_11_0_V_V, float* %fifo_C_drain_PE_10_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3459"/></StgValue>
</operation>

<operation id="588" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1196  call fastcc void @A_PE_dummy437(i256* %fifo_A_PE_4_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3707"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="589" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1105  call fastcc void @A_IO_L2_in427(i256* %fifo_A_A_IO_L2_in_11_V_V, i256* %fifo_A_A_IO_L2_in_12_V_V, i256* %fifo_A_PE_11_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2662"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1149  call fastcc void @PE_wrapper_5_5(i256* %fifo_A_PE_5_5_V_V, i256* %fifo_A_PE_5_6_V_V, i256* %fifo_B_PE_5_5_V_V, i256* %fifo_B_PE_6_5_V_V, float* %fifo_C_drain_PE_5_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3159"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1154  call fastcc void @PE_wrapper_6_4(i256* %fifo_A_PE_6_4_V_V, i256* %fifo_A_PE_6_5_V_V, i256* %fifo_B_PE_6_4_V_V, i256* %fifo_B_PE_7_4_V_V, float* %fifo_C_drain_PE_6_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3219"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1159  call fastcc void @PE_wrapper_7_3(i256* %fifo_A_PE_7_3_V_V, i256* %fifo_A_PE_7_4_V_V, i256* %fifo_B_PE_7_3_V_V, i256* %fifo_B_PE_8_3_V_V, float* %fifo_C_drain_PE_7_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3279"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1164  call fastcc void @PE_wrapper_8_2(i256* %fifo_A_PE_8_2_V_V, i256* %fifo_A_PE_8_3_V_V, i256* %fifo_B_PE_8_2_V_V, i256* %fifo_B_PE_9_2_V_V, float* %fifo_C_drain_PE_8_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3339"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1169  call fastcc void @PE_wrapper_9_1(i256* %fifo_A_PE_9_1_V_V, i256* %fifo_A_PE_9_2_V_V, i256* %fifo_B_PE_9_1_V_V, i256* %fifo_B_PE_10_1_V_V, float* %fifo_C_drain_PE_9_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3399"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1174  call fastcc void @PE_wrapper_10_0(i256* %fifo_A_PE_10_0_V_V, i256* %fifo_A_PE_10_1_V_V, i256* %fifo_B_PE_10_0_V_V, i256* %fifo_B_PE_11_0_V_V, float* %fifo_C_drain_PE_10_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3459"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1196  call fastcc void @A_PE_dummy437(i256* %fifo_A_PE_4_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3707"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="597" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1106  call fastcc void @A_IO_L2_in_boundary(i256* %fifo_A_A_IO_L2_in_12_V_V, i256* %fifo_A_PE_12_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2671"/></StgValue>
</operation>

<operation id="598" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1155  call fastcc void @PE_wrapper_6_5(i256* %fifo_A_PE_6_5_V_V, i256* %fifo_A_PE_6_6_V_V, i256* %fifo_B_PE_6_5_V_V, i256* %fifo_B_PE_7_5_V_V, float* %fifo_C_drain_PE_6_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3231"/></StgValue>
</operation>

<operation id="599" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1160  call fastcc void @PE_wrapper_7_4(i256* %fifo_A_PE_7_4_V_V, i256* %fifo_A_PE_7_5_V_V, i256* %fifo_B_PE_7_4_V_V, i256* %fifo_B_PE_8_4_V_V, float* %fifo_C_drain_PE_7_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3291"/></StgValue>
</operation>

<operation id="600" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1165  call fastcc void @PE_wrapper_8_3(i256* %fifo_A_PE_8_3_V_V, i256* %fifo_A_PE_8_4_V_V, i256* %fifo_B_PE_8_3_V_V, i256* %fifo_B_PE_9_3_V_V, float* %fifo_C_drain_PE_8_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3351"/></StgValue>
</operation>

<operation id="601" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1170  call fastcc void @PE_wrapper_9_2(i256* %fifo_A_PE_9_2_V_V, i256* %fifo_A_PE_9_3_V_V, i256* %fifo_B_PE_9_2_V_V, i256* %fifo_B_PE_10_2_V_V, float* %fifo_C_drain_PE_9_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3411"/></StgValue>
</operation>

<operation id="602" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1175  call fastcc void @PE_wrapper_10_1(i256* %fifo_A_PE_10_1_V_V, i256* %fifo_A_PE_10_2_V_V, i256* %fifo_B_PE_10_1_V_V, i256* %fifo_B_PE_11_1_V_V, float* %fifo_C_drain_PE_10_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3471"/></StgValue>
</operation>

<operation id="603" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1180  call fastcc void @PE_wrapper_11_0(i256* %fifo_A_PE_11_0_V_V, i256* %fifo_A_PE_11_1_V_V, i256* %fifo_B_PE_11_0_V_V, i256* %fifo_B_PE_12_0_V_V, float* %fifo_C_drain_PE_11_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3531"/></StgValue>
</operation>

<operation id="604" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1197  call fastcc void @A_PE_dummy438(i256* %fifo_A_PE_5_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3715"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="605" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1106  call fastcc void @A_IO_L2_in_boundary(i256* %fifo_A_A_IO_L2_in_12_V_V, i256* %fifo_A_PE_12_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln2671"/></StgValue>
</operation>

<operation id="606" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1155  call fastcc void @PE_wrapper_6_5(i256* %fifo_A_PE_6_5_V_V, i256* %fifo_A_PE_6_6_V_V, i256* %fifo_B_PE_6_5_V_V, i256* %fifo_B_PE_7_5_V_V, float* %fifo_C_drain_PE_6_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3231"/></StgValue>
</operation>

<operation id="607" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1160  call fastcc void @PE_wrapper_7_4(i256* %fifo_A_PE_7_4_V_V, i256* %fifo_A_PE_7_5_V_V, i256* %fifo_B_PE_7_4_V_V, i256* %fifo_B_PE_8_4_V_V, float* %fifo_C_drain_PE_7_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3291"/></StgValue>
</operation>

<operation id="608" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1165  call fastcc void @PE_wrapper_8_3(i256* %fifo_A_PE_8_3_V_V, i256* %fifo_A_PE_8_4_V_V, i256* %fifo_B_PE_8_3_V_V, i256* %fifo_B_PE_9_3_V_V, float* %fifo_C_drain_PE_8_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3351"/></StgValue>
</operation>

<operation id="609" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1170  call fastcc void @PE_wrapper_9_2(i256* %fifo_A_PE_9_2_V_V, i256* %fifo_A_PE_9_3_V_V, i256* %fifo_B_PE_9_2_V_V, i256* %fifo_B_PE_10_2_V_V, float* %fifo_C_drain_PE_9_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3411"/></StgValue>
</operation>

<operation id="610" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1175  call fastcc void @PE_wrapper_10_1(i256* %fifo_A_PE_10_1_V_V, i256* %fifo_A_PE_10_2_V_V, i256* %fifo_B_PE_10_1_V_V, i256* %fifo_B_PE_11_1_V_V, float* %fifo_C_drain_PE_10_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3471"/></StgValue>
</operation>

<operation id="611" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1180  call fastcc void @PE_wrapper_11_0(i256* %fifo_A_PE_11_0_V_V, i256* %fifo_A_PE_11_1_V_V, i256* %fifo_B_PE_11_0_V_V, i256* %fifo_B_PE_12_0_V_V, float* %fifo_C_drain_PE_11_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3531"/></StgValue>
</operation>

<operation id="612" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1197  call fastcc void @A_PE_dummy438(i256* %fifo_A_PE_5_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3715"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="613" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1161  call fastcc void @PE_wrapper_7_5(i256* %fifo_A_PE_7_5_V_V, i256* %fifo_A_PE_7_6_V_V, i256* %fifo_B_PE_7_5_V_V, i256* %fifo_B_PE_8_5_V_V, float* %fifo_C_drain_PE_7_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3303"/></StgValue>
</operation>

<operation id="614" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1166  call fastcc void @PE_wrapper_8_4(i256* %fifo_A_PE_8_4_V_V, i256* %fifo_A_PE_8_5_V_V, i256* %fifo_B_PE_8_4_V_V, i256* %fifo_B_PE_9_4_V_V, float* %fifo_C_drain_PE_8_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3363"/></StgValue>
</operation>

<operation id="615" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1171  call fastcc void @PE_wrapper_9_3(i256* %fifo_A_PE_9_3_V_V, i256* %fifo_A_PE_9_4_V_V, i256* %fifo_B_PE_9_3_V_V, i256* %fifo_B_PE_10_3_V_V, float* %fifo_C_drain_PE_9_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3423"/></StgValue>
</operation>

<operation id="616" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1176  call fastcc void @PE_wrapper_10_2(i256* %fifo_A_PE_10_2_V_V, i256* %fifo_A_PE_10_3_V_V, i256* %fifo_B_PE_10_2_V_V, i256* %fifo_B_PE_11_2_V_V, float* %fifo_C_drain_PE_10_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3483"/></StgValue>
</operation>

<operation id="617" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1181  call fastcc void @PE_wrapper_11_1(i256* %fifo_A_PE_11_1_V_V, i256* %fifo_A_PE_11_2_V_V, i256* %fifo_B_PE_11_1_V_V, i256* %fifo_B_PE_12_1_V_V, float* %fifo_C_drain_PE_11_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3543"/></StgValue>
</operation>

<operation id="618" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1186  call fastcc void @PE_wrapper_12_0(i256* %fifo_A_PE_12_0_V_V, i256* %fifo_A_PE_12_1_V_V, i256* %fifo_B_PE_12_0_V_V, i256* %fifo_B_PE_13_0_V_V, float* %fifo_C_drain_PE_12_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3603"/></StgValue>
</operation>

<operation id="619" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1198  call fastcc void @A_PE_dummy439(i256* %fifo_A_PE_6_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3723"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="620" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1161  call fastcc void @PE_wrapper_7_5(i256* %fifo_A_PE_7_5_V_V, i256* %fifo_A_PE_7_6_V_V, i256* %fifo_B_PE_7_5_V_V, i256* %fifo_B_PE_8_5_V_V, float* %fifo_C_drain_PE_7_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3303"/></StgValue>
</operation>

<operation id="621" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1166  call fastcc void @PE_wrapper_8_4(i256* %fifo_A_PE_8_4_V_V, i256* %fifo_A_PE_8_5_V_V, i256* %fifo_B_PE_8_4_V_V, i256* %fifo_B_PE_9_4_V_V, float* %fifo_C_drain_PE_8_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3363"/></StgValue>
</operation>

<operation id="622" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1171  call fastcc void @PE_wrapper_9_3(i256* %fifo_A_PE_9_3_V_V, i256* %fifo_A_PE_9_4_V_V, i256* %fifo_B_PE_9_3_V_V, i256* %fifo_B_PE_10_3_V_V, float* %fifo_C_drain_PE_9_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3423"/></StgValue>
</operation>

<operation id="623" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1176  call fastcc void @PE_wrapper_10_2(i256* %fifo_A_PE_10_2_V_V, i256* %fifo_A_PE_10_3_V_V, i256* %fifo_B_PE_10_2_V_V, i256* %fifo_B_PE_11_2_V_V, float* %fifo_C_drain_PE_10_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3483"/></StgValue>
</operation>

<operation id="624" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1181  call fastcc void @PE_wrapper_11_1(i256* %fifo_A_PE_11_1_V_V, i256* %fifo_A_PE_11_2_V_V, i256* %fifo_B_PE_11_1_V_V, i256* %fifo_B_PE_12_1_V_V, float* %fifo_C_drain_PE_11_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3543"/></StgValue>
</operation>

<operation id="625" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1186  call fastcc void @PE_wrapper_12_0(i256* %fifo_A_PE_12_0_V_V, i256* %fifo_A_PE_12_1_V_V, i256* %fifo_B_PE_12_0_V_V, i256* %fifo_B_PE_13_0_V_V, float* %fifo_C_drain_PE_12_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3603"/></StgValue>
</operation>

<operation id="626" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1198  call fastcc void @A_PE_dummy439(i256* %fifo_A_PE_6_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3723"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="627" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1167  call fastcc void @PE_wrapper_8_5(i256* %fifo_A_PE_8_5_V_V, i256* %fifo_A_PE_8_6_V_V, i256* %fifo_B_PE_8_5_V_V, i256* %fifo_B_PE_9_5_V_V, float* %fifo_C_drain_PE_8_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3375"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1172  call fastcc void @PE_wrapper_9_4(i256* %fifo_A_PE_9_4_V_V, i256* %fifo_A_PE_9_5_V_V, i256* %fifo_B_PE_9_4_V_V, i256* %fifo_B_PE_10_4_V_V, float* %fifo_C_drain_PE_9_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3435"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1177  call fastcc void @PE_wrapper_10_3(i256* %fifo_A_PE_10_3_V_V, i256* %fifo_A_PE_10_4_V_V, i256* %fifo_B_PE_10_3_V_V, i256* %fifo_B_PE_11_3_V_V, float* %fifo_C_drain_PE_10_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3495"/></StgValue>
</operation>

<operation id="630" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1182  call fastcc void @PE_wrapper_11_2(i256* %fifo_A_PE_11_2_V_V, i256* %fifo_A_PE_11_3_V_V, i256* %fifo_B_PE_11_2_V_V, i256* %fifo_B_PE_12_2_V_V, float* %fifo_C_drain_PE_11_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3555"/></StgValue>
</operation>

<operation id="631" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1187  call fastcc void @PE_wrapper_12_1(i256* %fifo_A_PE_12_1_V_V, i256* %fifo_A_PE_12_2_V_V, i256* %fifo_B_PE_12_1_V_V, i256* %fifo_B_PE_13_1_V_V, float* %fifo_C_drain_PE_12_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3615"/></StgValue>
</operation>

<operation id="632" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1199  call fastcc void @A_PE_dummy440(i256* %fifo_A_PE_7_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3731"/></StgValue>
</operation>

<operation id="633" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1205  call fastcc void @B_PE_dummy445(i256* %fifo_B_PE_13_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3779"/></StgValue>
</operation>

<operation id="634" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1211  call fastcc void @C_drain_IO_L1_out_boundary450(i64* %fifo_C_drain_C_drain_IO_L1_out_0_12_V_V, float* %fifo_C_drain_PE_12_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3827"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="635" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1167  call fastcc void @PE_wrapper_8_5(i256* %fifo_A_PE_8_5_V_V, i256* %fifo_A_PE_8_6_V_V, i256* %fifo_B_PE_8_5_V_V, i256* %fifo_B_PE_9_5_V_V, float* %fifo_C_drain_PE_8_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3375"/></StgValue>
</operation>

<operation id="636" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1172  call fastcc void @PE_wrapper_9_4(i256* %fifo_A_PE_9_4_V_V, i256* %fifo_A_PE_9_5_V_V, i256* %fifo_B_PE_9_4_V_V, i256* %fifo_B_PE_10_4_V_V, float* %fifo_C_drain_PE_9_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3435"/></StgValue>
</operation>

<operation id="637" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1177  call fastcc void @PE_wrapper_10_3(i256* %fifo_A_PE_10_3_V_V, i256* %fifo_A_PE_10_4_V_V, i256* %fifo_B_PE_10_3_V_V, i256* %fifo_B_PE_11_3_V_V, float* %fifo_C_drain_PE_10_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3495"/></StgValue>
</operation>

<operation id="638" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1182  call fastcc void @PE_wrapper_11_2(i256* %fifo_A_PE_11_2_V_V, i256* %fifo_A_PE_11_3_V_V, i256* %fifo_B_PE_11_2_V_V, i256* %fifo_B_PE_12_2_V_V, float* %fifo_C_drain_PE_11_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3555"/></StgValue>
</operation>

<operation id="639" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1187  call fastcc void @PE_wrapper_12_1(i256* %fifo_A_PE_12_1_V_V, i256* %fifo_A_PE_12_2_V_V, i256* %fifo_B_PE_12_1_V_V, i256* %fifo_B_PE_13_1_V_V, float* %fifo_C_drain_PE_12_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3615"/></StgValue>
</operation>

<operation id="640" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1199  call fastcc void @A_PE_dummy440(i256* %fifo_A_PE_7_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3731"/></StgValue>
</operation>

<operation id="641" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1205  call fastcc void @B_PE_dummy445(i256* %fifo_B_PE_13_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3779"/></StgValue>
</operation>

<operation id="642" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1211  call fastcc void @C_drain_IO_L1_out_boundary450(i64* %fifo_C_drain_C_drain_IO_L1_out_0_12_V_V, float* %fifo_C_drain_PE_12_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3827"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="643" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1173  call fastcc void @PE_wrapper_9_5(i256* %fifo_A_PE_9_5_V_V, i256* %fifo_A_PE_9_6_V_V, i256* %fifo_B_PE_9_5_V_V, i256* %fifo_B_PE_10_5_V_V, float* %fifo_C_drain_PE_9_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3447"/></StgValue>
</operation>

<operation id="644" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1178  call fastcc void @PE_wrapper_10_4(i256* %fifo_A_PE_10_4_V_V, i256* %fifo_A_PE_10_5_V_V, i256* %fifo_B_PE_10_4_V_V, i256* %fifo_B_PE_11_4_V_V, float* %fifo_C_drain_PE_10_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3507"/></StgValue>
</operation>

<operation id="645" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1183  call fastcc void @PE_wrapper_11_3(i256* %fifo_A_PE_11_3_V_V, i256* %fifo_A_PE_11_4_V_V, i256* %fifo_B_PE_11_3_V_V, i256* %fifo_B_PE_12_3_V_V, float* %fifo_C_drain_PE_11_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3567"/></StgValue>
</operation>

<operation id="646" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1188  call fastcc void @PE_wrapper_12_2(i256* %fifo_A_PE_12_2_V_V, i256* %fifo_A_PE_12_3_V_V, i256* %fifo_B_PE_12_2_V_V, i256* %fifo_B_PE_13_2_V_V, float* %fifo_C_drain_PE_12_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3627"/></StgValue>
</operation>

<operation id="647" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1200  call fastcc void @A_PE_dummy441(i256* %fifo_A_PE_8_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3739"/></StgValue>
</operation>

<operation id="648" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1206  call fastcc void @B_PE_dummy446(i256* %fifo_B_PE_13_1_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3787"/></StgValue>
</operation>

<operation id="649" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1212  call fastcc void @C_drain_IO_L1_out451(i64* %fifo_C_drain_C_drain_IO_L1_out_0_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_11_V_V, float* %fifo_C_drain_PE_11_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3836"/></StgValue>
</operation>

<operation id="650" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1224  call fastcc void @C_drain_IO_L1_out_boundary463(i64* %fifo_C_drain_C_drain_IO_L1_out_1_12_V_V, float* %fifo_C_drain_PE_12_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3956"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="651" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1173  call fastcc void @PE_wrapper_9_5(i256* %fifo_A_PE_9_5_V_V, i256* %fifo_A_PE_9_6_V_V, i256* %fifo_B_PE_9_5_V_V, i256* %fifo_B_PE_10_5_V_V, float* %fifo_C_drain_PE_9_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3447"/></StgValue>
</operation>

<operation id="652" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1178  call fastcc void @PE_wrapper_10_4(i256* %fifo_A_PE_10_4_V_V, i256* %fifo_A_PE_10_5_V_V, i256* %fifo_B_PE_10_4_V_V, i256* %fifo_B_PE_11_4_V_V, float* %fifo_C_drain_PE_10_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3507"/></StgValue>
</operation>

<operation id="653" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1183  call fastcc void @PE_wrapper_11_3(i256* %fifo_A_PE_11_3_V_V, i256* %fifo_A_PE_11_4_V_V, i256* %fifo_B_PE_11_3_V_V, i256* %fifo_B_PE_12_3_V_V, float* %fifo_C_drain_PE_11_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3567"/></StgValue>
</operation>

<operation id="654" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1188  call fastcc void @PE_wrapper_12_2(i256* %fifo_A_PE_12_2_V_V, i256* %fifo_A_PE_12_3_V_V, i256* %fifo_B_PE_12_2_V_V, i256* %fifo_B_PE_13_2_V_V, float* %fifo_C_drain_PE_12_2_V)

]]></Node>
<StgValue><ssdm name="call_ln3627"/></StgValue>
</operation>

<operation id="655" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1200  call fastcc void @A_PE_dummy441(i256* %fifo_A_PE_8_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3739"/></StgValue>
</operation>

<operation id="656" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1206  call fastcc void @B_PE_dummy446(i256* %fifo_B_PE_13_1_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3787"/></StgValue>
</operation>

<operation id="657" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1212  call fastcc void @C_drain_IO_L1_out451(i64* %fifo_C_drain_C_drain_IO_L1_out_0_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_11_V_V, float* %fifo_C_drain_PE_11_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3836"/></StgValue>
</operation>

<operation id="658" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1224  call fastcc void @C_drain_IO_L1_out_boundary463(i64* %fifo_C_drain_C_drain_IO_L1_out_1_12_V_V, float* %fifo_C_drain_PE_12_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3956"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="659" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1179  call fastcc void @PE_wrapper_10_5(i256* %fifo_A_PE_10_5_V_V, i256* %fifo_A_PE_10_6_V_V, i256* %fifo_B_PE_10_5_V_V, i256* %fifo_B_PE_11_5_V_V, float* %fifo_C_drain_PE_10_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3519"/></StgValue>
</operation>

<operation id="660" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1184  call fastcc void @PE_wrapper_11_4(i256* %fifo_A_PE_11_4_V_V, i256* %fifo_A_PE_11_5_V_V, i256* %fifo_B_PE_11_4_V_V, i256* %fifo_B_PE_12_4_V_V, float* %fifo_C_drain_PE_11_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3579"/></StgValue>
</operation>

<operation id="661" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1189  call fastcc void @PE_wrapper_12_3(i256* %fifo_A_PE_12_3_V_V, i256* %fifo_A_PE_12_4_V_V, i256* %fifo_B_PE_12_3_V_V, i256* %fifo_B_PE_13_3_V_V, float* %fifo_C_drain_PE_12_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3639"/></StgValue>
</operation>

<operation id="662" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1201  call fastcc void @A_PE_dummy442(i256* %fifo_A_PE_9_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3747"/></StgValue>
</operation>

<operation id="663" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1207  call fastcc void @B_PE_dummy447(i256* %fifo_B_PE_13_2_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3795"/></StgValue>
</operation>

<operation id="664" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1213  call fastcc void @C_drain_IO_L1_out452(i64* %fifo_C_drain_C_drain_IO_L1_out_0_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_10_V_V, float* %fifo_C_drain_PE_10_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3846"/></StgValue>
</operation>

<operation id="665" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1225  call fastcc void @C_drain_IO_L1_out464(i64* %fifo_C_drain_C_drain_IO_L1_out_1_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_11_V_V, float* %fifo_C_drain_PE_11_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3965"/></StgValue>
</operation>

<operation id="666" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1237  call fastcc void @C_drain_IO_L1_out_boundary476(i64* %fifo_C_drain_C_drain_IO_L1_out_2_12_V_V, float* %fifo_C_drain_PE_12_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4085"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="667" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1179  call fastcc void @PE_wrapper_10_5(i256* %fifo_A_PE_10_5_V_V, i256* %fifo_A_PE_10_6_V_V, i256* %fifo_B_PE_10_5_V_V, i256* %fifo_B_PE_11_5_V_V, float* %fifo_C_drain_PE_10_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3519"/></StgValue>
</operation>

<operation id="668" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1184  call fastcc void @PE_wrapper_11_4(i256* %fifo_A_PE_11_4_V_V, i256* %fifo_A_PE_11_5_V_V, i256* %fifo_B_PE_11_4_V_V, i256* %fifo_B_PE_12_4_V_V, float* %fifo_C_drain_PE_11_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3579"/></StgValue>
</operation>

<operation id="669" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1189  call fastcc void @PE_wrapper_12_3(i256* %fifo_A_PE_12_3_V_V, i256* %fifo_A_PE_12_4_V_V, i256* %fifo_B_PE_12_3_V_V, i256* %fifo_B_PE_13_3_V_V, float* %fifo_C_drain_PE_12_3_V)

]]></Node>
<StgValue><ssdm name="call_ln3639"/></StgValue>
</operation>

<operation id="670" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1201  call fastcc void @A_PE_dummy442(i256* %fifo_A_PE_9_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3747"/></StgValue>
</operation>

<operation id="671" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1207  call fastcc void @B_PE_dummy447(i256* %fifo_B_PE_13_2_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3795"/></StgValue>
</operation>

<operation id="672" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1213  call fastcc void @C_drain_IO_L1_out452(i64* %fifo_C_drain_C_drain_IO_L1_out_0_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_10_V_V, float* %fifo_C_drain_PE_10_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3846"/></StgValue>
</operation>

<operation id="673" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1225  call fastcc void @C_drain_IO_L1_out464(i64* %fifo_C_drain_C_drain_IO_L1_out_1_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_11_V_V, float* %fifo_C_drain_PE_11_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3965"/></StgValue>
</operation>

<operation id="674" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1237  call fastcc void @C_drain_IO_L1_out_boundary476(i64* %fifo_C_drain_C_drain_IO_L1_out_2_12_V_V, float* %fifo_C_drain_PE_12_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4085"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="675" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1185  call fastcc void @PE_wrapper_11_5(i256* %fifo_A_PE_11_5_V_V, i256* %fifo_A_PE_11_6_V_V, i256* %fifo_B_PE_11_5_V_V, i256* %fifo_B_PE_12_5_V_V, float* %fifo_C_drain_PE_11_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3591"/></StgValue>
</operation>

<operation id="676" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1190  call fastcc void @PE_wrapper_12_4(i256* %fifo_A_PE_12_4_V_V, i256* %fifo_A_PE_12_5_V_V, i256* %fifo_B_PE_12_4_V_V, i256* %fifo_B_PE_13_4_V_V, float* %fifo_C_drain_PE_12_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3651"/></StgValue>
</operation>

<operation id="677" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1202  call fastcc void @A_PE_dummy443(i256* %fifo_A_PE_10_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3755"/></StgValue>
</operation>

<operation id="678" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1208  call fastcc void @B_PE_dummy448(i256* %fifo_B_PE_13_3_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3803"/></StgValue>
</operation>

<operation id="679" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1214  call fastcc void @C_drain_IO_L1_out453(i64* %fifo_C_drain_C_drain_IO_L1_out_0_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_9_V_V, float* %fifo_C_drain_PE_9_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3856"/></StgValue>
</operation>

<operation id="680" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1226  call fastcc void @C_drain_IO_L1_out465(i64* %fifo_C_drain_C_drain_IO_L1_out_1_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_10_V_V, float* %fifo_C_drain_PE_10_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3975"/></StgValue>
</operation>

<operation id="681" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1238  call fastcc void @C_drain_IO_L1_out477(i64* %fifo_C_drain_C_drain_IO_L1_out_2_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_11_V_V, float* %fifo_C_drain_PE_11_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4094"/></StgValue>
</operation>

<operation id="682" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1250  call fastcc void @C_drain_IO_L1_out_boundary489(i64* %fifo_C_drain_C_drain_IO_L1_out_3_12_V_V, float* %fifo_C_drain_PE_12_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4214"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="683" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:1185  call fastcc void @PE_wrapper_11_5(i256* %fifo_A_PE_11_5_V_V, i256* %fifo_A_PE_11_6_V_V, i256* %fifo_B_PE_11_5_V_V, i256* %fifo_B_PE_12_5_V_V, float* %fifo_C_drain_PE_11_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3591"/></StgValue>
</operation>

<operation id="684" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1190  call fastcc void @PE_wrapper_12_4(i256* %fifo_A_PE_12_4_V_V, i256* %fifo_A_PE_12_5_V_V, i256* %fifo_B_PE_12_4_V_V, i256* %fifo_B_PE_13_4_V_V, float* %fifo_C_drain_PE_12_4_V)

]]></Node>
<StgValue><ssdm name="call_ln3651"/></StgValue>
</operation>

<operation id="685" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1202  call fastcc void @A_PE_dummy443(i256* %fifo_A_PE_10_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3755"/></StgValue>
</operation>

<operation id="686" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1208  call fastcc void @B_PE_dummy448(i256* %fifo_B_PE_13_3_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3803"/></StgValue>
</operation>

<operation id="687" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1214  call fastcc void @C_drain_IO_L1_out453(i64* %fifo_C_drain_C_drain_IO_L1_out_0_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_9_V_V, float* %fifo_C_drain_PE_9_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3856"/></StgValue>
</operation>

<operation id="688" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1226  call fastcc void @C_drain_IO_L1_out465(i64* %fifo_C_drain_C_drain_IO_L1_out_1_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_10_V_V, float* %fifo_C_drain_PE_10_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3975"/></StgValue>
</operation>

<operation id="689" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1238  call fastcc void @C_drain_IO_L1_out477(i64* %fifo_C_drain_C_drain_IO_L1_out_2_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_11_V_V, float* %fifo_C_drain_PE_11_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4094"/></StgValue>
</operation>

<operation id="690" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1250  call fastcc void @C_drain_IO_L1_out_boundary489(i64* %fifo_C_drain_C_drain_IO_L1_out_3_12_V_V, float* %fifo_C_drain_PE_12_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4214"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="691" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1191  call fastcc void @PE_wrapper_12_5(i256* %fifo_A_PE_12_5_V_V, i256* %fifo_A_PE_12_6_V_V, i256* %fifo_B_PE_12_5_V_V, i256* %fifo_B_PE_13_5_V_V, float* %fifo_C_drain_PE_12_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3663"/></StgValue>
</operation>

<operation id="692" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1203  call fastcc void @A_PE_dummy444(i256* %fifo_A_PE_11_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3763"/></StgValue>
</operation>

<operation id="693" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1209  call fastcc void @B_PE_dummy449(i256* %fifo_B_PE_13_4_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3811"/></StgValue>
</operation>

<operation id="694" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1215  call fastcc void @C_drain_IO_L1_out454(i64* %fifo_C_drain_C_drain_IO_L1_out_0_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_8_V_V, float* %fifo_C_drain_PE_8_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3866"/></StgValue>
</operation>

<operation id="695" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1227  call fastcc void @C_drain_IO_L1_out466(i64* %fifo_C_drain_C_drain_IO_L1_out_1_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_9_V_V, float* %fifo_C_drain_PE_9_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3985"/></StgValue>
</operation>

<operation id="696" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1239  call fastcc void @C_drain_IO_L1_out478(i64* %fifo_C_drain_C_drain_IO_L1_out_2_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_10_V_V, float* %fifo_C_drain_PE_10_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4104"/></StgValue>
</operation>

<operation id="697" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1251  call fastcc void @C_drain_IO_L1_out490(i64* %fifo_C_drain_C_drain_IO_L1_out_3_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_11_V_V, float* %fifo_C_drain_PE_11_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4223"/></StgValue>
</operation>

<operation id="698" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1263  call fastcc void @C_drain_IO_L1_out_boundary502(i64* %fifo_C_drain_C_drain_IO_L1_out_4_12_V_V, float* %fifo_C_drain_PE_12_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4343"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="699" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1191  call fastcc void @PE_wrapper_12_5(i256* %fifo_A_PE_12_5_V_V, i256* %fifo_A_PE_12_6_V_V, i256* %fifo_B_PE_12_5_V_V, i256* %fifo_B_PE_13_5_V_V, float* %fifo_C_drain_PE_12_5_V)

]]></Node>
<StgValue><ssdm name="call_ln3663"/></StgValue>
</operation>

<operation id="700" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1203  call fastcc void @A_PE_dummy444(i256* %fifo_A_PE_11_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3763"/></StgValue>
</operation>

<operation id="701" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1209  call fastcc void @B_PE_dummy449(i256* %fifo_B_PE_13_4_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3811"/></StgValue>
</operation>

<operation id="702" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1215  call fastcc void @C_drain_IO_L1_out454(i64* %fifo_C_drain_C_drain_IO_L1_out_0_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_8_V_V, float* %fifo_C_drain_PE_8_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3866"/></StgValue>
</operation>

<operation id="703" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1227  call fastcc void @C_drain_IO_L1_out466(i64* %fifo_C_drain_C_drain_IO_L1_out_1_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_9_V_V, float* %fifo_C_drain_PE_9_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3985"/></StgValue>
</operation>

<operation id="704" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1239  call fastcc void @C_drain_IO_L1_out478(i64* %fifo_C_drain_C_drain_IO_L1_out_2_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_10_V_V, float* %fifo_C_drain_PE_10_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4104"/></StgValue>
</operation>

<operation id="705" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1251  call fastcc void @C_drain_IO_L1_out490(i64* %fifo_C_drain_C_drain_IO_L1_out_3_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_11_V_V, float* %fifo_C_drain_PE_11_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4223"/></StgValue>
</operation>

<operation id="706" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1263  call fastcc void @C_drain_IO_L1_out_boundary502(i64* %fifo_C_drain_C_drain_IO_L1_out_4_12_V_V, float* %fifo_C_drain_PE_12_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4343"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="707" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1204  call fastcc void @A_PE_dummy(i256* %fifo_A_PE_12_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3771"/></StgValue>
</operation>

<operation id="708" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1210  call fastcc void @B_PE_dummy(i256* %fifo_B_PE_13_5_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3819"/></StgValue>
</operation>

<operation id="709" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1216  call fastcc void @C_drain_IO_L1_out455(i64* %fifo_C_drain_C_drain_IO_L1_out_0_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_7_V_V, float* %fifo_C_drain_PE_7_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3876"/></StgValue>
</operation>

<operation id="710" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1228  call fastcc void @C_drain_IO_L1_out467(i64* %fifo_C_drain_C_drain_IO_L1_out_1_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_8_V_V, float* %fifo_C_drain_PE_8_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3995"/></StgValue>
</operation>

<operation id="711" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1240  call fastcc void @C_drain_IO_L1_out479(i64* %fifo_C_drain_C_drain_IO_L1_out_2_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_9_V_V, float* %fifo_C_drain_PE_9_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4114"/></StgValue>
</operation>

<operation id="712" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1252  call fastcc void @C_drain_IO_L1_out491(i64* %fifo_C_drain_C_drain_IO_L1_out_3_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_10_V_V, float* %fifo_C_drain_PE_10_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4233"/></StgValue>
</operation>

<operation id="713" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1264  call fastcc void @C_drain_IO_L1_out503(i64* %fifo_C_drain_C_drain_IO_L1_out_4_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_11_V_V, float* %fifo_C_drain_PE_11_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4352"/></StgValue>
</operation>

<operation id="714" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1276  call fastcc void @C_drain_IO_L1_out_boundary(i64* %fifo_C_drain_C_drain_IO_L1_out_5_12_V_V, float* %fifo_C_drain_PE_12_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4472"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="715" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1204  call fastcc void @A_PE_dummy(i256* %fifo_A_PE_12_6_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3771"/></StgValue>
</operation>

<operation id="716" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
:1210  call fastcc void @B_PE_dummy(i256* %fifo_B_PE_13_5_V_V)

]]></Node>
<StgValue><ssdm name="call_ln3819"/></StgValue>
</operation>

<operation id="717" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1216  call fastcc void @C_drain_IO_L1_out455(i64* %fifo_C_drain_C_drain_IO_L1_out_0_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_7_V_V, float* %fifo_C_drain_PE_7_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3876"/></StgValue>
</operation>

<operation id="718" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1228  call fastcc void @C_drain_IO_L1_out467(i64* %fifo_C_drain_C_drain_IO_L1_out_1_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_8_V_V, float* %fifo_C_drain_PE_8_1_V)

]]></Node>
<StgValue><ssdm name="call_ln3995"/></StgValue>
</operation>

<operation id="719" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1240  call fastcc void @C_drain_IO_L1_out479(i64* %fifo_C_drain_C_drain_IO_L1_out_2_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_9_V_V, float* %fifo_C_drain_PE_9_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4114"/></StgValue>
</operation>

<operation id="720" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1252  call fastcc void @C_drain_IO_L1_out491(i64* %fifo_C_drain_C_drain_IO_L1_out_3_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_10_V_V, float* %fifo_C_drain_PE_10_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4233"/></StgValue>
</operation>

<operation id="721" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1264  call fastcc void @C_drain_IO_L1_out503(i64* %fifo_C_drain_C_drain_IO_L1_out_4_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_11_V_V, float* %fifo_C_drain_PE_11_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4352"/></StgValue>
</operation>

<operation id="722" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1276  call fastcc void @C_drain_IO_L1_out_boundary(i64* %fifo_C_drain_C_drain_IO_L1_out_5_12_V_V, float* %fifo_C_drain_PE_12_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4472"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="723" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1217  call fastcc void @C_drain_IO_L1_out456(i64* %fifo_C_drain_C_drain_IO_L1_out_0_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_6_V_V, float* %fifo_C_drain_PE_6_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3886"/></StgValue>
</operation>

<operation id="724" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1229  call fastcc void @C_drain_IO_L1_out468(i64* %fifo_C_drain_C_drain_IO_L1_out_1_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_7_V_V, float* %fifo_C_drain_PE_7_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4005"/></StgValue>
</operation>

<operation id="725" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1241  call fastcc void @C_drain_IO_L1_out480(i64* %fifo_C_drain_C_drain_IO_L1_out_2_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_8_V_V, float* %fifo_C_drain_PE_8_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4124"/></StgValue>
</operation>

<operation id="726" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1253  call fastcc void @C_drain_IO_L1_out492(i64* %fifo_C_drain_C_drain_IO_L1_out_3_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_9_V_V, float* %fifo_C_drain_PE_9_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4243"/></StgValue>
</operation>

<operation id="727" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1265  call fastcc void @C_drain_IO_L1_out504(i64* %fifo_C_drain_C_drain_IO_L1_out_4_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_10_V_V, float* %fifo_C_drain_PE_10_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4362"/></StgValue>
</operation>

<operation id="728" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1277  call fastcc void @C_drain_IO_L1_out515(i64* %fifo_C_drain_C_drain_IO_L1_out_5_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_11_V_V, float* %fifo_C_drain_PE_11_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4481"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="729" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1217  call fastcc void @C_drain_IO_L1_out456(i64* %fifo_C_drain_C_drain_IO_L1_out_0_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_6_V_V, float* %fifo_C_drain_PE_6_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3886"/></StgValue>
</operation>

<operation id="730" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1229  call fastcc void @C_drain_IO_L1_out468(i64* %fifo_C_drain_C_drain_IO_L1_out_1_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_7_V_V, float* %fifo_C_drain_PE_7_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4005"/></StgValue>
</operation>

<operation id="731" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1241  call fastcc void @C_drain_IO_L1_out480(i64* %fifo_C_drain_C_drain_IO_L1_out_2_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_8_V_V, float* %fifo_C_drain_PE_8_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4124"/></StgValue>
</operation>

<operation id="732" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1253  call fastcc void @C_drain_IO_L1_out492(i64* %fifo_C_drain_C_drain_IO_L1_out_3_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_9_V_V, float* %fifo_C_drain_PE_9_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4243"/></StgValue>
</operation>

<operation id="733" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1265  call fastcc void @C_drain_IO_L1_out504(i64* %fifo_C_drain_C_drain_IO_L1_out_4_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_10_V_V, float* %fifo_C_drain_PE_10_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4362"/></StgValue>
</operation>

<operation id="734" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1277  call fastcc void @C_drain_IO_L1_out515(i64* %fifo_C_drain_C_drain_IO_L1_out_5_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_11_V_V, float* %fifo_C_drain_PE_11_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4481"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="735" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1218  call fastcc void @C_drain_IO_L1_out457(i64* %fifo_C_drain_C_drain_IO_L1_out_0_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_5_V_V, float* %fifo_C_drain_PE_5_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3896"/></StgValue>
</operation>

<operation id="736" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1230  call fastcc void @C_drain_IO_L1_out469(i64* %fifo_C_drain_C_drain_IO_L1_out_1_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_6_V_V, float* %fifo_C_drain_PE_6_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4015"/></StgValue>
</operation>

<operation id="737" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1242  call fastcc void @C_drain_IO_L1_out481(i64* %fifo_C_drain_C_drain_IO_L1_out_2_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_7_V_V, float* %fifo_C_drain_PE_7_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4134"/></StgValue>
</operation>

<operation id="738" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1254  call fastcc void @C_drain_IO_L1_out493(i64* %fifo_C_drain_C_drain_IO_L1_out_3_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_8_V_V, float* %fifo_C_drain_PE_8_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4253"/></StgValue>
</operation>

<operation id="739" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1266  call fastcc void @C_drain_IO_L1_out505(i64* %fifo_C_drain_C_drain_IO_L1_out_4_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_9_V_V, float* %fifo_C_drain_PE_9_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4372"/></StgValue>
</operation>

<operation id="740" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1278  call fastcc void @C_drain_IO_L1_out516(i64* %fifo_C_drain_C_drain_IO_L1_out_5_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_10_V_V, float* %fifo_C_drain_PE_10_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4491"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="741" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1218  call fastcc void @C_drain_IO_L1_out457(i64* %fifo_C_drain_C_drain_IO_L1_out_0_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_5_V_V, float* %fifo_C_drain_PE_5_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3896"/></StgValue>
</operation>

<operation id="742" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1230  call fastcc void @C_drain_IO_L1_out469(i64* %fifo_C_drain_C_drain_IO_L1_out_1_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_6_V_V, float* %fifo_C_drain_PE_6_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4015"/></StgValue>
</operation>

<operation id="743" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1242  call fastcc void @C_drain_IO_L1_out481(i64* %fifo_C_drain_C_drain_IO_L1_out_2_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_7_V_V, float* %fifo_C_drain_PE_7_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4134"/></StgValue>
</operation>

<operation id="744" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1254  call fastcc void @C_drain_IO_L1_out493(i64* %fifo_C_drain_C_drain_IO_L1_out_3_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_8_V_V, float* %fifo_C_drain_PE_8_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4253"/></StgValue>
</operation>

<operation id="745" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1266  call fastcc void @C_drain_IO_L1_out505(i64* %fifo_C_drain_C_drain_IO_L1_out_4_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_9_V_V, float* %fifo_C_drain_PE_9_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4372"/></StgValue>
</operation>

<operation id="746" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1278  call fastcc void @C_drain_IO_L1_out516(i64* %fifo_C_drain_C_drain_IO_L1_out_5_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_10_V_V, float* %fifo_C_drain_PE_10_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4491"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="747" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1219  call fastcc void @C_drain_IO_L1_out458(i64* %fifo_C_drain_C_drain_IO_L1_out_0_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_4_V_V, float* %fifo_C_drain_PE_4_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3906"/></StgValue>
</operation>

<operation id="748" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1231  call fastcc void @C_drain_IO_L1_out470(i64* %fifo_C_drain_C_drain_IO_L1_out_1_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_5_V_V, float* %fifo_C_drain_PE_5_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4025"/></StgValue>
</operation>

<operation id="749" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1243  call fastcc void @C_drain_IO_L1_out482(i64* %fifo_C_drain_C_drain_IO_L1_out_2_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_6_V_V, float* %fifo_C_drain_PE_6_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4144"/></StgValue>
</operation>

<operation id="750" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1255  call fastcc void @C_drain_IO_L1_out494(i64* %fifo_C_drain_C_drain_IO_L1_out_3_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_7_V_V, float* %fifo_C_drain_PE_7_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4263"/></StgValue>
</operation>

<operation id="751" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1267  call fastcc void @C_drain_IO_L1_out506(i64* %fifo_C_drain_C_drain_IO_L1_out_4_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_8_V_V, float* %fifo_C_drain_PE_8_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4382"/></StgValue>
</operation>

<operation id="752" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1279  call fastcc void @C_drain_IO_L1_out517(i64* %fifo_C_drain_C_drain_IO_L1_out_5_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_9_V_V, float* %fifo_C_drain_PE_9_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4501"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="753" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1219  call fastcc void @C_drain_IO_L1_out458(i64* %fifo_C_drain_C_drain_IO_L1_out_0_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_4_V_V, float* %fifo_C_drain_PE_4_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3906"/></StgValue>
</operation>

<operation id="754" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1231  call fastcc void @C_drain_IO_L1_out470(i64* %fifo_C_drain_C_drain_IO_L1_out_1_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_5_V_V, float* %fifo_C_drain_PE_5_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4025"/></StgValue>
</operation>

<operation id="755" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1243  call fastcc void @C_drain_IO_L1_out482(i64* %fifo_C_drain_C_drain_IO_L1_out_2_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_6_V_V, float* %fifo_C_drain_PE_6_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4144"/></StgValue>
</operation>

<operation id="756" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1255  call fastcc void @C_drain_IO_L1_out494(i64* %fifo_C_drain_C_drain_IO_L1_out_3_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_7_V_V, float* %fifo_C_drain_PE_7_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4263"/></StgValue>
</operation>

<operation id="757" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1267  call fastcc void @C_drain_IO_L1_out506(i64* %fifo_C_drain_C_drain_IO_L1_out_4_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_8_V_V, float* %fifo_C_drain_PE_8_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4382"/></StgValue>
</operation>

<operation id="758" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1279  call fastcc void @C_drain_IO_L1_out517(i64* %fifo_C_drain_C_drain_IO_L1_out_5_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_9_V_V, float* %fifo_C_drain_PE_9_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4501"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="759" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1220  call fastcc void @C_drain_IO_L1_out459(i64* %fifo_C_drain_C_drain_IO_L1_out_0_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_3_V_V, float* %fifo_C_drain_PE_3_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3916"/></StgValue>
</operation>

<operation id="760" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1232  call fastcc void @C_drain_IO_L1_out471(i64* %fifo_C_drain_C_drain_IO_L1_out_1_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_4_V_V, float* %fifo_C_drain_PE_4_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4035"/></StgValue>
</operation>

<operation id="761" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1244  call fastcc void @C_drain_IO_L1_out483(i64* %fifo_C_drain_C_drain_IO_L1_out_2_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_5_V_V, float* %fifo_C_drain_PE_5_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4154"/></StgValue>
</operation>

<operation id="762" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1256  call fastcc void @C_drain_IO_L1_out495(i64* %fifo_C_drain_C_drain_IO_L1_out_3_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_6_V_V, float* %fifo_C_drain_PE_6_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4273"/></StgValue>
</operation>

<operation id="763" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1268  call fastcc void @C_drain_IO_L1_out507(i64* %fifo_C_drain_C_drain_IO_L1_out_4_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_7_V_V, float* %fifo_C_drain_PE_7_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4392"/></StgValue>
</operation>

<operation id="764" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1280  call fastcc void @C_drain_IO_L1_out518(i64* %fifo_C_drain_C_drain_IO_L1_out_5_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_8_V_V, float* %fifo_C_drain_PE_8_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4511"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="765" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1220  call fastcc void @C_drain_IO_L1_out459(i64* %fifo_C_drain_C_drain_IO_L1_out_0_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_3_V_V, float* %fifo_C_drain_PE_3_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3916"/></StgValue>
</operation>

<operation id="766" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1232  call fastcc void @C_drain_IO_L1_out471(i64* %fifo_C_drain_C_drain_IO_L1_out_1_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_4_V_V, float* %fifo_C_drain_PE_4_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4035"/></StgValue>
</operation>

<operation id="767" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1244  call fastcc void @C_drain_IO_L1_out483(i64* %fifo_C_drain_C_drain_IO_L1_out_2_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_5_V_V, float* %fifo_C_drain_PE_5_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4154"/></StgValue>
</operation>

<operation id="768" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1256  call fastcc void @C_drain_IO_L1_out495(i64* %fifo_C_drain_C_drain_IO_L1_out_3_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_6_V_V, float* %fifo_C_drain_PE_6_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4273"/></StgValue>
</operation>

<operation id="769" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1268  call fastcc void @C_drain_IO_L1_out507(i64* %fifo_C_drain_C_drain_IO_L1_out_4_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_7_V_V, float* %fifo_C_drain_PE_7_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4392"/></StgValue>
</operation>

<operation id="770" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1280  call fastcc void @C_drain_IO_L1_out518(i64* %fifo_C_drain_C_drain_IO_L1_out_5_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_8_V_V, float* %fifo_C_drain_PE_8_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4511"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="771" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1221  call fastcc void @C_drain_IO_L1_out460(i64* %fifo_C_drain_C_drain_IO_L1_out_0_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_2_V_V, float* %fifo_C_drain_PE_2_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3926"/></StgValue>
</operation>

<operation id="772" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1233  call fastcc void @C_drain_IO_L1_out472(i64* %fifo_C_drain_C_drain_IO_L1_out_1_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_3_V_V, float* %fifo_C_drain_PE_3_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4045"/></StgValue>
</operation>

<operation id="773" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1245  call fastcc void @C_drain_IO_L1_out484(i64* %fifo_C_drain_C_drain_IO_L1_out_2_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_4_V_V, float* %fifo_C_drain_PE_4_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4164"/></StgValue>
</operation>

<operation id="774" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1257  call fastcc void @C_drain_IO_L1_out496(i64* %fifo_C_drain_C_drain_IO_L1_out_3_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_5_V_V, float* %fifo_C_drain_PE_5_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4283"/></StgValue>
</operation>

<operation id="775" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1269  call fastcc void @C_drain_IO_L1_out508(i64* %fifo_C_drain_C_drain_IO_L1_out_4_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_6_V_V, float* %fifo_C_drain_PE_6_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4402"/></StgValue>
</operation>

<operation id="776" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1281  call fastcc void @C_drain_IO_L1_out519(i64* %fifo_C_drain_C_drain_IO_L1_out_5_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_7_V_V, float* %fifo_C_drain_PE_7_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4521"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="777" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1221  call fastcc void @C_drain_IO_L1_out460(i64* %fifo_C_drain_C_drain_IO_L1_out_0_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_2_V_V, float* %fifo_C_drain_PE_2_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3926"/></StgValue>
</operation>

<operation id="778" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1233  call fastcc void @C_drain_IO_L1_out472(i64* %fifo_C_drain_C_drain_IO_L1_out_1_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_3_V_V, float* %fifo_C_drain_PE_3_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4045"/></StgValue>
</operation>

<operation id="779" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1245  call fastcc void @C_drain_IO_L1_out484(i64* %fifo_C_drain_C_drain_IO_L1_out_2_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_4_V_V, float* %fifo_C_drain_PE_4_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4164"/></StgValue>
</operation>

<operation id="780" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1257  call fastcc void @C_drain_IO_L1_out496(i64* %fifo_C_drain_C_drain_IO_L1_out_3_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_5_V_V, float* %fifo_C_drain_PE_5_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4283"/></StgValue>
</operation>

<operation id="781" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1269  call fastcc void @C_drain_IO_L1_out508(i64* %fifo_C_drain_C_drain_IO_L1_out_4_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_6_V_V, float* %fifo_C_drain_PE_6_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4402"/></StgValue>
</operation>

<operation id="782" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1281  call fastcc void @C_drain_IO_L1_out519(i64* %fifo_C_drain_C_drain_IO_L1_out_5_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_7_V_V, float* %fifo_C_drain_PE_7_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4521"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="783" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1222  call fastcc void @C_drain_IO_L1_out461(i64* %fifo_C_drain_C_drain_IO_L1_out_0_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V, float* %fifo_C_drain_PE_1_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3936"/></StgValue>
</operation>

<operation id="784" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1234  call fastcc void @C_drain_IO_L1_out473(i64* %fifo_C_drain_C_drain_IO_L1_out_1_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_2_V_V, float* %fifo_C_drain_PE_2_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4055"/></StgValue>
</operation>

<operation id="785" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1246  call fastcc void @C_drain_IO_L1_out485(i64* %fifo_C_drain_C_drain_IO_L1_out_2_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_3_V_V, float* %fifo_C_drain_PE_3_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4174"/></StgValue>
</operation>

<operation id="786" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1258  call fastcc void @C_drain_IO_L1_out497(i64* %fifo_C_drain_C_drain_IO_L1_out_3_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_4_V_V, float* %fifo_C_drain_PE_4_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4293"/></StgValue>
</operation>

<operation id="787" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1270  call fastcc void @C_drain_IO_L1_out509(i64* %fifo_C_drain_C_drain_IO_L1_out_4_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_5_V_V, float* %fifo_C_drain_PE_5_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4412"/></StgValue>
</operation>

<operation id="788" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1282  call fastcc void @C_drain_IO_L1_out520(i64* %fifo_C_drain_C_drain_IO_L1_out_5_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_6_V_V, float* %fifo_C_drain_PE_6_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4531"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="789" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1222  call fastcc void @C_drain_IO_L1_out461(i64* %fifo_C_drain_C_drain_IO_L1_out_0_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V, float* %fifo_C_drain_PE_1_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3936"/></StgValue>
</operation>

<operation id="790" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1234  call fastcc void @C_drain_IO_L1_out473(i64* %fifo_C_drain_C_drain_IO_L1_out_1_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_2_V_V, float* %fifo_C_drain_PE_2_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4055"/></StgValue>
</operation>

<operation id="791" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1246  call fastcc void @C_drain_IO_L1_out485(i64* %fifo_C_drain_C_drain_IO_L1_out_2_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_3_V_V, float* %fifo_C_drain_PE_3_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4174"/></StgValue>
</operation>

<operation id="792" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1258  call fastcc void @C_drain_IO_L1_out497(i64* %fifo_C_drain_C_drain_IO_L1_out_3_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_4_V_V, float* %fifo_C_drain_PE_4_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4293"/></StgValue>
</operation>

<operation id="793" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1270  call fastcc void @C_drain_IO_L1_out509(i64* %fifo_C_drain_C_drain_IO_L1_out_4_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_5_V_V, float* %fifo_C_drain_PE_5_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4412"/></StgValue>
</operation>

<operation id="794" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1282  call fastcc void @C_drain_IO_L1_out520(i64* %fifo_C_drain_C_drain_IO_L1_out_5_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_6_V_V, float* %fifo_C_drain_PE_6_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4531"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="795" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1223  call fastcc void @C_drain_IO_L1_out462(i64* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V, float* %fifo_C_drain_PE_0_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3946"/></StgValue>
</operation>

<operation id="796" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1235  call fastcc void @C_drain_IO_L1_out474(i64* %fifo_C_drain_C_drain_IO_L1_out_1_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V, float* %fifo_C_drain_PE_1_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4065"/></StgValue>
</operation>

<operation id="797" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1247  call fastcc void @C_drain_IO_L1_out486(i64* %fifo_C_drain_C_drain_IO_L1_out_2_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_2_V_V, float* %fifo_C_drain_PE_2_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4184"/></StgValue>
</operation>

<operation id="798" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1259  call fastcc void @C_drain_IO_L1_out498(i64* %fifo_C_drain_C_drain_IO_L1_out_3_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_3_V_V, float* %fifo_C_drain_PE_3_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4303"/></StgValue>
</operation>

<operation id="799" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1271  call fastcc void @C_drain_IO_L1_out510(i64* %fifo_C_drain_C_drain_IO_L1_out_4_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_4_V_V, float* %fifo_C_drain_PE_4_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4422"/></StgValue>
</operation>

<operation id="800" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1283  call fastcc void @C_drain_IO_L1_out521(i64* %fifo_C_drain_C_drain_IO_L1_out_5_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_5_V_V, float* %fifo_C_drain_PE_5_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4541"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="801" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1223  call fastcc void @C_drain_IO_L1_out462(i64* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V, float* %fifo_C_drain_PE_0_0_V)

]]></Node>
<StgValue><ssdm name="call_ln3946"/></StgValue>
</operation>

<operation id="802" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1235  call fastcc void @C_drain_IO_L1_out474(i64* %fifo_C_drain_C_drain_IO_L1_out_1_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V, float* %fifo_C_drain_PE_1_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4065"/></StgValue>
</operation>

<operation id="803" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1247  call fastcc void @C_drain_IO_L1_out486(i64* %fifo_C_drain_C_drain_IO_L1_out_2_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_2_V_V, float* %fifo_C_drain_PE_2_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4184"/></StgValue>
</operation>

<operation id="804" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1259  call fastcc void @C_drain_IO_L1_out498(i64* %fifo_C_drain_C_drain_IO_L1_out_3_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_3_V_V, float* %fifo_C_drain_PE_3_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4303"/></StgValue>
</operation>

<operation id="805" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1271  call fastcc void @C_drain_IO_L1_out510(i64* %fifo_C_drain_C_drain_IO_L1_out_4_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_4_V_V, float* %fifo_C_drain_PE_4_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4422"/></StgValue>
</operation>

<operation id="806" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1283  call fastcc void @C_drain_IO_L1_out521(i64* %fifo_C_drain_C_drain_IO_L1_out_5_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_5_V_V, float* %fifo_C_drain_PE_5_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4541"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="807" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1236  call fastcc void @C_drain_IO_L1_out475(i64* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V, float* %fifo_C_drain_PE_0_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4075"/></StgValue>
</operation>

<operation id="808" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1248  call fastcc void @C_drain_IO_L1_out487(i64* %fifo_C_drain_C_drain_IO_L1_out_2_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_1_V_V, float* %fifo_C_drain_PE_1_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4194"/></StgValue>
</operation>

<operation id="809" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1260  call fastcc void @C_drain_IO_L1_out499(i64* %fifo_C_drain_C_drain_IO_L1_out_3_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_2_V_V, float* %fifo_C_drain_PE_2_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4313"/></StgValue>
</operation>

<operation id="810" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1272  call fastcc void @C_drain_IO_L1_out511(i64* %fifo_C_drain_C_drain_IO_L1_out_4_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_3_V_V, float* %fifo_C_drain_PE_3_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4432"/></StgValue>
</operation>

<operation id="811" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1284  call fastcc void @C_drain_IO_L1_out522(i64* %fifo_C_drain_C_drain_IO_L1_out_5_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_4_V_V, float* %fifo_C_drain_PE_4_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4551"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="812" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1236  call fastcc void @C_drain_IO_L1_out475(i64* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V, float* %fifo_C_drain_PE_0_1_V)

]]></Node>
<StgValue><ssdm name="call_ln4075"/></StgValue>
</operation>

<operation id="813" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1248  call fastcc void @C_drain_IO_L1_out487(i64* %fifo_C_drain_C_drain_IO_L1_out_2_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_1_V_V, float* %fifo_C_drain_PE_1_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4194"/></StgValue>
</operation>

<operation id="814" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1260  call fastcc void @C_drain_IO_L1_out499(i64* %fifo_C_drain_C_drain_IO_L1_out_3_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_2_V_V, float* %fifo_C_drain_PE_2_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4313"/></StgValue>
</operation>

<operation id="815" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1272  call fastcc void @C_drain_IO_L1_out511(i64* %fifo_C_drain_C_drain_IO_L1_out_4_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_3_V_V, float* %fifo_C_drain_PE_3_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4432"/></StgValue>
</operation>

<operation id="816" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1284  call fastcc void @C_drain_IO_L1_out522(i64* %fifo_C_drain_C_drain_IO_L1_out_5_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_4_V_V, float* %fifo_C_drain_PE_4_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4551"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="817" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1249  call fastcc void @C_drain_IO_L1_out488(i64* %fifo_C_drain_C_drain_IO_L1_out_2_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_0_V_V, float* %fifo_C_drain_PE_0_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4204"/></StgValue>
</operation>

<operation id="818" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1261  call fastcc void @C_drain_IO_L1_out500(i64* %fifo_C_drain_C_drain_IO_L1_out_3_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_1_V_V, float* %fifo_C_drain_PE_1_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4323"/></StgValue>
</operation>

<operation id="819" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1273  call fastcc void @C_drain_IO_L1_out512(i64* %fifo_C_drain_C_drain_IO_L1_out_4_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_2_V_V, float* %fifo_C_drain_PE_2_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4442"/></StgValue>
</operation>

<operation id="820" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1285  call fastcc void @C_drain_IO_L1_out523(i64* %fifo_C_drain_C_drain_IO_L1_out_5_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_3_V_V, float* %fifo_C_drain_PE_3_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4561"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="821" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1249  call fastcc void @C_drain_IO_L1_out488(i64* %fifo_C_drain_C_drain_IO_L1_out_2_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_0_V_V, float* %fifo_C_drain_PE_0_2_V)

]]></Node>
<StgValue><ssdm name="call_ln4204"/></StgValue>
</operation>

<operation id="822" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1261  call fastcc void @C_drain_IO_L1_out500(i64* %fifo_C_drain_C_drain_IO_L1_out_3_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_1_V_V, float* %fifo_C_drain_PE_1_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4323"/></StgValue>
</operation>

<operation id="823" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1273  call fastcc void @C_drain_IO_L1_out512(i64* %fifo_C_drain_C_drain_IO_L1_out_4_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_2_V_V, float* %fifo_C_drain_PE_2_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4442"/></StgValue>
</operation>

<operation id="824" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1285  call fastcc void @C_drain_IO_L1_out523(i64* %fifo_C_drain_C_drain_IO_L1_out_5_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_3_V_V, float* %fifo_C_drain_PE_3_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4561"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="825" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1262  call fastcc void @C_drain_IO_L1_out501(i64* %fifo_C_drain_C_drain_IO_L1_out_3_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_0_V_V, float* %fifo_C_drain_PE_0_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4333"/></StgValue>
</operation>

<operation id="826" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1274  call fastcc void @C_drain_IO_L1_out513(i64* %fifo_C_drain_C_drain_IO_L1_out_4_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_1_V_V, float* %fifo_C_drain_PE_1_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4452"/></StgValue>
</operation>

<operation id="827" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1286  call fastcc void @C_drain_IO_L1_out524(i64* %fifo_C_drain_C_drain_IO_L1_out_5_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_2_V_V, float* %fifo_C_drain_PE_2_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4571"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="828" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1262  call fastcc void @C_drain_IO_L1_out501(i64* %fifo_C_drain_C_drain_IO_L1_out_3_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_0_V_V, float* %fifo_C_drain_PE_0_3_V)

]]></Node>
<StgValue><ssdm name="call_ln4333"/></StgValue>
</operation>

<operation id="829" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1274  call fastcc void @C_drain_IO_L1_out513(i64* %fifo_C_drain_C_drain_IO_L1_out_4_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_1_V_V, float* %fifo_C_drain_PE_1_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4452"/></StgValue>
</operation>

<operation id="830" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1286  call fastcc void @C_drain_IO_L1_out524(i64* %fifo_C_drain_C_drain_IO_L1_out_5_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_2_V_V, float* %fifo_C_drain_PE_2_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4571"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="831" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1275  call fastcc void @C_drain_IO_L1_out514(i64* %fifo_C_drain_C_drain_IO_L1_out_4_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_0_V_V, float* %fifo_C_drain_PE_0_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4462"/></StgValue>
</operation>

<operation id="832" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1287  call fastcc void @C_drain_IO_L1_out525(i64* %fifo_C_drain_C_drain_IO_L1_out_5_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_1_V_V, float* %fifo_C_drain_PE_1_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4581"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="833" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1275  call fastcc void @C_drain_IO_L1_out514(i64* %fifo_C_drain_C_drain_IO_L1_out_4_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_0_V_V, float* %fifo_C_drain_PE_0_4_V)

]]></Node>
<StgValue><ssdm name="call_ln4462"/></StgValue>
</operation>

<operation id="834" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1287  call fastcc void @C_drain_IO_L1_out525(i64* %fifo_C_drain_C_drain_IO_L1_out_5_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_1_V_V, float* %fifo_C_drain_PE_1_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4581"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="835" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1288  call fastcc void @C_drain_IO_L1_out526(i64* %fifo_C_drain_C_drain_IO_L1_out_5_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_0_V_V, float* %fifo_C_drain_PE_0_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4591"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="836" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1288  call fastcc void @C_drain_IO_L1_out526(i64* %fifo_C_drain_C_drain_IO_L1_out_5_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_0_V_V, float* %fifo_C_drain_PE_0_5_V)

]]></Node>
<StgValue><ssdm name="call_ln4591"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="837" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1289  call fastcc void @C_drain_IO_L2_out_boundary(i64* %fifo_C_drain_C_drain_IO_L2_out_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln4601"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="838" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1289  call fastcc void @C_drain_IO_L2_out_boundary(i64* %fifo_C_drain_C_drain_IO_L2_out_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln4601"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="839" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1290  call fastcc void @C_drain_IO_L2_out527(i64* %fifo_C_drain_C_drain_IO_L2_out_5_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln4609"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="840" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1290  call fastcc void @C_drain_IO_L2_out527(i64* %fifo_C_drain_C_drain_IO_L2_out_5_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln4609"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="841" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1291  call fastcc void @C_drain_IO_L2_out528(i64* %fifo_C_drain_C_drain_IO_L2_out_4_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln4618"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="842" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1291  call fastcc void @C_drain_IO_L2_out528(i64* %fifo_C_drain_C_drain_IO_L2_out_4_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln4618"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="843" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1292  call fastcc void @C_drain_IO_L2_out529(i64* %fifo_C_drain_C_drain_IO_L2_out_3_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln4627"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="844" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1292  call fastcc void @C_drain_IO_L2_out529(i64* %fifo_C_drain_C_drain_IO_L2_out_3_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln4627"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="845" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1293  call fastcc void @C_drain_IO_L2_out530(i64* %fifo_C_drain_C_drain_IO_L2_out_2_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln4636"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="846" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1293  call fastcc void @C_drain_IO_L2_out530(i64* %fifo_C_drain_C_drain_IO_L2_out_2_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln4636"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="847" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1294  call fastcc void @C_drain_IO_L2_out531(i64* %fifo_C_drain_C_drain_IO_L2_out_1_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_0_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln4645"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="848" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1294  call fastcc void @C_drain_IO_L2_out531(i64* %fifo_C_drain_C_drain_IO_L2_out_1_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_0_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln4645"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="849" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="0">
<![CDATA[
:1295  call fastcc void @C_drain_IO_L3_out(i512* %gmem_C, i64* nocapture %C_V_c, i64* %fifo_C_drain_C_drain_IO_L2_out_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln4654"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="850" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem_C), !map !264

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="851" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem_B), !map !270

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="852" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem_A), !map !276

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="853" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln1820"/></StgValue>
</operation>

<operation id="854" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel3_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="855" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:12  %empty = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_A_A_IO_L2_in_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_A_IO_L2_in_0_V_V, i256* %fifo_A_A_IO_L2_in_0_V_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="856" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_A_IO_L2_in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="857" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:15  %empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_A_A_IO_L2_in_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_A_IO_L2_in_1_V_V, i256* %fifo_A_A_IO_L2_in_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="858" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_A_IO_L2_in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="859" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:18  %empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_A_A_IO_L2_in_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_A_IO_L2_in_2_V_V, i256* %fifo_A_A_IO_L2_in_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="860" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_A_IO_L2_in_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="861" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:21  %empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_A_A_IO_L2_in_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_A_IO_L2_in_3_V_V, i256* %fifo_A_A_IO_L2_in_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="862" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_A_IO_L2_in_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="863" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:24  %empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_A_A_IO_L2_in_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_A_IO_L2_in_4_V_V, i256* %fifo_A_A_IO_L2_in_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="864" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_A_IO_L2_in_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="865" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:27  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_A_A_IO_L2_in_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_A_IO_L2_in_5_V_V, i256* %fifo_A_A_IO_L2_in_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="866" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_A_IO_L2_in_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="867" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:30  %empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_A_A_IO_L2_in_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_A_IO_L2_in_6_V_V, i256* %fifo_A_A_IO_L2_in_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="868" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_A_IO_L2_in_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="869" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:33  %empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_A_A_IO_L2_in_7_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_A_IO_L2_in_7_V_V, i256* %fifo_A_A_IO_L2_in_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="870" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_A_IO_L2_in_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="871" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:36  %empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_A_A_IO_L2_in_8_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_A_IO_L2_in_8_V_V, i256* %fifo_A_A_IO_L2_in_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="872" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_A_IO_L2_in_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="873" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:39  %empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_A_A_IO_L2_in_9_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_A_IO_L2_in_9_V_V, i256* %fifo_A_A_IO_L2_in_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="874" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_A_IO_L2_in_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="875" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:42  %empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @fifo_A_A_IO_L2_in_10_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_A_IO_L2_in_10_V_V, i256* %fifo_A_A_IO_L2_in_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="876" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_A_IO_L2_in_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="877" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:45  %empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @fifo_A_A_IO_L2_in_11_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_A_IO_L2_in_11_V_V, i256* %fifo_A_A_IO_L2_in_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="878" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_A_IO_L2_in_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="879" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:48  %empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @fifo_A_A_IO_L2_in_12_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_A_IO_L2_in_12_V_V, i256* %fifo_A_A_IO_L2_in_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="880" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_A_IO_L2_in_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="881" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:51  %empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_B_B_IO_L2_in_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_B_IO_L2_in_0_V_V, i256* %fifo_B_B_IO_L2_in_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="882" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_B_IO_L2_in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="883" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:54  %empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_B_B_IO_L2_in_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_B_IO_L2_in_1_V_V, i256* %fifo_B_B_IO_L2_in_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="884" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_B_IO_L2_in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="885" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:57  %empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_B_B_IO_L2_in_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_B_IO_L2_in_2_V_V, i256* %fifo_B_B_IO_L2_in_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="886" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_B_IO_L2_in_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="887" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:60  %empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_B_B_IO_L2_in_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_B_IO_L2_in_3_V_V, i256* %fifo_B_B_IO_L2_in_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="888" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_B_IO_L2_in_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="889" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:63  %empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_B_B_IO_L2_in_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_B_IO_L2_in_4_V_V, i256* %fifo_B_B_IO_L2_in_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="890" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_B_IO_L2_in_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="891" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:66  %empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_B_B_IO_L2_in_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_B_IO_L2_in_5_V_V, i256* %fifo_B_B_IO_L2_in_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="892" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:67  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_B_IO_L2_in_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="893" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:69  %empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_0_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_0_0_V_V, i256* %fifo_A_PE_0_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="894" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:70  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_0_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="895" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:72  %empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_0_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_0_1_V_V, i256* %fifo_A_PE_0_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="896" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:73  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="897" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:75  %empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_0_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_0_2_V_V, i256* %fifo_A_PE_0_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="898" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:76  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_0_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="899" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:78  %empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_0_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_0_3_V_V, i256* %fifo_A_PE_0_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="900" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:79  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_0_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="901" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:81  %empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_0_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_0_4_V_V, i256* %fifo_A_PE_0_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="902" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:82  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_0_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="903" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:84  %empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_0_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_0_5_V_V, i256* %fifo_A_PE_0_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="904" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:85  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_0_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="905" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:87  %empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_0_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_0_6_V_V, i256* %fifo_A_PE_0_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="906" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:88  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_0_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="907" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:90  %empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_1_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_1_0_V_V, i256* %fifo_A_PE_1_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="908" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:91  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_1_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="909" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:93  %empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_1_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_1_1_V_V, i256* %fifo_A_PE_1_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="910" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:94  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_1_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="911" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:96  %empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_1_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_1_2_V_V, i256* %fifo_A_PE_1_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="912" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:97  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_1_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="913" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:99  %empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_1_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_1_3_V_V, i256* %fifo_A_PE_1_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="914" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:100  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_1_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="915" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:102  %empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_1_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_1_4_V_V, i256* %fifo_A_PE_1_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="916" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:103  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_1_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="917" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:105  %empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_1_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_1_5_V_V, i256* %fifo_A_PE_1_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="918" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:106  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_1_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="919" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:108  %empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_1_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_1_6_V_V, i256* %fifo_A_PE_1_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="920" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:109  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_1_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="921" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:111  %empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_2_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_2_0_V_V, i256* %fifo_A_PE_2_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="922" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:112  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_2_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="923" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:114  %empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_2_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_2_1_V_V, i256* %fifo_A_PE_2_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="924" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:115  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_2_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="925" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:117  %empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_2_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_2_2_V_V, i256* %fifo_A_PE_2_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="926" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:118  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_2_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="927" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:120  %empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_2_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_2_3_V_V, i256* %fifo_A_PE_2_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="928" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:121  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_2_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="929" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:123  %empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_2_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_2_4_V_V, i256* %fifo_A_PE_2_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="930" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:124  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_2_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="931" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:126  %empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_2_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_2_5_V_V, i256* %fifo_A_PE_2_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="932" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:127  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_2_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="933" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:129  %empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_2_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_2_6_V_V, i256* %fifo_A_PE_2_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="934" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:130  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_2_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="935" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:132  %empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_3_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_3_0_V_V, i256* %fifo_A_PE_3_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="936" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:133  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_3_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="937" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:135  %empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_3_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_3_1_V_V, i256* %fifo_A_PE_3_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="938" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:136  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_3_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="939" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:138  %empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_3_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_3_2_V_V, i256* %fifo_A_PE_3_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="940" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:139  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_3_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="941" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:141  %empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_3_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_3_3_V_V, i256* %fifo_A_PE_3_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="942" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:142  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_3_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="943" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:144  %empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_3_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_3_4_V_V, i256* %fifo_A_PE_3_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="944" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:145  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_3_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="945" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:147  %empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_3_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_3_5_V_V, i256* %fifo_A_PE_3_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="946" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:148  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_3_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="947" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:150  %empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_3_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_3_6_V_V, i256* %fifo_A_PE_3_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="948" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:151  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_3_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="949" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:153  %empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_4_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_4_0_V_V, i256* %fifo_A_PE_4_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="950" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:154  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_4_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="951" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:156  %empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_4_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_4_1_V_V, i256* %fifo_A_PE_4_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="952" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:157  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_4_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="953" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:159  %empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_4_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_4_2_V_V, i256* %fifo_A_PE_4_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="954" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:160  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_4_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="955" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:162  %empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_4_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_4_3_V_V, i256* %fifo_A_PE_4_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="956" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:163  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_4_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="957" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:165  %empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_4_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_4_4_V_V, i256* %fifo_A_PE_4_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="958" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:166  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_4_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="959" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:168  %empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_4_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_4_5_V_V, i256* %fifo_A_PE_4_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="960" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:169  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_4_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="961" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:171  %empty_66 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_4_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_4_6_V_V, i256* %fifo_A_PE_4_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="962" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:172  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_4_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="963" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:174  %empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_5_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_5_0_V_V, i256* %fifo_A_PE_5_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="964" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:175  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_5_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="965" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:177  %empty_68 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_5_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_5_1_V_V, i256* %fifo_A_PE_5_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="966" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:178  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_5_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="967" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:180  %empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_5_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_5_2_V_V, i256* %fifo_A_PE_5_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="968" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:181  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_5_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="969" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:183  %empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_5_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_5_3_V_V, i256* %fifo_A_PE_5_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="970" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:184  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_5_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="971" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:186  %empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_5_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_5_4_V_V, i256* %fifo_A_PE_5_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="972" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:187  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_5_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="973" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:189  %empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_5_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_5_5_V_V, i256* %fifo_A_PE_5_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="974" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:190  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_5_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="975" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:192  %empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_5_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_5_6_V_V, i256* %fifo_A_PE_5_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="976" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:193  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_5_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="977" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:195  %empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_6_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_6_0_V_V, i256* %fifo_A_PE_6_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="978" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:196  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_6_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="979" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:198  %empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_6_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_6_1_V_V, i256* %fifo_A_PE_6_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="980" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:199  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_6_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="981" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:201  %empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_6_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_6_2_V_V, i256* %fifo_A_PE_6_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="982" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:202  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_6_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="983" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:204  %empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_6_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_6_3_V_V, i256* %fifo_A_PE_6_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="984" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:205  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_6_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="985" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:207  %empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_6_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_6_4_V_V, i256* %fifo_A_PE_6_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="986" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:208  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_6_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="987" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:210  %empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_6_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_6_5_V_V, i256* %fifo_A_PE_6_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="988" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:211  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_6_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="989" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:213  %empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_6_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_6_6_V_V, i256* %fifo_A_PE_6_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="990" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:214  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_6_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="991" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:216  %empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_7_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_7_0_V_V, i256* %fifo_A_PE_7_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="992" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:217  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_7_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="993" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:219  %empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_7_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_7_1_V_V, i256* %fifo_A_PE_7_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="994" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:220  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_7_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="995" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:222  %empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_7_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_7_2_V_V, i256* %fifo_A_PE_7_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="996" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:223  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_7_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="997" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:225  %empty_84 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_7_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_7_3_V_V, i256* %fifo_A_PE_7_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="998" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:226  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_7_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="999" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:228  %empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_7_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_7_4_V_V, i256* %fifo_A_PE_7_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="1000" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:229  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_7_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1001" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:231  %empty_86 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_7_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_7_5_V_V, i256* %fifo_A_PE_7_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="1002" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:232  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_7_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1003" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:234  %empty_87 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_7_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_7_6_V_V, i256* %fifo_A_PE_7_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="1004" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:235  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_7_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1005" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:237  %empty_88 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_8_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_8_0_V_V, i256* %fifo_A_PE_8_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="1006" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:238  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_8_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1007" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:240  %empty_89 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_8_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_8_1_V_V, i256* %fifo_A_PE_8_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="1008" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:241  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_8_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1009" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:243  %empty_90 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_8_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_8_2_V_V, i256* %fifo_A_PE_8_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="1010" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:244  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_8_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1011" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:246  %empty_91 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_8_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_8_3_V_V, i256* %fifo_A_PE_8_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="1012" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:247  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_8_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1013" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:249  %empty_92 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_8_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_8_4_V_V, i256* %fifo_A_PE_8_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="1014" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:250  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_8_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1015" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:252  %empty_93 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_8_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_8_5_V_V, i256* %fifo_A_PE_8_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="1016" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:253  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_8_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1017" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:255  %empty_94 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_8_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_8_6_V_V, i256* %fifo_A_PE_8_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="1018" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:256  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_8_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1019" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:258  %empty_95 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_9_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_9_0_V_V, i256* %fifo_A_PE_9_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="1020" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:259  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_9_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1021" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:261  %empty_96 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_9_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_9_1_V_V, i256* %fifo_A_PE_9_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="1022" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:262  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_9_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1023" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:264  %empty_97 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_9_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_9_2_V_V, i256* %fifo_A_PE_9_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="1024" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:265  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_9_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1025" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:267  %empty_98 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_9_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_9_3_V_V, i256* %fifo_A_PE_9_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1026" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:268  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_9_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1027" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:270  %empty_99 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_9_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_9_4_V_V, i256* %fifo_A_PE_9_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="1028" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:271  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_9_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1029" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:273  %empty_100 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_9_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_9_5_V_V, i256* %fifo_A_PE_9_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1030" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:274  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_9_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1031" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:276  %empty_101 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_9_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_9_6_V_V, i256* %fifo_A_PE_9_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="1032" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:277  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_9_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1033" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:279  %empty_102 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_10_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_10_0_V_V, i256* %fifo_A_PE_10_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1034" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:280  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_10_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1035" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:282  %empty_103 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_10_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_10_1_V_V, i256* %fifo_A_PE_10_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1036" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:283  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_10_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1037" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:285  %empty_104 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_10_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_10_2_V_V, i256* %fifo_A_PE_10_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1038" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:286  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_10_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1039" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:288  %empty_105 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_10_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_10_3_V_V, i256* %fifo_A_PE_10_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="1040" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:289  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_10_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1041" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:291  %empty_106 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_10_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_10_4_V_V, i256* %fifo_A_PE_10_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="1042" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:292  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_10_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1043" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:294  %empty_107 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_10_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_10_5_V_V, i256* %fifo_A_PE_10_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="1044" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:295  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_10_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1045" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:297  %empty_108 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_10_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_10_6_V_V, i256* %fifo_A_PE_10_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="1046" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:298  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_10_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1047" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:300  %empty_109 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_11_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_11_0_V_V, i256* %fifo_A_PE_11_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="1048" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:301  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_11_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1049" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:303  %empty_110 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_11_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_11_1_V_V, i256* %fifo_A_PE_11_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="1050" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:304  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_11_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1051" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:306  %empty_111 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_11_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_11_2_V_V, i256* %fifo_A_PE_11_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="1052" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:307  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_11_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1053" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:309  %empty_112 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_11_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_11_3_V_V, i256* %fifo_A_PE_11_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="1054" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:310  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_11_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1055" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:312  %empty_113 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_11_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_11_4_V_V, i256* %fifo_A_PE_11_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="1056" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:313  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_11_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1057" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:315  %empty_114 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_11_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_11_5_V_V, i256* %fifo_A_PE_11_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="1058" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:316  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_11_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1059" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:318  %empty_115 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_11_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_11_6_V_V, i256* %fifo_A_PE_11_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="1060" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:319  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_11_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1061" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:321  %empty_116 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_12_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_12_0_V_V, i256* %fifo_A_PE_12_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="1062" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:322  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_12_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1063" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:324  %empty_117 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_12_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_12_1_V_V, i256* %fifo_A_PE_12_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="1064" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:325  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_12_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1065" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:327  %empty_118 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_12_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_12_2_V_V, i256* %fifo_A_PE_12_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="1066" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:328  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_12_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1067" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:330  %empty_119 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_12_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_12_3_V_V, i256* %fifo_A_PE_12_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="1068" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:331  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_12_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1069" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:333  %empty_120 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_12_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_12_4_V_V, i256* %fifo_A_PE_12_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="1070" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:334  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_12_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1071" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:336  %empty_121 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_12_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_12_5_V_V, i256* %fifo_A_PE_12_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="1072" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:337  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_12_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1073" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:339  %empty_122 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_A_PE_12_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_A_PE_12_6_V_V, i256* %fifo_A_PE_12_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="1074" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:340  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_PE_12_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1075" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:342  %empty_123 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_0_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_0_0_V_V, i256* %fifo_B_PE_0_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="1076" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:343  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_0_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1077" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:345  %empty_124 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_1_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_1_0_V_V, i256* %fifo_B_PE_1_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="1078" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:346  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_1_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1079" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:348  %empty_125 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_2_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_2_0_V_V, i256* %fifo_B_PE_2_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="1080" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:349  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_2_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1081" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:351  %empty_126 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_3_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_3_0_V_V, i256* %fifo_B_PE_3_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="1082" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:352  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_3_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1083" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:354  %empty_127 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_4_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_4_0_V_V, i256* %fifo_B_PE_4_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="1084" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:355  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_4_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1085" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:357  %empty_128 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_5_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_5_0_V_V, i256* %fifo_B_PE_5_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="1086" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:358  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_5_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1087" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:360  %empty_129 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_6_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_6_0_V_V, i256* %fifo_B_PE_6_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="1088" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:361  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_6_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1089" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:363  %empty_130 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_7_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_7_0_V_V, i256* %fifo_B_PE_7_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="1090" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:364  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_7_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1091" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:366  %empty_131 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_8_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_8_0_V_V, i256* %fifo_B_PE_8_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="1092" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:367  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_8_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1093" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:369  %empty_132 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_9_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_9_0_V_V, i256* %fifo_B_PE_9_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="1094" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:370  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_9_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1095" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:372  %empty_133 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_10_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_10_0_V_V, i256* %fifo_B_PE_10_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="1096" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:373  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_10_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1097" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:375  %empty_134 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_11_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_11_0_V_V, i256* %fifo_B_PE_11_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="1098" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:376  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_11_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1099" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:378  %empty_135 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_12_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_12_0_V_V, i256* %fifo_B_PE_12_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="1100" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:379  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_12_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1101" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:381  %empty_136 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_13_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_13_0_V_V, i256* %fifo_B_PE_13_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="1102" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:382  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_13_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1103" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:384  %empty_137 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_0_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_0_1_V_V, i256* %fifo_B_PE_0_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="1104" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:385  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1105" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:387  %empty_138 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_1_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_1_1_V_V, i256* %fifo_B_PE_1_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="1106" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:388  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_1_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1107" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:390  %empty_139 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_2_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_2_1_V_V, i256* %fifo_B_PE_2_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="1108" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:391  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_2_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1109" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:393  %empty_140 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_3_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_3_1_V_V, i256* %fifo_B_PE_3_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="1110" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:394  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_3_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1111" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:396  %empty_141 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_4_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_4_1_V_V, i256* %fifo_B_PE_4_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="1112" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:397  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_4_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1113" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:399  %empty_142 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_5_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_5_1_V_V, i256* %fifo_B_PE_5_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="1114" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:400  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_5_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1115" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:402  %empty_143 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_6_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_6_1_V_V, i256* %fifo_B_PE_6_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="1116" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:403  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_6_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1117" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:405  %empty_144 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_7_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_7_1_V_V, i256* %fifo_B_PE_7_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="1118" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:406  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_7_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1119" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:408  %empty_145 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_8_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_8_1_V_V, i256* %fifo_B_PE_8_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="1120" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:409  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_8_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1121" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:411  %empty_146 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_9_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_9_1_V_V, i256* %fifo_B_PE_9_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="1122" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:412  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_9_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1123" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:414  %empty_147 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_10_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_10_1_V_V, i256* %fifo_B_PE_10_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="1124" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:415  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_10_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1125" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:417  %empty_148 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_11_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_11_1_V_V, i256* %fifo_B_PE_11_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="1126" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:418  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_11_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1127" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:420  %empty_149 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_12_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_12_1_V_V, i256* %fifo_B_PE_12_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="1128" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:421  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_12_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1129" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:423  %empty_150 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_13_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_13_1_V_V, i256* %fifo_B_PE_13_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="1130" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:424  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_13_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1131" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:426  %empty_151 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_0_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_0_2_V_V, i256* %fifo_B_PE_0_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="1132" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:427  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_0_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1133" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:429  %empty_152 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_1_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_1_2_V_V, i256* %fifo_B_PE_1_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="1134" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:430  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_1_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1135" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:432  %empty_153 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_2_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_2_2_V_V, i256* %fifo_B_PE_2_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="1136" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:433  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_2_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1137" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:435  %empty_154 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_3_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_3_2_V_V, i256* %fifo_B_PE_3_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="1138" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:436  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_3_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1139" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:438  %empty_155 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_4_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_4_2_V_V, i256* %fifo_B_PE_4_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="1140" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:439  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_4_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1141" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:441  %empty_156 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_5_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_5_2_V_V, i256* %fifo_B_PE_5_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="1142" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:442  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_5_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1143" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:444  %empty_157 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_6_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_6_2_V_V, i256* %fifo_B_PE_6_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="1144" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:445  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_6_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1145" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:447  %empty_158 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_7_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_7_2_V_V, i256* %fifo_B_PE_7_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="1146" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:448  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_7_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1147" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:450  %empty_159 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_8_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_8_2_V_V, i256* %fifo_B_PE_8_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="1148" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:451  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_8_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1149" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:453  %empty_160 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_9_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_9_2_V_V, i256* %fifo_B_PE_9_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="1150" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:454  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_9_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1151" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:456  %empty_161 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_10_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_10_2_V_V, i256* %fifo_B_PE_10_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="1152" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:457  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_10_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1153" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:459  %empty_162 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_11_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_11_2_V_V, i256* %fifo_B_PE_11_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="1154" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:460  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_11_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1155" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:462  %empty_163 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_12_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_12_2_V_V, i256* %fifo_B_PE_12_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="1156" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:463  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_12_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1157" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:465  %empty_164 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_13_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_13_2_V_V, i256* %fifo_B_PE_13_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="1158" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:466  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_13_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1159" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:468  %empty_165 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_0_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_0_3_V_V, i256* %fifo_B_PE_0_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="1160" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:469  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_0_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1161" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:471  %empty_166 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_1_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_1_3_V_V, i256* %fifo_B_PE_1_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="1162" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:472  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_1_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1163" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:474  %empty_167 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_2_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_2_3_V_V, i256* %fifo_B_PE_2_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="1164" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:475  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_2_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1165" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:477  %empty_168 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_3_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_3_3_V_V, i256* %fifo_B_PE_3_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="1166" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:478  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_3_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1167" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:480  %empty_169 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_4_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_4_3_V_V, i256* %fifo_B_PE_4_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="1168" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:481  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_4_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1169" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:483  %empty_170 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_5_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_5_3_V_V, i256* %fifo_B_PE_5_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="1170" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:484  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_5_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1171" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:486  %empty_171 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_6_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_6_3_V_V, i256* %fifo_B_PE_6_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="1172" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:487  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_6_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1173" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:489  %empty_172 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_7_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_7_3_V_V, i256* %fifo_B_PE_7_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="1174" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:490  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_7_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1175" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:492  %empty_173 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_8_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_8_3_V_V, i256* %fifo_B_PE_8_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="1176" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:493  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_8_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1177" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:495  %empty_174 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_9_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_9_3_V_V, i256* %fifo_B_PE_9_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="1178" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:496  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_9_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1179" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:498  %empty_175 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_10_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_10_3_V_V, i256* %fifo_B_PE_10_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="1180" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:499  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_10_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1181" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:501  %empty_176 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_11_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_11_3_V_V, i256* %fifo_B_PE_11_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="1182" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:502  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_11_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1183" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:504  %empty_177 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_12_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_12_3_V_V, i256* %fifo_B_PE_12_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="1184" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:505  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_12_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1185" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:507  %empty_178 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_13_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_13_3_V_V, i256* %fifo_B_PE_13_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="1186" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:508  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_13_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1187" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:510  %empty_179 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_0_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_0_4_V_V, i256* %fifo_B_PE_0_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="1188" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:511  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_0_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1189" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:513  %empty_180 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_1_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_1_4_V_V, i256* %fifo_B_PE_1_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="1190" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:514  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_1_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1191" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:516  %empty_181 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_2_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_2_4_V_V, i256* %fifo_B_PE_2_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="1192" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:517  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_2_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1193" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:519  %empty_182 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_3_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_3_4_V_V, i256* %fifo_B_PE_3_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="1194" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:520  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_3_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1195" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:522  %empty_183 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_4_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_4_4_V_V, i256* %fifo_B_PE_4_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="1196" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:523  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_4_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1197" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:525  %empty_184 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_5_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_5_4_V_V, i256* %fifo_B_PE_5_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="1198" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:526  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_5_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1199" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:528  %empty_185 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_6_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_6_4_V_V, i256* %fifo_B_PE_6_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="1200" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:529  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_6_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1201" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:531  %empty_186 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_7_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_7_4_V_V, i256* %fifo_B_PE_7_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="1202" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:532  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_7_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1203" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:534  %empty_187 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_8_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_8_4_V_V, i256* %fifo_B_PE_8_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="1204" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:535  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_8_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1205" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:537  %empty_188 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_9_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_9_4_V_V, i256* %fifo_B_PE_9_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="1206" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:538  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_9_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1207" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:540  %empty_189 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_10_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_10_4_V_V, i256* %fifo_B_PE_10_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="1208" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:541  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_10_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1209" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:543  %empty_190 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_11_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_11_4_V_V, i256* %fifo_B_PE_11_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="1210" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:544  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_11_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1211" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:546  %empty_191 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_12_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_12_4_V_V, i256* %fifo_B_PE_12_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="1212" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:547  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_12_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1213" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:549  %empty_192 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_13_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_13_4_V_V, i256* %fifo_B_PE_13_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="1214" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:550  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_13_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1215" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:552  %empty_193 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_0_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_0_5_V_V, i256* %fifo_B_PE_0_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="1216" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:553  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_0_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1217" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:555  %empty_194 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_1_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_1_5_V_V, i256* %fifo_B_PE_1_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="1218" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:556  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_1_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1219" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:558  %empty_195 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_2_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_2_5_V_V, i256* %fifo_B_PE_2_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="1220" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:559  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_2_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1221" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:561  %empty_196 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_3_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_3_5_V_V, i256* %fifo_B_PE_3_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="1222" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:562  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_3_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1223" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:564  %empty_197 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_4_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_4_5_V_V, i256* %fifo_B_PE_4_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="1224" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:565  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_4_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1225" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:567  %empty_198 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_5_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_5_5_V_V, i256* %fifo_B_PE_5_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="1226" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:568  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_5_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1227" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:570  %empty_199 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_6_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_6_5_V_V, i256* %fifo_B_PE_6_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="1228" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:571  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_6_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1229" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:573  %empty_200 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_7_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_7_5_V_V, i256* %fifo_B_PE_7_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="1230" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:574  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_7_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1231" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:576  %empty_201 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_8_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_8_5_V_V, i256* %fifo_B_PE_8_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="1232" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:577  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_8_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1233" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:579  %empty_202 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_9_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_9_5_V_V, i256* %fifo_B_PE_9_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="1234" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:580  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_9_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1235" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:582  %empty_203 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_10_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_10_5_V_V, i256* %fifo_B_PE_10_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="1236" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:583  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_10_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1237" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:585  %empty_204 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_11_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_11_5_V_V, i256* %fifo_B_PE_11_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="1238" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:586  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_11_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1239" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:588  %empty_205 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_12_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_12_5_V_V, i256* %fifo_B_PE_12_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="1240" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:589  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_12_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1241" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
:591  %empty_206 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_B_PE_13_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i256* %fifo_B_PE_13_5_V_V, i256* %fifo_B_PE_13_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="1242" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:592  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_PE_13_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1243" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:594  %empty_207 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_0_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_0_0_V, float* %fifo_C_drain_PE_0_0_V)

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="1244" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:595  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1245" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:597  %empty_208 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_1_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_1_0_V, float* %fifo_C_drain_PE_1_0_V)

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="1246" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:598  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1247" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:600  %empty_209 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_2_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_2_0_V, float* %fifo_C_drain_PE_2_0_V)

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="1248" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:601  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_2_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1249" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:603  %empty_210 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_3_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_3_0_V, float* %fifo_C_drain_PE_3_0_V)

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="1250" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:604  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_3_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1251" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:606  %empty_211 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_4_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_4_0_V, float* %fifo_C_drain_PE_4_0_V)

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="1252" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:607  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_4_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1253" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:609  %empty_212 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_5_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_5_0_V, float* %fifo_C_drain_PE_5_0_V)

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="1254" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:610  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_5_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1255" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:612  %empty_213 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_6_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_6_0_V, float* %fifo_C_drain_PE_6_0_V)

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="1256" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:613  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_6_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1257" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:615  %empty_214 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_7_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_7_0_V, float* %fifo_C_drain_PE_7_0_V)

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="1258" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:616  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_7_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1259" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:618  %empty_215 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_8_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_8_0_V, float* %fifo_C_drain_PE_8_0_V)

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="1260" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:619  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_8_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1261" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:621  %empty_216 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_9_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_9_0_V, float* %fifo_C_drain_PE_9_0_V)

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="1262" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:622  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_9_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1263" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:624  %empty_217 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_10_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_10_0_V, float* %fifo_C_drain_PE_10_0_V)

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="1264" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:625  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_10_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1265" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:627  %empty_218 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_11_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_11_0_V, float* %fifo_C_drain_PE_11_0_V)

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="1266" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:628  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_11_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1267" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:630  %empty_219 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_12_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_12_0_V, float* %fifo_C_drain_PE_12_0_V)

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="1268" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:631  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_12_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1269" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:633  %empty_220 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_0_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_0_1_V, float* %fifo_C_drain_PE_0_1_V)

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="1270" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:634  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_0_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1271" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:636  %empty_221 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_1_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_1_1_V, float* %fifo_C_drain_PE_1_1_V)

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="1272" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:637  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_1_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1273" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:639  %empty_222 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_2_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_2_1_V, float* %fifo_C_drain_PE_2_1_V)

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="1274" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:640  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_2_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1275" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:642  %empty_223 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_3_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_3_1_V, float* %fifo_C_drain_PE_3_1_V)

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="1276" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:643  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_3_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1277" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:645  %empty_224 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_4_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_4_1_V, float* %fifo_C_drain_PE_4_1_V)

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="1278" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:646  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_4_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1279" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:648  %empty_225 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_5_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_5_1_V, float* %fifo_C_drain_PE_5_1_V)

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="1280" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:649  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_5_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1281" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:651  %empty_226 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_6_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_6_1_V, float* %fifo_C_drain_PE_6_1_V)

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="1282" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:652  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_6_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1283" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:654  %empty_227 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_7_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_7_1_V, float* %fifo_C_drain_PE_7_1_V)

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="1284" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:655  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_7_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1285" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:657  %empty_228 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_8_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_8_1_V, float* %fifo_C_drain_PE_8_1_V)

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="1286" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:658  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_8_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1287" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:660  %empty_229 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_9_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_9_1_V, float* %fifo_C_drain_PE_9_1_V)

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="1288" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:661  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_9_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1289" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:663  %empty_230 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_10_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_10_1_V, float* %fifo_C_drain_PE_10_1_V)

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="1290" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:664  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_10_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1291" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:666  %empty_231 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_11_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_11_1_V, float* %fifo_C_drain_PE_11_1_V)

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="1292" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:667  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_11_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1293" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:669  %empty_232 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_12_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_12_1_V, float* %fifo_C_drain_PE_12_1_V)

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="1294" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:670  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_12_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1295" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:672  %empty_233 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_0_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_0_2_V, float* %fifo_C_drain_PE_0_2_V)

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="1296" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:673  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_0_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1297" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:675  %empty_234 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_1_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_1_2_V, float* %fifo_C_drain_PE_1_2_V)

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="1298" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:676  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_1_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1299" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:678  %empty_235 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_2_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_2_2_V, float* %fifo_C_drain_PE_2_2_V)

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="1300" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:679  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_2_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1301" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:681  %empty_236 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_3_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_3_2_V, float* %fifo_C_drain_PE_3_2_V)

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="1302" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:682  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_3_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1303" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:684  %empty_237 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_4_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_4_2_V, float* %fifo_C_drain_PE_4_2_V)

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="1304" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:685  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_4_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1305" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:687  %empty_238 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_5_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_5_2_V, float* %fifo_C_drain_PE_5_2_V)

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="1306" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:688  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_5_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1307" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:690  %empty_239 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_6_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_6_2_V, float* %fifo_C_drain_PE_6_2_V)

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="1308" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:691  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_6_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1309" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:693  %empty_240 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_7_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_7_2_V, float* %fifo_C_drain_PE_7_2_V)

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="1310" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:694  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_7_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1311" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:696  %empty_241 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_8_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_8_2_V, float* %fifo_C_drain_PE_8_2_V)

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="1312" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:697  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_8_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1313" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:699  %empty_242 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_9_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_9_2_V, float* %fifo_C_drain_PE_9_2_V)

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="1314" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:700  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_9_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1315" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:702  %empty_243 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_10_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_10_2_V, float* %fifo_C_drain_PE_10_2_V)

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="1316" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:703  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_10_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1317" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:705  %empty_244 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_11_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_11_2_V, float* %fifo_C_drain_PE_11_2_V)

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="1318" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:706  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_11_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1319" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:708  %empty_245 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_12_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_12_2_V, float* %fifo_C_drain_PE_12_2_V)

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="1320" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:709  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_12_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1321" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:711  %empty_246 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_0_3_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_0_3_V, float* %fifo_C_drain_PE_0_3_V)

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="1322" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:712  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_0_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1323" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:714  %empty_247 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_1_3_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_1_3_V, float* %fifo_C_drain_PE_1_3_V)

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="1324" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:715  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_1_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1325" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:717  %empty_248 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_2_3_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_2_3_V, float* %fifo_C_drain_PE_2_3_V)

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="1326" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:718  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_2_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1327" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:720  %empty_249 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_3_3_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_3_3_V, float* %fifo_C_drain_PE_3_3_V)

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="1328" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:721  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_3_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1329" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:723  %empty_250 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_4_3_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_4_3_V, float* %fifo_C_drain_PE_4_3_V)

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="1330" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:724  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_4_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1331" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:726  %empty_251 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_5_3_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_5_3_V, float* %fifo_C_drain_PE_5_3_V)

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="1332" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:727  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_5_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1333" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:729  %empty_252 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_6_3_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_6_3_V, float* %fifo_C_drain_PE_6_3_V)

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="1334" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:730  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_6_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1335" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:732  %empty_253 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_7_3_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_7_3_V, float* %fifo_C_drain_PE_7_3_V)

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="1336" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:733  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_7_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1337" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:735  %empty_254 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_8_3_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_8_3_V, float* %fifo_C_drain_PE_8_3_V)

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="1338" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:736  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_8_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1339" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:738  %empty_255 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_9_3_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_9_3_V, float* %fifo_C_drain_PE_9_3_V)

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="1340" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:739  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_9_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1341" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:741  %empty_256 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_10_3_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_10_3_V, float* %fifo_C_drain_PE_10_3_V)

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="1342" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:742  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_10_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1343" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:744  %empty_257 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_11_3_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_11_3_V, float* %fifo_C_drain_PE_11_3_V)

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="1344" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:745  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_11_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1345" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:747  %empty_258 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_12_3_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_12_3_V, float* %fifo_C_drain_PE_12_3_V)

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="1346" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:748  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_12_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1347" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:750  %empty_259 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_0_4_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_0_4_V, float* %fifo_C_drain_PE_0_4_V)

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="1348" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:751  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_0_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1349" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:753  %empty_260 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_1_4_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_1_4_V, float* %fifo_C_drain_PE_1_4_V)

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="1350" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:754  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_1_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1351" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:756  %empty_261 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_2_4_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_2_4_V, float* %fifo_C_drain_PE_2_4_V)

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="1352" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:757  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_2_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1353" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:759  %empty_262 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_3_4_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_3_4_V, float* %fifo_C_drain_PE_3_4_V)

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="1354" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:760  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_3_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1355" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:762  %empty_263 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_4_4_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_4_4_V, float* %fifo_C_drain_PE_4_4_V)

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="1356" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:763  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_4_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1357" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:765  %empty_264 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_5_4_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_5_4_V, float* %fifo_C_drain_PE_5_4_V)

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="1358" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:766  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_5_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1359" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:768  %empty_265 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_6_4_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_6_4_V, float* %fifo_C_drain_PE_6_4_V)

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="1360" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:769  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_6_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1361" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:771  %empty_266 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_7_4_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_7_4_V, float* %fifo_C_drain_PE_7_4_V)

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="1362" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:772  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_7_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1363" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:774  %empty_267 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_8_4_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_8_4_V, float* %fifo_C_drain_PE_8_4_V)

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="1364" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:775  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_8_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1365" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:777  %empty_268 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_9_4_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_9_4_V, float* %fifo_C_drain_PE_9_4_V)

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="1366" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:778  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_9_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1367" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:780  %empty_269 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_10_4_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_10_4_V, float* %fifo_C_drain_PE_10_4_V)

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="1368" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:781  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_10_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1369" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:783  %empty_270 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_11_4_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_11_4_V, float* %fifo_C_drain_PE_11_4_V)

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="1370" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:784  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_11_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1371" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:786  %empty_271 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_12_4_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_12_4_V, float* %fifo_C_drain_PE_12_4_V)

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="1372" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:787  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_12_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1373" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:789  %empty_272 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_0_5_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_0_5_V, float* %fifo_C_drain_PE_0_5_V)

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="1374" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:790  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_0_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1375" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:792  %empty_273 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_1_5_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_1_5_V, float* %fifo_C_drain_PE_1_5_V)

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="1376" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:793  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_1_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1377" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:795  %empty_274 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_2_5_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_2_5_V, float* %fifo_C_drain_PE_2_5_V)

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="1378" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:796  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_2_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1379" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:798  %empty_275 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_3_5_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_3_5_V, float* %fifo_C_drain_PE_3_5_V)

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="1380" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:799  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_3_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1381" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:801  %empty_276 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_4_5_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_4_5_V, float* %fifo_C_drain_PE_4_5_V)

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="1382" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:802  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_4_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1383" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:804  %empty_277 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_5_5_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_5_5_V, float* %fifo_C_drain_PE_5_5_V)

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="1384" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:805  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_5_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1385" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:807  %empty_278 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_6_5_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_6_5_V, float* %fifo_C_drain_PE_6_5_V)

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="1386" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:808  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_6_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1387" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:810  %empty_279 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_7_5_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_7_5_V, float* %fifo_C_drain_PE_7_5_V)

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="1388" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:811  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_7_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1389" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:813  %empty_280 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_8_5_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_8_5_V, float* %fifo_C_drain_PE_8_5_V)

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="1390" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:814  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_8_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1391" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:816  %empty_281 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_9_5_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_9_5_V, float* %fifo_C_drain_PE_9_5_V)

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="1392" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:817  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_9_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1393" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:819  %empty_282 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_10_5_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_10_5_V, float* %fifo_C_drain_PE_10_5_V)

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="1394" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:820  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_10_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1395" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:822  %empty_283 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_11_5_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_11_5_V, float* %fifo_C_drain_PE_11_5_V)

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="1396" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:823  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_11_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1397" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:825  %empty_284 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_C_drain_PE_12_5_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_12_5_V, float* %fifo_C_drain_PE_12_5_V)

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="1398" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:826  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_12_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1399" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:828  %empty_285 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="1400" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:829  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1401" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:831  %empty_286 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="1402" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:832  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1403" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:834  %empty_287 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_0_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="1404" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:835  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_0_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1405" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:837  %empty_288 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_0_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="1406" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:838  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_0_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1407" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:840  %empty_289 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_0_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="1408" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:841  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_0_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1409" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:843  %empty_290 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_0_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="1410" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:844  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_0_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1411" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:846  %empty_291 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_0_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="1412" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:847  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_0_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1413" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:849  %empty_292 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_7_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_0_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="1414" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:850  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_0_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1415" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:852  %empty_293 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_8_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_0_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="1416" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:853  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_0_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1417" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:855  %empty_294 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_9_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_0_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="1418" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:856  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_0_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1419" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:858  %empty_295 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_10_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_0_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="1420" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:859  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_0_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1421" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:861  %empty_296 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_11_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_0_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="1422" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:862  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_0_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1423" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:864  %empty_297 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_12_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_0_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_0_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="1424" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:865  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_0_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1425" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:867  %empty_298 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="1426" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:868  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1427" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:870  %empty_299 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="1428" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:871  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1429" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:873  %empty_300 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_1_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="1430" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:874  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_1_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1431" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:876  %empty_301 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_1_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="1432" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:877  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_1_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1433" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:879  %empty_302 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_1_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="1434" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:880  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_1_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1435" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:882  %empty_303 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_1_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="1436" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:883  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_1_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1437" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:885  %empty_304 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_1_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="1438" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:886  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_1_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1439" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:888  %empty_305 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_7_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_1_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="1440" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:889  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_1_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1441" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:891  %empty_306 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_8_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_1_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="1442" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:892  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_1_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1443" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:894  %empty_307 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_9_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_1_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="1444" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:895  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_1_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1445" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:897  %empty_308 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_10_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_1_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="1446" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:898  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_1_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1447" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:900  %empty_309 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_11_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_1_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="1448" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:901  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_1_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1449" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:903  %empty_310 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_12_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_1_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_1_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="1450" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:904  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_1_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1451" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:906  %empty_311 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_2_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_2_0_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="1452" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:907  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_2_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1453" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:909  %empty_312 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_2_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_2_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="1454" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:910  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_2_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1455" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:912  %empty_313 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_2_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_2_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="1456" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:913  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_2_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1457" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:915  %empty_314 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_2_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_2_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="1458" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:916  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_2_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1459" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:918  %empty_315 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_2_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_2_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="1460" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:919  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_2_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1461" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:921  %empty_316 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_2_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_2_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="1462" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:922  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_2_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1463" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:924  %empty_317 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_2_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_2_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="1464" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:925  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_2_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1465" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:927  %empty_318 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_2_7_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_2_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="1466" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:928  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_2_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1467" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:930  %empty_319 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_2_8_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_2_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="1468" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:931  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_2_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1469" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:933  %empty_320 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_2_9_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_2_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="1470" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:934  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_2_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1471" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:936  %empty_321 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_2_10_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_2_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="1472" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:937  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_2_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1473" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:939  %empty_322 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_2_11_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_2_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="1474" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:940  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_2_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1475" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:942  %empty_323 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_2_12_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_2_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_2_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="1476" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:943  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_2_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1477" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:945  %empty_324 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_3_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_3_0_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="1478" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:946  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_3_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1479" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:948  %empty_325 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_3_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_3_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="1480" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:949  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_3_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1481" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:951  %empty_326 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_3_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_3_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="1482" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:952  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_3_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1483" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:954  %empty_327 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_3_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_3_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="1484" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:955  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_3_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1485" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:957  %empty_328 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_3_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_3_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="1486" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:958  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_3_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1487" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:960  %empty_329 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_3_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_3_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="1488" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:961  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_3_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1489" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:963  %empty_330 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_3_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_3_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="1490" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:964  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_3_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1491" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:966  %empty_331 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_3_7_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_3_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="1492" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:967  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_3_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1493" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:969  %empty_332 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_3_8_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_3_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="1494" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:970  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_3_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1495" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:972  %empty_333 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_3_9_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_3_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="1496" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:973  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_3_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1497" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:975  %empty_334 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_3_10_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_3_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="1498" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:976  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_3_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1499" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:978  %empty_335 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_3_11_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_3_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="1500" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:979  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_3_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1501" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:981  %empty_336 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_3_12_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_3_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_3_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="1502" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:982  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_3_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1503" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:984  %empty_337 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_4_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_4_0_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="1504" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:985  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_4_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1505" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:987  %empty_338 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_4_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_4_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="1506" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:988  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_4_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1507" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:990  %empty_339 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_4_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_4_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="1508" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:991  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_4_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1509" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:993  %empty_340 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_4_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_4_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="1510" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:994  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_4_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1511" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:996  %empty_341 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_4_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_4_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="1512" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:997  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_4_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1513" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:999  %empty_342 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_4_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_4_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="1514" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1000  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_4_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1515" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1002  %empty_343 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_4_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_4_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="1516" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1003  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_4_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1517" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1005  %empty_344 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_4_7_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_4_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="1518" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1006  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_4_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1519" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1008  %empty_345 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_4_8_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_4_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="1520" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1009  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_4_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1521" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1011  %empty_346 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_4_9_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_4_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="1522" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1012  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_4_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1523" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1014  %empty_347 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_4_10_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_4_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="1524" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1015  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_4_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1525" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1017  %empty_348 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_4_11_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_4_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="1526" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1018  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_4_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1527" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1020  %empty_349 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_4_12_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_4_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_4_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="1528" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1021  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_4_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1529" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1023  %empty_350 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_5_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_5_0_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="1530" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1024  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_5_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1531" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1026  %empty_351 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_5_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_5_1_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="1532" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1027  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_5_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1533" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1029  %empty_352 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_5_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_5_2_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="1534" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1030  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_5_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1535" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1032  %empty_353 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_5_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_5_3_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="1536" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1033  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_5_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1537" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1035  %empty_354 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_5_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_5_4_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="1538" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1036  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_5_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1539" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1038  %empty_355 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_5_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_5_5_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="1540" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1039  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_5_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1541" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1041  %empty_356 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_5_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_5_6_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="1542" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1042  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_5_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1543" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1044  %empty_357 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_5_7_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_5_7_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="1544" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1045  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_5_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1545" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1047  %empty_358 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_5_8_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_5_8_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="1546" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1048  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_5_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1547" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1050  %empty_359 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_5_9_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_5_9_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="1548" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1051  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_5_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1549" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1053  %empty_360 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_5_10_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_5_10_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="1550" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1054  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_5_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1551" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1056  %empty_361 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_5_11_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_5_11_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="1552" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1057  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_5_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1553" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1059  %empty_362 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @fifo_C_drain_C_drain_IO_L1_out_5_12_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L1_out_5_12_V_V, i64* %fifo_C_drain_C_drain_IO_L1_out_5_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="1554" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1060  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L1_out_5_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1555" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1062  %empty_363 = call i32 (...)* @_ssdm_op_SpecChannel([37 x i8]* @fifo_C_drain_C_drain_IO_L2_out_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L2_out_0_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="1556" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1063  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L2_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1557" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1065  %empty_364 = call i32 (...)* @_ssdm_op_SpecChannel([37 x i8]* @fifo_C_drain_C_drain_IO_L2_out_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L2_out_1_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="1558" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1066  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L2_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1559" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1068  %empty_365 = call i32 (...)* @_ssdm_op_SpecChannel([37 x i8]* @fifo_C_drain_C_drain_IO_L2_out_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L2_out_2_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="1560" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1069  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L2_out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1561" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1071  %empty_366 = call i32 (...)* @_ssdm_op_SpecChannel([37 x i8]* @fifo_C_drain_C_drain_IO_L2_out_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L2_out_3_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="1562" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1072  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L2_out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1563" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1074  %empty_367 = call i32 (...)* @_ssdm_op_SpecChannel([37 x i8]* @fifo_C_drain_C_drain_IO_L2_out_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L2_out_4_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="1564" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1075  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L2_out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1565" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1077  %empty_368 = call i32 (...)* @_ssdm_op_SpecChannel([37 x i8]* @fifo_C_drain_C_drain_IO_L2_out_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_C_drain_C_drain_IO_L2_out_5_V_V, i64* %fifo_C_drain_C_drain_IO_L2_out_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="1566" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1078  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_IO_L2_out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1567" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1079  call void (...)* @_ssdm_op_SpecInterface(i512* %gmem_A, [6 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3328, [7 x i8]* @p_str29, [6 x i8]* @p_str30, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln1812"/></StgValue>
</operation>

<operation id="1568" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1080  call void (...)* @_ssdm_op_SpecInterface(i512* %gmem_B, [6 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 6144, [7 x i8]* @p_str31, [6 x i8]* @p_str30, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln1813"/></StgValue>
</operation>

<operation id="1569" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1081  call void (...)* @_ssdm_op_SpecInterface(i512* %gmem_C, [6 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4992, [7 x i8]* @p_str32, [6 x i8]* @p_str30, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln1814"/></StgValue>
</operation>

<operation id="1570" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1082  call void (...)* @_ssdm_op_SpecInterface(i64 %A_V, [10 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str34, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln1815"/></StgValue>
</operation>

<operation id="1571" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1083  call void (...)* @_ssdm_op_SpecInterface(i64 %B_V, [10 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str34, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln1816"/></StgValue>
</operation>

<operation id="1572" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1084  call void (...)* @_ssdm_op_SpecInterface(i64 %C_V, [10 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str34, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln1817"/></StgValue>
</operation>

<operation id="1573" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1085  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str34, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln1818"/></StgValue>
</operation>

<operation id="1574" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1086  %empty_369 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @A_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i64* %A_V_c, i64* %A_V_c)

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="1575" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1087  call void (...)* @_ssdm_op_SpecInterface(i64* %A_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln1810"/></StgValue>
</operation>

<operation id="1576" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1088  %empty_370 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @B_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i64* %B_V_c, i64* %B_V_c)

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="1577" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1089  call void (...)* @_ssdm_op_SpecInterface(i64* %B_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln1810"/></StgValue>
</operation>

<operation id="1578" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
:1090  %empty_371 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @C_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 41, i32 0, i64* %C_V_c, i64* %C_V_c)

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="1579" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1091  call void (...)* @_ssdm_op_SpecInterface(i64* %C_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln1810"/></StgValue>
</operation>

<operation id="1580" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="0">
<![CDATA[
:1295  call fastcc void @C_drain_IO_L3_out(i512* %gmem_C, i64* nocapture %C_V_c, i64* %fifo_C_drain_C_drain_IO_L2_out_0_V_V)

]]></Node>
<StgValue><ssdm name="call_ln4654"/></StgValue>
</operation>

<operation id="1581" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0">
<![CDATA[
:1296  ret void

]]></Node>
<StgValue><ssdm name="ret_ln4660"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
