// Seed: 4141562013
`resetall
module module_0 (
    input logic id_0,
    output id_1
);
  assign id_1 = 1;
  logic id_2;
  always @(posedge 1, posedge 1) id_1 = id_2 ? 1 : 1 & id_2;
endmodule
