<profile>
    <ReportVersion>
        <Version>2021.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>fir</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.396</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>61</Best-caseLatency>
            <Average-caseLatency>61</Average-caseLatency>
            <Worst-caseLatency>61</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.610 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.610 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.610 us</Worst-caseRealTimeLatency>
            <Interval-min>62</Interval-min>
            <Interval-max>62</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>183</DSP>
            <FF>27086</FF>
            <LUT>18341</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>y</name>
            <Object>y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_ap_vld</name>
            <Object>y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x</name>
            <Object>x</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>fir</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fir_Pipeline_TDL_fu_104</InstName>
                    <ModuleName>fir_Pipeline_TDL</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>104</ID>
                    <BindInstances>add_ln24_fu_3468_p2 add_ln27_fu_4127_p2 mul_7ns_9ns_15_1_1_U17 mul_7ns_9ns_15_1_1_U18 add_ln24_1_fu_3489_p2 add_ln24_2_fu_3500_p2 add_ln24_3_fu_3511_p2 add_ln24_4_fu_3522_p2 add_ln24_5_fu_3533_p2 add_ln24_6_fu_3544_p2 add_ln24_7_fu_3555_p2 add_ln24_8_fu_3566_p2 add_ln24_9_fu_3577_p2 add_ln24_10_fu_3588_p2 add_ln24_11_fu_3599_p2 add_ln24_12_fu_3610_p2 add_ln24_13_fu_3621_p2 add_ln24_14_fu_3632_p2 add_ln24_15_fu_3643_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fir_Pipeline_MAC_fu_142</InstName>
                    <ModuleName>fir_Pipeline_MAC</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>142</ID>
                    <BindInstances>mul_7ns_9ns_15_1_1_U55 add_ln32_fu_4959_p2 add_ln35_fu_5951_p2 add_ln32_1_fu_4964_p2 add_ln35_1_fu_5978_p2 add_ln32_2_fu_4969_p2 add_ln35_2_fu_6005_p2 add_ln32_3_fu_4919_p2 add_ln35_3_fu_5549_p2 add_ln32_4_fu_4924_p2 add_ln35_4_fu_5577_p2 add_ln32_5_fu_4929_p2 add_ln35_5_fu_5605_p2 add_ln32_6_fu_4934_p2 add_ln35_6_fu_5633_p2 add_ln32_7_fu_5026_p2 add_ln35_7_fu_6120_p2 add_ln32_8_fu_5031_p2 add_ln35_8_fu_6147_p2 add_ln32_9_fu_5036_p2 add_ln35_9_fu_6174_p2 add_ln32_10_fu_5041_p2 add_ln35_10_fu_6201_p2 add_ln32_11_fu_4939_p2 add_ln35_11_fu_5785_p2 add_ln32_12_fu_4944_p2 add_ln35_12_fu_5813_p2 add_ln32_13_fu_4949_p2 add_ln35_13_fu_5841_p2 add_ln32_14_fu_4954_p2 add_ln35_14_fu_5869_p2 add_ln35_15_fu_6592_p2 add_ln35_16_fu_6596_p2 add_ln35_17_fu_6600_p2 add_ln35_18_fu_6564_p2 add_ln35_19_fu_6568_p2 add_ln35_20_fu_6572_p2 add_ln35_21_fu_6606_p2 add_ln35_22_fu_6611_p2 add_ln35_23_fu_6615_p2 add_ln35_25_fu_6578_p2 add_ln35_26_fu_6582_p2 add_ln35_24_fu_6619_p2 add_ln35_27_fu_6586_p2 add_ln35_28_fu_6625_p2 add_ln35_29_fu_6633_p2 acc_1_fu_6637_p2 add_ln32_15_fu_4908_p2 fir_int_int_c_1_U fir_int_int_c_2_U fir_int_int_c_3_U fir_int_int_c_4_U fir_int_int_c_5_U fir_int_int_c_6_U fir_int_int_c_7_U fir_int_int_c_0_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>shift_reg_2_U shift_reg_1_U shift_reg_3_U shift_reg_4_U shift_reg_5_U shift_reg_6_U shift_reg_7_U shift_reg_8_U shift_reg_9_U shift_reg_10_U shift_reg_11_U shift_reg_12_U shift_reg_13_U shift_reg_14_U shift_reg_15_U shift_reg_16_U shift_reg_0_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fir_Pipeline_TDL</Name>
            <Loops>
                <TDL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.396</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TDL>
                        <Name>TDL</Name>
                        <TripCount>8</TripCount>
                        <Latency>28</Latency>
                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </TDL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3197</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>6913</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_3468_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_4127_p2" SOURCE="fir.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TDL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U17" SOURCE="fir.cpp:27" URAM="0" VARIABLE="mul_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TDL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U18" SOURCE="fir.cpp:27" URAM="0" VARIABLE="mul_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_3489_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_2_fu_3500_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_3_fu_3511_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_4_fu_3522_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_5_fu_3533_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_6_fu_3544_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_7_fu_3555_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_8_fu_3566_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_9_fu_3577_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_10_fu_3588_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_11_fu_3599_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_12_fu_3610_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_13_fu_3621_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_14_fu_3632_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TDL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_15_fu_3643_p2" SOURCE="fir.cpp:24" URAM="0" VARIABLE="add_ln24_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fir_Pipeline_MAC</Name>
            <Loops>
                <MAC/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.978</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>26</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MAC>
                        <Name>MAC</Name>
                        <TripCount>8</TripCount>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </MAC>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>13538</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>5096</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAC" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U55" SOURCE="fir.cpp:35" URAM="0" VARIABLE="mul_ln35_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_4959_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_5951_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_4964_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_5978_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_2_fu_4969_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_2_fu_6005_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_3_fu_4919_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_3_fu_5549_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_4_fu_4924_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_4_fu_5577_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_5_fu_4929_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_5_fu_5605_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_6_fu_4934_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_6_fu_5633_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_7_fu_5026_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_7_fu_6120_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_8_fu_5031_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_8_fu_6147_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_9_fu_5036_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_9_fu_6174_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_10_fu_5041_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_10_fu_6201_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_11_fu_4939_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_11_fu_5785_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_12_fu_4944_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_12_fu_5813_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_13_fu_4949_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_13_fu_5841_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_14_fu_4954_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_14_fu_5869_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_15_fu_6592_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_16_fu_6596_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_17_fu_6600_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_18_fu_6564_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_19_fu_6568_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_20_fu_6572_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_21_fu_6606_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_22_fu_6611_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_23_fu_6615_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_25_fu_6578_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_26_fu_6582_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_24_fu_6619_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_27_fu_6586_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_28_fu_6625_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_29_fu_6633_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="add_ln35_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="acc_1_fu_6637_p2" SOURCE="fir.cpp:35" URAM="0" VARIABLE="acc_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_15_fu_4908_p2" SOURCE="fir.cpp:32" URAM="0" VARIABLE="add_ln32_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fir_int_int_c_1_U" SOURCE="" URAM="0" VARIABLE="fir_int_int_c_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fir_int_int_c_2_U" SOURCE="" URAM="0" VARIABLE="fir_int_int_c_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fir_int_int_c_3_U" SOURCE="" URAM="0" VARIABLE="fir_int_int_c_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fir_int_int_c_4_U" SOURCE="" URAM="0" VARIABLE="fir_int_int_c_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fir_int_int_c_5_U" SOURCE="" URAM="0" VARIABLE="fir_int_int_c_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fir_int_int_c_6_U" SOURCE="" URAM="0" VARIABLE="fir_int_int_c_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fir_int_int_c_7_U" SOURCE="" URAM="0" VARIABLE="fir_int_int_c_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fir_int_int_c_0_U" SOURCE="" URAM="0" VARIABLE="fir_int_int_c_0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fir</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.396</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>61</Best-caseLatency>
                    <Average-caseLatency>61</Average-caseLatency>
                    <Worst-caseLatency>61</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.610 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.610 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.610 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>183</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>83</UTIL_DSP>
                    <FF>27086</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>25</UTIL_FF>
                    <LUT>18341</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>34</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_2_U" SOURCE="" URAM="0" VARIABLE="shift_reg_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_1_U" SOURCE="" URAM="0" VARIABLE="shift_reg_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_3_U" SOURCE="" URAM="0" VARIABLE="shift_reg_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_4_U" SOURCE="" URAM="0" VARIABLE="shift_reg_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_5_U" SOURCE="" URAM="0" VARIABLE="shift_reg_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_6_U" SOURCE="" URAM="0" VARIABLE="shift_reg_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_7_U" SOURCE="" URAM="0" VARIABLE="shift_reg_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_8_U" SOURCE="" URAM="0" VARIABLE="shift_reg_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_9_U" SOURCE="" URAM="0" VARIABLE="shift_reg_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_10_U" SOURCE="" URAM="0" VARIABLE="shift_reg_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_11_U" SOURCE="" URAM="0" VARIABLE="shift_reg_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_12_U" SOURCE="" URAM="0" VARIABLE="shift_reg_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_13_U" SOURCE="" URAM="0" VARIABLE="shift_reg_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_14_U" SOURCE="" URAM="0" VARIABLE="shift_reg_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_15_U" SOURCE="" URAM="0" VARIABLE="shift_reg_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_16_U" SOURCE="" URAM="0" VARIABLE="shift_reg_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_0_U" SOURCE="" URAM="0" VARIABLE="shift_reg_0"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="y" index="0" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="y" name="y" usage="data" direction="out"/>
                <hwRef type="port" interface="y_ap_vld" name="y_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x" name="x" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="y" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="y">DATA</portMap>
            </portMaps>
            <ports>
                <port>y</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x">DATA</portMap>
            </portMaps>
            <ports>
                <port>x</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="x">ap_none, 32</column>
                    <column name="y">ap_none, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="y">out, int*</column>
                    <column name="x">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Name, HW Type</keys>
                    <column name="y">y, port</column>
                    <column name="y">y_ap_vld, port</column>
                    <column name="x">x, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

