// Seed: 3719979038
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input wand id_2
    , id_13,
    input wor id_3,
    input wire id_4,
    output wand id_5,
    input tri id_6,
    input uwire id_7
    , id_14,
    output supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri id_11
);
  wire id_15;
  ;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  uwire id_4,
    output wire  id_5,
    output logic id_6
    , id_8
);
  assign id_5 = -1'b0;
  if (1) begin : LABEL_0
    always @(posedge -1 or posedge -1 * -1);
  end else
    for (id_9 = 1; -1; id_6 = -1'b0) begin : LABEL_1
      assign id_8 = -1;
    end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_1,
      id_0,
      id_3,
      id_5,
      id_0,
      id_1,
      id_5,
      id_2,
      id_4,
      id_0
  );
endmodule
