
*** Running vivado
    with args -log topP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topP.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source topP.tcl -notrace
Command: synth_design -top topP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27548
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1023.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topP' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/new/topP.v:33]
	Parameter b0 bound to: 3'b000 
	Parameter s0 bound to: 3'b100 
	Parameter s1 bound to: 3'b101 
	Parameter s2 bound to: 3'b110 
	Parameter s3 bound to: 3'b111 
	Parameter s4 bound to: 3'b001 
	Parameter s5 bound to: 3'b010 
INFO: [Synth 8-638] synthesizing module 'Time_exp_mu100_1ms_4096' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/synth_1/.Xil/Vivado-13388-LAPTOP-IMI5H5SA/realtime/Time_exp_mu100_1ms_4096_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'N_eventsRom_1ms_512' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/synth_1/.Xil/Vivado-13388-LAPTOP-IMI5H5SA/realtime/N_eventsRom_1ms_512_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'Hit_poisson_Mu30' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/synth_1/.Xil/Vivado-13388-LAPTOP-IMI5H5SA/realtime/Hit_poisson_Mu30_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'pixel_simulator' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:69]
INFO: [Synth 8-3491] module 'multiplexer' declared at 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/multiplexer.vhd:25' bound to instance 'line_multiplexer' of component 'multiplexer' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:238]
INFO: [Synth 8-638] synthesizing module 'multiplexer' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/multiplexer.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'multiplexer' (1#1) [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/multiplexer.vhd:39]
INFO: [Synth 8-3491] module 'bitflipper' declared at 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/bit-flipper.vhd:25' bound to instance 'bit_flipper' of component 'bitflipper' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:251]
INFO: [Synth 8-638] synthesizing module 'bitflipper' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/bit-flipper.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'bitflipper' (2#1) [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/bit-flipper.vhd:37]
INFO: [Synth 8-3491] module 'level1_stretcher' declared at 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/level1_stretcher.vhd:28' bound to instance 'level1_handler' of component 'level1_stretcher' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:262]
INFO: [Synth 8-638] synthesizing module 'level1_stretcher' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/level1_stretcher.vhd:43]
INFO: [Synth 8-3491] module 'counter_8_bit' declared at 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/8-bit_counter.vhd:25' bound to instance 'BCID_counter' of component 'counter_8_bit' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/level1_stretcher.vhd:88]
INFO: [Synth 8-638] synthesizing module 'counter_8_bit' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/8-bit_counter.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'counter_8_bit' (3#1) [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/8-bit_counter.vhd:38]
INFO: [Synth 8-3491] module 'counter_4_bit' declared at 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/4-bit_counter.vhd:25' bound to instance 'LVLID_counter' of component 'counter_4_bit' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/level1_stretcher.vhd:100]
INFO: [Synth 8-638] synthesizing module 'counter_4_bit' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/4-bit_counter.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'counter_4_bit' (4#1) [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/4-bit_counter.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'level1_stretcher' (5#1) [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/level1_stretcher.vhd:43]
INFO: [Synth 8-3491] module 'lfsr' declared at 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/lfsr.vhd:21' bound to instance 'random_generator1' of component 'lfsr' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:276]
INFO: [Synth 8-638] synthesizing module 'lfsr' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/lfsr.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'lfsr' (6#1) [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/lfsr.vhd:29]
INFO: [Synth 8-3491] module 'pixsimFifo' declared at 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/synth_1/.Xil/Vivado-13388-LAPTOP-IMI5H5SA/realtime/pixsimFifo_stub.vhdl:5' bound to instance 'fifo' of component 'pixsimFifo' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:285]
INFO: [Synth 8-638] synthesizing module 'pixsimFifo' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/synth_1/.Xil/Vivado-13388-LAPTOP-IMI5H5SA/realtime/pixsimFifo_stub.vhdl:21]
INFO: [Synth 8-3491] module 'treadmill' declared at 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/treadmill.vhd:32' bound to instance 'concenator1' of component 'treadmill' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:299]
INFO: [Synth 8-638] synthesizing module 'treadmill' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/treadmill.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'treadmill' (7#1) [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/treadmill.vhd:44]
INFO: [Synth 8-3491] module 'treadmill' declared at 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/treadmill.vhd:32' bound to instance 'concenator2' of component 'treadmill' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:310]
INFO: [Synth 8-3491] module 'treadmill' declared at 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/treadmill.vhd:32' bound to instance 'concenator3' of component 'treadmill' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:321]
INFO: [Synth 8-3491] module 'treadmill' declared at 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/treadmill.vhd:32' bound to instance 'concenator4' of component 'treadmill' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:332]
INFO: [Synth 8-3491] module 'fe_cmd_decoder_pxl' declared at 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/fe_cmd_decoder_pxl.vhd:43' bound to instance 'cmd_decoder' of component 'fe_cmd_decoder_pxl' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:343]
INFO: [Synth 8-638] synthesizing module 'fe_cmd_decoder_pxl' [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/fe_cmd_decoder_pxl.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'fe_cmd_decoder_pxl' (8#1) [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/fe_cmd_decoder_pxl.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'pixel_simulator' (9#1) [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:69]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/new/topP.v:191]
INFO: [Synth 8-6155] done synthesizing module 'topP' (10#1) [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/new/topP.v:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1082.535 ; gain = 58.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1082.535 ; gain = 58.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1082.535 ; gain = 58.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1082.535 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/pixsimFifo/pixsimFifo/pixsimFifo_in_context.xdc] for cell 'pix0/fifo'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/pixsimFifo/pixsimFifo/pixsimFifo_in_context.xdc] for cell 'pix0/fifo'
Parsing XDC File [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/N_eventsRom_1ms_512/N_eventsRom_1ms_512/N_eventsRom_1ms_512_in_context.xdc] for cell 'event_rom'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/N_eventsRom_1ms_512/N_eventsRom_1ms_512/N_eventsRom_1ms_512_in_context.xdc] for cell 'event_rom'
Parsing XDC File [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/Hit_poisson_Mu30/Hit_poisson_Mu30/Hit_poisson_Mu30_in_context.xdc] for cell 'hit_rom'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/Hit_poisson_Mu30/Hit_poisson_Mu30/Hit_poisson_Mu30_in_context.xdc] for cell 'hit_rom'
Parsing XDC File [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/Time_exp_mu100_1ms_4096/Time_exp_mu100_1ms_4096/Time_exp_mu100_1ms_4096_in_context.xdc] for cell 'time_rom'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/Time_exp_mu100_1ms_4096/Time_exp_mu100_1ms_4096/Time_exp_mu100_1ms_4096_in_context.xdc] for cell 'time_rom'
Parsing XDC File [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/constrs_1/imports/new/top.xdc]
Finished Parsing XDC File [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/constrs_1/imports/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/constrs_1/imports/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1196.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1196.746 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.746 ; gain = 172.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.746 ; gain = 172.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for pix0/fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for event_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hit_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for time_rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.746 ; gain = 172.980
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'shiffing_state_reg' in module 'treadmill'
INFO: [Synth 8-802] inferred FSM for state register 'fe_cmd_state_reg' in module 'fe_cmd_decoder_pxl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'topP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    load |                              001 |                              001
                   shift |                              010 |                              010
            emptybuffers |                              011 |                              100
               shiftload |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'shiffing_state_reg' using encoding 'sequential' in module 'treadmill'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
                    idle |                              001 |                              001
                     l1a |                              010 |                              010
           fast_slow_cmd |                              011 |                              011
                     ecr |                              100 |                              100
                     bcr |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fe_cmd_state_reg' using encoding 'sequential' in module 'fe_cmd_decoder_pxl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      b0 |                              000 |                              000
                      s0 |                              001 |                              100
                      s1 |                              010 |                              101
                      s2 |                              011 |                              110
                      s3 |                              100 |                              111
                      s4 |                              101 |                              001
                      s5 |                              110 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'topP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1196.746 ; gain = 172.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 16    
	   3 Input    5 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 6     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input   32 Bit        Muxes := 20    
	   5 Input   32 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 4     
	   3 Input   31 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 3     
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   7 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 12    
	   2 Input    5 Bit        Muxes := 22    
	   5 Input    5 Bit        Muxes := 8     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   3 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 28    
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 25    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 16    
	   6 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1196.746 ; gain = 172.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1196.746 ; gain = 172.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1196.746 ; gain = 172.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1205.180 ; gain = 181.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1205.543 ; gain = 181.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1205.543 ; gain = 181.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1205.543 ; gain = 181.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1205.543 ; gain = 181.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1205.543 ; gain = 181.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1205.543 ; gain = 181.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|topP        | pix0/random_generator1/rsr_reg[21] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|topP        | pix0/random_generator1/rsr_reg[8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |Time_exp_mu100_1ms_4096 |         1|
|2     |N_eventsRom_1ms_512     |         1|
|3     |Hit_poisson_Mu30        |         1|
|4     |pixsimFifo              |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |Hit_poisson_Mu30_bbox        |     1|
|2     |N_eventsRom_1ms_512_bbox     |     1|
|3     |Time_exp_mu100_1ms_4096_bbox |     1|
|4     |pixsimFifo_bbox              |     1|
|5     |BUFG                         |     1|
|6     |CARRY4                       |    15|
|7     |LUT1                         |     7|
|8     |LUT2                         |    29|
|9     |LUT3                         |    33|
|10    |LUT4                         |    80|
|11    |LUT5                         |    65|
|12    |LUT6                         |   142|
|13    |MUXF7                        |    18|
|14    |SRL16E                       |     2|
|15    |FDRE                         |   252|
|16    |FDSE                         |     1|
|17    |LDC                          |    21|
|18    |IBUF                         |     1|
|19    |OBUF                         |     6|
|20    |OBUFT                        |     1|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1205.543 ; gain = 181.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1205.543 ; gain = 67.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1205.543 ; gain = 181.777
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1217.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  LDC => LDCE: 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1217.562 ; gain = 193.797
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/synth_1/topP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topP_utilization_synth.rpt -pb topP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 18 16:26:39 2022...
