{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493330635260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493330635265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 03:33:55 2017 " "Processing started: Fri Apr 28 03:33:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493330635265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330635265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avalon_interface -c avalon_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off avalon_interface -c avalon_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330635265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493330635893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493330635893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_onchip_memory2_0 " "Found entity 1: unsaved_onchip_memory2_0" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_test_bench " "Found entity 1: unsaved_nios2_gen2_0_cpu_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: unsaved_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: unsaved_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: unsaved_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: unsaved_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: unsaved_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: unsaved_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: unsaved_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: unsaved_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: unsaved_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: unsaved_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: unsaved_nios2_gen2_0_cpu_nios2_oci" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_nios2_gen2_0_cpu " "Found entity 21: unsaved_nios2_gen2_0_cpu" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0 " "Found entity 1: unsaved_nios2_gen2_0" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux_001" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_004_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_004_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653567 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_004 " "Found entity 2: unsaved_mm_interconnect_0_router_004" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_002_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653567 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_002 " "Found entity 2: unsaved_mm_interconnect_0_router_002" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_001_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653567 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_001 " "Found entity 2: unsaved_mm_interconnect_0_router_001" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653567 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux_002 " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux_002" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux_001" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_jtag_uart_0_sim_scfifo_w " "Found entity 1: unsaved_jtag_uart_0_sim_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653598 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_jtag_uart_0_scfifo_w " "Found entity 2: unsaved_jtag_uart_0_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653598 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_jtag_uart_0_sim_scfifo_r " "Found entity 3: unsaved_jtag_uart_0_sim_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653598 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_jtag_uart_0_scfifo_r " "Found entity 4: unsaved_jtag_uart_0_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653598 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_jtag_uart_0 " "Found entity 5: unsaved_jtag_uart_0" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "unsaved/synthesis/submodules/unsaved_irq_mapper.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330653598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330653598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unsaved/synthesis/submodules/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "unsaved/synthesis/submodules/top.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "unsaved/synthesis/submodules/top.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/output1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unsaved/synthesis/submodules/output1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output1-ram_arch " "Found design unit 1: output1-ram_arch" {  } { { "unsaved/synthesis/submodules/output1.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/output1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""} { "Info" "ISGN_ENTITY_NAME" "1 output1 " "Found entity 1: output1" {  } { { "unsaved/synthesis/submodules/output1.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/output1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/input_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unsaved/synthesis/submodules/input_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_ram-ram_arch " "Found design unit 1: input_ram-ram_arch" {  } { { "unsaved/synthesis/submodules/input_ram.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/input_ram.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_ram " "Found entity 1: input_ram" {  } { { "unsaved/synthesis/submodules/input_ram.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/input_ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unsaved/synthesis/submodules/filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter-arch " "Found design unit 1: filter-arch" {  } { { "unsaved/synthesis/submodules/filter.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/filter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""} { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "unsaved/synthesis/submodules/filter.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/filter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/defs.vhd 1 0 " "Found 1 design units, including 0 entities, in source file unsaved/synthesis/submodules/defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 defs " "Found design unit 1: defs" {  } { { "unsaved/synthesis/submodules/defs.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/defs.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unsaved/synthesis/submodules/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-controlunit_arch " "Found design unit 1: controlunit-controlunit_arch" {  } { { "unsaved/synthesis/submodules/control_unit.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/control_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "unsaved/synthesis/submodules/control_unit.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/control_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unsaved/synthesis/submodules/control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_fsm-main_arch " "Found design unit 1: control_fsm-main_arch" {  } { { "unsaved/synthesis/submodules/control_fsm.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/control_fsm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "unsaved/synthesis/submodules/control_fsm.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/control_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unsaved/synthesis/submodules/avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_interface-avalon_arch " "Found design unit 1: avalon_interface-avalon_arch" {  } { { "unsaved/synthesis/submodules/avalon_interface.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/avalon_interface.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_interface " "Found entity 1: avalon_interface" {  } { { "unsaved/synthesis/submodules/avalon_interface.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/avalon_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654270 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/unsaved.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unsaved/synthesis/unsaved.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsaved-rtl " "Found design unit 1: unsaved-rtl" {  } { { "unsaved/synthesis/unsaved.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/unsaved.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654270 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "unsaved/synthesis/unsaved.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/unsaved.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330654270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330654270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "unsaved " "Elaborating entity \"unsaved\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493330654395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_0 unsaved_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"unsaved_jtag_uart_0\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\"" {  } { { "unsaved/synthesis/unsaved.vhd" "jtag_uart_0" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/unsaved.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330654473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_0_scfifo_w unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w " "Elaborating entity \"unsaved_jtag_uart_0_scfifo_w\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "the_unsaved_jtag_uart_0_scfifo_w" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330654551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "wfifo" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330654958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330654973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330654973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330654973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330654973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330654973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330654973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330654973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330654973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330654973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330654973 ""}  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493330654973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330655036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330655036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330655036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330655051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330655051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330655067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330655086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330655086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330655087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330655153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330655153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330655153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330655231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330655231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330655231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330655309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330655309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330655309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_0_scfifo_r unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r " "Elaborating entity \"unsaved_jtag_uart_0_scfifo_r\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "the_unsaved_jtag_uart_0_scfifo_r" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330655325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "unsaved_jtag_uart_0_alt_jtag_atlantic" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330655841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330655903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330655903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330655903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330655903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330655903 ""}  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493330655903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656013 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656028 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0 unsaved_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"unsaved_nios2_gen2_0\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\"" {  } { { "unsaved/synthesis/unsaved.vhd" "nios2_gen2_0" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/unsaved.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu " "Elaborating entity \"unsaved_nios2_gen2_0_cpu\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" "cpu" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_test_bench unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_test_bench:the_unsaved_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_test_bench\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_test_bench:the_unsaved_nios2_gen2_0_cpu_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_test_bench" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_register_bank_a_module unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_register_bank_a" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656388 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493330656388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330656481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330656481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_register_bank_b_module unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_register_bank_b" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_debug unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330656731 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493330656731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_break unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_break" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_itrace unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330656903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_pib unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_im unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_im" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_avalon_reg unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_ocimem unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_ocimem" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_ociram_sp_ram" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657395 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493330657395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330657457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330657457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_debug_slave_wrapper unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_debug_slave_tck unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_nios2_gen2_0_cpu_debug_slave_tck" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_debug_slave_sysclk unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "unsaved_nios2_gen2_0_cpu_debug_slave_phy" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330657723 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493330657723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657723 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330657941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330658200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_onchip_memory2_0 unsaved_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"unsaved_onchip_memory2_0\" for hierarchy \"unsaved_onchip_memory2_0:onchip_memory2_0\"" {  } { { "unsaved/synthesis/unsaved.vhd" "onchip_memory2_0" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/unsaved.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330658278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "the_altsyncram" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330658325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330658341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330658341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_onchip_memory2_0.hex " "Parameter \"init_file\" = \"unsaved_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330658341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330658341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330658341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330658341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330658341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330658341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330658341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330658341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330658341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330658341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330658341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330658341 ""}  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493330658341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4h1 " "Found entity 1: altsyncram_s4h1" {  } { { "db/altsyncram_s4h1.tdf" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/altsyncram_s4h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330658419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330658419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4h1 unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_s4h1:auto_generated " "Elaborating entity \"altsyncram_s4h1\" for hierarchy \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_s4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330658419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_interface avalon_interface:wavelet_0 " "Elaborating entity \"avalon_interface\" for hierarchy \"avalon_interface:wavelet_0\"" {  } { { "unsaved/synthesis/unsaved.vhd" "wavelet_0" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/unsaved.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330658591 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_write avalon_interface.vhd(20) " "Verilog HDL or VHDL warning at avalon_interface.vhd(20): object \"clk_write\" assigned a value but never read" {  } { { "unsaved/synthesis/submodules/avalon_interface.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/avalon_interface.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493330658591 "|unsaved|avalon_interface:wavelet_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ca avalon_interface.vhd(21) " "Verilog HDL or VHDL warning at avalon_interface.vhd(21): object \"ca\" assigned a value but never read" {  } { { "unsaved/synthesis/submodules/avalon_interface.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/avalon_interface.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493330658591 "|unsaved|avalon_interface:wavelet_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch avalon_interface.vhd(21) " "Verilog HDL or VHDL warning at avalon_interface.vhd(21): object \"ch\" assigned a value but never read" {  } { { "unsaved/synthesis/submodules/avalon_interface.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/avalon_interface.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493330658591 "|unsaved|avalon_interface:wavelet_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top avalon_interface:wavelet_0\|top:top_wavelet " "Elaborating entity \"top\" for hierarchy \"avalon_interface:wavelet_0\|top:top_wavelet\"" {  } { { "unsaved/synthesis/submodules/avalon_interface.vhd" "top_wavelet" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/avalon_interface.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330658606 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ca top.vhd(8) " "VHDL Signal Declaration warning at top.vhd(8): used implicit default value for signal \"ca\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "unsaved/synthesis/submodules/top.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/top.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493330658606 "|unsaved|avalon_interface:wavelet_0|top:top_wavelet"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ch top.vhd(8) " "VHDL Signal Declaration warning at top.vhd(8): used implicit default value for signal \"ch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "unsaved/synthesis/submodules/top.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/top.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493330658606 "|unsaved|avalon_interface:wavelet_0|top:top_wavelet"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "din top.vhd(21) " "Verilog HDL or VHDL warning at top.vhd(21): object \"din\" assigned a value but never read" {  } { { "unsaved/synthesis/submodules/top.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/top.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493330658606 "|unsaved|avalon_interface:wavelet_0|top:top_wavelet"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_in top.vhd(23) " "VHDL Signal Declaration warning at top.vhd(23): used implicit default value for signal \"data_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "unsaved/synthesis/submodules/top.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/top.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493330658606 "|unsaved|avalon_interface:wavelet_0|top:top_wavelet"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_clear top.vhd(44) " "Verilog HDL or VHDL warning at top.vhd(44): object \"out_clear\" assigned a value but never read" {  } { { "unsaved/synthesis/submodules/top.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/top.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493330658606 "|unsaved|avalon_interface:wavelet_0|top:top_wavelet"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready1 top.vhd(46) " "Verilog HDL or VHDL warning at top.vhd(46): object \"ready1\" assigned a value but never read" {  } { { "unsaved/synthesis/submodules/top.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/top.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493330658606 "|unsaved|avalon_interface:wavelet_0|top:top_wavelet"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_out top.vhd(46) " "VHDL Signal Declaration warning at top.vhd(46): used implicit default value for signal \"clk_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "unsaved/synthesis/submodules/top.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/top.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493330658606 "|unsaved|avalon_interface:wavelet_0|top:top_wavelet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller " "Elaborating entity \"controlunit\" for hierarchy \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\"" {  } { { "unsaved/synthesis/submodules/top.vhd" "data_controller" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/top.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330658622 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "writedata control_unit.vhd(16) " "VHDL Signal Declaration warning at control_unit.vhd(16): used explicit default value for signal \"writedata\" because signal was never assigned a value" {  } { { "unsaved/synthesis/submodules/control_unit.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/control_unit.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1493330658622 "|unsaved|avalon_interface:wavelet_0|top:top_wavelet|controlunit:data_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "write_en control_unit.vhd(17) " "VHDL Signal Declaration warning at control_unit.vhd(17): used explicit default value for signal \"write_en\" because signal was never assigned a value" {  } { { "unsaved/synthesis/submodules/control_unit.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/control_unit.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1493330658622 "|unsaved|avalon_interface:wavelet_0|top:top_wavelet|controlunit:data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_ram avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram " "Elaborating entity \"input_ram\" for hierarchy \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\"" {  } { { "unsaved/synthesis/submodules/control_unit.vhd" "ram" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/control_unit.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330658653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|filter:filter_1 " "Elaborating entity \"filter\" for hierarchy \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|filter:filter_1\"" {  } { { "unsaved/synthesis/submodules/control_unit.vhd" "filter_1" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/control_unit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330658669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output1 avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram1 " "Elaborating entity \"output1\" for hierarchy \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram1\"" {  } { { "unsaved/synthesis/submodules/control_unit.vhd" "outputram1" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/control_unit.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330658716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_fsm avalon_interface:wavelet_0\|top:top_wavelet\|control_fsm:fsm " "Elaborating entity \"control_fsm\" for hierarchy \"avalon_interface:wavelet_0\|top:top_wavelet\|control_fsm:fsm\"" {  } { { "unsaved/synthesis/submodules/top.vhd" "fsm" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/top.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330658747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0 unsaved_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_mm_interconnect_0\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\"" {  } { { "unsaved/synthesis/unsaved.vhd" "mm_interconnect_0" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/unsaved.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330658778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:wavelet_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:wavelet_0_avalon_slave_0_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "wavelet_0_avalon_slave_0_translator" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_mm_interconnect_0_router\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "the_default_decode" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_001 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"unsaved_mm_interconnect_0_router_001\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_001" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_001_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_001_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_mm_interconnect_0_router_002\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_002" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_004 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"unsaved_mm_interconnect_0_router_004\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_004" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_004_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_004_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_demux" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux_001 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux_001\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_demux_001" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_mux" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux_002 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux_002\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_mux_002" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_demux unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_demux\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_demux" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_mux" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "arb" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330659981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux_001 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux_001\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_mux_001" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330660044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330660089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "avalon_st_adapter" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330660099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330660115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_irq_mapper unsaved_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_irq_mapper\" for hierarchy \"unsaved_irq_mapper:irq_mapper\"" {  } { { "unsaved/synthesis/unsaved.vhd" "irq_mapper" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/unsaved.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330660161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "unsaved/synthesis/unsaved.vhd" "rst_controller" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/unsaved.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330660177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330660208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330660208 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1493330661549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.04.28.03:34:29 Progress: Loading slde4acca6f/alt_sld_fab_wrapper_hw.tcl " "2017.04.28.03:34:29 Progress: Loading slde4acca6f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330669990 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330674250 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330674625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330677754 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330677988 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330678222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330678488 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330678519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330678535 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1493330679305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde4acca6f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde4acca6f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde4acca6f/alt_sld_fab.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/ip/slde4acca6f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330679758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330679758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330679943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330679943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330679947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330679947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330680084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330680084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330680264 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330680264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330680264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/ip/slde4acca6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330680413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330680413 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[1\] " "Converted tri-state buffer \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[1\]\" feeding internal logic into a wire" {  } { { "unsaved/synthesis/submodules/input_ram.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/input_ram.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1493330683511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[0\] " "Converted tri-state buffer \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[0\]\" feeding internal logic into a wire" {  } { { "unsaved/synthesis/submodules/input_ram.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/input_ram.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1493330683511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[2\] " "Converted tri-state buffer \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[2\]\" feeding internal logic into a wire" {  } { { "unsaved/synthesis/submodules/input_ram.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/input_ram.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1493330683511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[3\] " "Converted tri-state buffer \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[3\]\" feeding internal logic into a wire" {  } { { "unsaved/synthesis/submodules/input_ram.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/input_ram.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1493330683511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[4\] " "Converted tri-state buffer \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[4\]\" feeding internal logic into a wire" {  } { { "unsaved/synthesis/submodules/input_ram.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/input_ram.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1493330683511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[5\] " "Converted tri-state buffer \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[5\]\" feeding internal logic into a wire" {  } { { "unsaved/synthesis/submodules/input_ram.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/input_ram.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1493330683511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[6\] " "Converted tri-state buffer \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[6\]\" feeding internal logic into a wire" {  } { { "unsaved/synthesis/submodules/input_ram.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/input_ram.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1493330683511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[7\] " "Converted tri-state buffer \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|readdata\[7\]\" feeding internal logic into a wire" {  } { { "unsaved/synthesis/submodules/input_ram.vhd" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/input_ram.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1493330683511 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1493330683511 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram2\|tram_rtl_0 " "Inferred dual-clock RAM node \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram2\|tram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1493330684143 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram1\|tram_rtl_0 " "Inferred dual-clock RAM node \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram1\|tram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1493330684143 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|tram " "RAM logic \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|input_ram:ram\|tram\" is uninferred due to inappropriate RAM size" {  } { { "unsaved/synthesis/submodules/input_ram.vhd" "tram" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/input_ram.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1493330684143 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1493330684143 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram2\|tram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram2\|tram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/avalon_interface.ram0_output1_bc7f42f0.hdl.mif " "Parameter INIT_FILE set to db/avalon_interface.ram0_output1_bc7f42f0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram1\|tram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram1\|tram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/avalon_interface.ram0_output1_bc7f42f0.hdl.mif " "Parameter INIT_FILE set to db/avalon_interface.ram0_output1_bc7f42f0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493330685384 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1493330685384 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1493330685384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram2\|altsyncram:tram_rtl_0 " "Elaborated megafunction instantiation \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram2\|altsyncram:tram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330685439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram2\|altsyncram:tram_rtl_0 " "Instantiated megafunction \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram2\|altsyncram:tram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/avalon_interface.ram0_output1_bc7f42f0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/avalon_interface.ram0_output1_bc7f42f0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685439 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493330685439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i8j1 " "Found entity 1: altsyncram_i8j1" {  } { { "db/altsyncram_i8j1.tdf" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/db/altsyncram_i8j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493330685501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330685501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram1\|altsyncram:tram_rtl_0 " "Elaborated megafunction instantiation \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram1\|altsyncram:tram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330685579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram1\|altsyncram:tram_rtl_0 " "Instantiated megafunction \"avalon_interface:wavelet_0\|top:top_wavelet\|controlunit:data_controller\|output1:outputram1\|altsyncram:tram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/avalon_interface.ram0_output1_bc7f42f0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/avalon_interface.ram0_output1_bc7f42f0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493330685579 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493330685579 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1493330686167 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 398 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 352 -1 0 } } { "unsaved/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Mtech/ee-705/project/demo_3/qsys/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1493330686343 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1493330686343 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330687843 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493330689973 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Mtech/ee-705/project/demo_3/qsys/output_files/avalon_interface.map.smsg " "Generated suppressed messages file F:/Mtech/ee-705/project/demo_3/qsys/output_files/avalon_interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330690488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493330692153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493330692153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1941 " "Implemented 1941 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493330692512 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493330692512 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1774 " "Implemented 1774 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493330692512 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1493330692512 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493330692512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "756 " "Peak virtual memory: 756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493330692731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 03:34:52 2017 " "Processing ended: Fri Apr 28 03:34:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493330692731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493330692731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493330692731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493330692731 ""}
