Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ae8a26719fa546f7a80f8e7a7b0ce05d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mvmac_behav xil_defaultlib.mvmac xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.dmem(data_width=32,addr_width=15...
Compiling architecture mixed of entity xil_defaultlib.user_logic [user_logic_default]
Compiling module xil_defaultlib.outmem(data_width=64,addr_width=...
Compiling architecture rtl of entity xil_defaultlib.baud_cnt [baud_cnt_default]
Compiling architecture rtl of entity xil_defaultlib.tx [tx_default]
Compiling architecture rtl of entity xil_defaultlib.RX [rx_default]
Compiling architecture rtl of entity xil_defaultlib.mmu_uart_top [mmu_uart_top_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart_Controller
Compiling architecture dataflow of entity xil_defaultlib.bin_to_ascii [\bin_to_ascii(n=64)\]
Compiling architecture dataflow of entity xil_defaultlib.bin_to_ascii [bin_to_ascii_default]
Compiling architecture mixed of entity xil_defaultlib.fixed_logic [fixed_logic_default]
Compiling architecture mixed of entity xil_defaultlib.mvmac
Built simulation snapshot mvmac_behav
