// Seed: 1373726632
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output supply1 id_2,
    inout tri id_3,
    input supply1 id_4,
    output uwire id_5,
    input wand id_6,
    output tri0 id_7
    , id_19,
    output uwire id_8,
    output supply0 id_9,
    input wor id_10,
    input wand id_11,
    input supply1 id_12,
    output uwire id_13,
    input wor id_14,
    inout wire id_15,
    output uwire id_16,
    input tri0 id_17
);
  always begin
    @(id_19) begin
      #1 assert (id_17);
    end
  end
  module_0();
  wire id_20;
  wire id_21;
  wire id_22;
  integer id_23 = 1;
  wire id_24;
  genvar id_25;
endmodule
