// Seed: 1627727690
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output wand id_2,
    output wire id_3,
    input uwire id_4,
    output uwire id_5,
    input supply0 id_6,
    output wand id_7
);
  assign id_2 = -1;
  assign module_1.id_12 = 0;
  assign id_2 = -1 == id_4;
endmodule
module module_0 #(
    parameter id_1  = 32'd68,
    parameter id_12 = 32'd28,
    parameter id_14 = 32'd89,
    parameter id_3  = 32'd72,
    parameter id_7  = 32'd8
) (
    input  tri   id_0,
    input  uwire module_1,
    output tri1  id_2,
    output tri   _id_3,
    output wor   id_4
    , _id_12,
    input  tri0  id_5,
    input  tri   id_6,
    output tri1  _id_7
    , id_13,
    input  tri1  id_8,
    input  wire  id_9,
    input  wor   id_10
    , _id_14
);
  logic [id_3  ==  1 : id_12  ==  id_1] id_15 = -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_4,
      id_9,
      id_4,
      id_6,
      id_4
  );
  logic [id_14 : id_7] id_16;
  ;
endmodule
