{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.508686",
   "Default View_TopLeft":"1299,397",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 3910 -y 770 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 3910 -y 790 -defaultsOSRD
preplace port lcd -pg 1 -lvl 9 -x 3910 -y 1210 -defaultsOSRD
preplace port lcd_rgb -pg 1 -lvl 9 -x 3910 -y 1230 -defaultsOSRD
preplace port GPIO -pg 1 -lvl 9 -x 3910 -y 1080 -defaultsOSRD
preplace port port-id_lcd_rst -pg 1 -lvl 9 -x 3910 -y 1250 -defaultsOSRD
preplace port port-id_lcd_bl -pg 1 -lvl 9 -x 3910 -y 1270 -defaultsOSRD
preplace port port-id_CPU_error_LED -pg 1 -lvl 9 -x 3910 -y 660 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 2420 -y 1120 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 3 -x 1320 -y 1000 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 3 -x 1320 -y 1260 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 4 -x 1830 -y 1780 -defaultsOSRD
preplace inst rgb2lcd_0 -pg 1 -lvl 5 -x 2420 -y 1520 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 1320 -y 1510 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 870 -y 500 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 490 -y 1020 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1830 -y 1510 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1320 -y 560 -defaultsOSRD
preplace inst reg2ram -pg 1 -lvl 4 -x 1830 -y 1070 -defaultsOSRD
preplace inst PS_to_CPU_controller_0 -pg 1 -lvl 7 -x 3450 -y 90 -defaultsOSRD
preplace inst rom -pg 1 -lvl 5 -x 2420 -y 620 -defaultsOSRD
preplace inst mem -pg 1 -lvl 5 -x 2420 -y 860 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 870 -y 800 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 5 -x 2420 -y 1370 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1830 -y 1260 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 6 -x 3060 -y 520 -defaultsOSRD
preplace inst AXI_LCD_TOU_DRI_0 -pg 1 -lvl 7 -x 3450 -y 400 -defaultsOSRD
preplace inst axi_wr_rom -pg 1 -lvl 7 -x 3450 -y 550 -defaultsOSRD
preplace inst axi_wr_bram_0 -pg 1 -lvl 7 -x 3450 -y 770 -defaultsOSRD
preplace inst bluex_v_3_1_0 -pg 1 -lvl 4 -x 1830 -y 800 -defaultsOSRD
preplace netloc AXI_LCD_TOU_DRI_0_out_con_wout 1 3 5 1670J 280 NJ 280 NJ 280 NJ 280 3600
preplace netloc Net 1 0 6 320 700 700 700 1100 1420 1660 1370 2190 990 2660
preplace netloc PS_to_CPU_controller_0_CPU_done 1 3 5 1660 270 NJ 270 NJ 270 NJ 270 3600
preplace netloc PS_to_CPU_controller_0_enable_CPU 1 3 5 1680J 290 NJ 290 NJ 290 NJ 290 3620
preplace netloc axi_gpio_1_ip2intc_irpt 1 3 3 1680 1330 2180J 1290 2650
preplace netloc blk_mem_gen_1_doutb 1 4 1 2110J 650n
preplace netloc bluex_0_current_addr 1 4 3 2090J 260 NJ 260 3220
preplace netloc bluex_v_3_1_0_CPU_error 1 4 5 2130J 500 2660J 710 3290J 680 NJ 680 3810
preplace netloc bluex_v_3_1_0_ROM_clk 1 4 1 2100 630n
preplace netloc bluex_v_3_1_0_ROM_en 1 4 1 2120 670n
preplace netloc clk_wiz_0_clk_out1 1 2 3 1130 1600 1500 1640 2190
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 5 1060 820 1630J 490 NJ 490 2910 330 3280
preplace netloc proc_sys_reset_0_peripheral_reset 1 2 2 N 800 N
preplace netloc processing_system7_0_FCLK_CLK1 1 1 6 700 900 1120 880 1650J 940 2150 940 2850 340 3270
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 320 1120 660J 1110 NJ 1110 1530J 980 NJ 980 2670
preplace netloc processing_system7_0_FCLK_RESET1_N 1 1 5 690 910 1140J 890 1540J 950 NJ 950 2680
preplace netloc rgb2lcd_0_lcd_bl 1 5 4 2910J 1270 NJ 1270 NJ 1270 NJ
preplace netloc rgb2lcd_0_lcd_rst 1 5 4 2900J 1250 NJ 1250 NJ 1250 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 4 680 920 1110 1610 1680 1630 2170J
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 2 3 1140 1410 1550J 1390 1980
preplace netloc xlconcat_0_dout 1 4 1 2150 1170n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 1640 560n
preplace netloc axi_gpio_1_GPIO 1 5 4 2870J 1080 NJ 1080 NJ 1080 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 6 1 3210 60n
preplace netloc axi_interconnect_0_M01_AXI 1 6 1 3220 370n
preplace netloc axi_interconnect_0_M02_AXI 1 6 1 N 530
preplace netloc axi_interconnect_0_M03_AXI 1 6 1 3210 550n
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 2160 1090n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 3 1 1520 990n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 3 1 1540 970n
preplace netloc axi_wr_bram_0_BRAM_PORT 1 4 4 2150 930 N 930 N 930 3600
preplace netloc axi_wr_rom_BRAM_PORT 1 4 4 2150 510 2870 700 3300 690 3600
preplace netloc bluex_v_3_1_0_REG_PORT 1 3 2 1680 930 1980
preplace netloc processing_system7_0_DDR 1 5 4 2690J 850 NJ 850 3610J 770 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 4 2910J 860 NJ 860 3620J 790 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 700 300 NJ 300 NJ 300 NJ 300 2650
preplace netloc processing_system7_0_M_AXI_GP1 1 5 1 2860 400n
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 3 1140 480 NJ 480 2140J
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 1130 480n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 1050 500n
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 1040 520n
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 1 N 540
preplace netloc rgb2lcd_0_lcd 1 5 4 2880J 1210 NJ 1210 NJ 1210 NJ
preplace netloc rgb2lcd_0_lcd_rgb 1 5 4 2890J 1230 NJ 1230 NJ 1230 NJ
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 4 1 2180 1510n
preplace netloc v_tc_0_vtiming_out 1 3 1 1510 1240n
preplace netloc bluex_v_3_1_0_MEM_PORT 1 4 1 2150 830n
levelinfo -pg 1 0 490 870 1320 1830 2420 3060 3450 3790 3910
pagesize -pg 1 -db -bbox -sgen 0 -10 4070 1920
"
}
{
   "da_axi4_cnt":"5",
   "da_board_cnt":"2",
   "da_bram_cntlr_cnt":"4",
   "da_clkrst_cnt":"4"
}
