Giovanni Ansaloni , Paolo Bonzini , Laura Pozzi, Design and Architectural Exploration of Expression-Grained Reconfigurable Arrays, Proceedings of the 2008 Symposium on Application Specific Processors, p.26-33, June 08-09, 2008[doi>10.1109/SASP.2008.4570782]
Nikhil Bansal , Sumit Gupta , Nikil Dutt , Alex Nicolau , Rajesh Gupta, Network Topology Exploration of Mesh-Based Coarse-Grain Reconfigurable Architectures, Proceedings of the conference on Design, automation and test in Europe, p.10474, February 16-20, 2004
Giuseppe Di Battista , Maurizio Patrignani , Francesco Vargiu, A Split&Push Approach to 3D Orthogonal Drawing, Proceedings of the 6th International Symposium on Graph Drawing, p.87-101, August 01, 1998
Frank Bouwens , Mladen Berekovic , Andreas Kanstein , Georgi Gaydadjiev, Architectural exploration of the ADRES coarse-grained reconfigurable array, Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications, March 27-29, 2007, Mangaratiba, Brazil
Philip Brisk , Adam Kaplan , Majid Sarrafzadeh, Area-efficient instruction set synthesis for reconfigurable system-on-chip designs, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996679]
H Bunke , G Allermann, Inexact graph matching for structural pattern recognition, Pattern Recognition Letters, v.1 n.4, p.245-253, May, 1983[doi>10.1016/0167-8655(83)90033-8]
Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
Hart, P. E., Nilsson, N. J., and Raphael, B. 1991. A formal basis for the heuristic determination of minimum cost paths. In Autonomous Mobile Robots: Perception, Mapping, and Navigation, Vol. 1, 375--382.
R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings of the conference on Design, automation and test in Europe, p.642-649, March 2001, Munich, Germany
Reiner W. Hartenstein , Thomas Hoffmann , Ulrich Nadeldinger, Design-Space Exploration of Low Power Coarse Grained Reconfigurable Datapath Array Architectures, Proceedings of the 10th International Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation, p.118-128, September 13-15, 2000
JÃ¶rg Henkel, A low power hardware/software partitioning approach for core-based embedded systems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.122-127, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309896]
Zhining Huang , Sharad Malik , Nahri Moreano , Guido Araujo, The design of dynamically reconfigurable datapath coprocessors, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.2, p.361-384, May 2004[doi>10.1145/993396.993403]
Kingshuk Karuri , Anupam Chattopadhyay , Xiaolin Chen , David Kammler , Ling Hao , Rainer Leupers , Heinrich Meyr , Gerd Ascheid, A design flow for architecture exploration and implementation of partially reconfigurable processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1281-1294, October 2008[doi>10.1109/TVLSI.2008.2002685]
Khawam, S., Arslan, T., and Westall, F. 2003. Embedded reconfigurable array targeting motion estimation applications. In Proceedings of the IEEE International Symposium on Circuits and Systems.
Yoonjin Kim , Mary Kiemb , Chulsoo Park , Jinyong Jung , Kiyoung Choi, Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization, Proceedings of the conference on Design, Automation and Test in Europe, p.12-17, March 07-11, 2005[doi>10.1109/DATE.2005.260]
Andy Lambrechts , Praveen Raghavan , Murali Jayapala , Bingfeng Mei , Francky Catthoor , Diederik Verkest, Interconnect exploration for energy versus performance tradeoffs for coarse grained reconfigurable architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.1, p.151-155, January 2009[doi>10.1109/TVLSI.2008.2002993]
Andrea Lodi , Luca Ciccarelli , Claudio Mucci , Roberto Giansante , Andrea Cappelli , Mario Toma, An Embedded Reconfigurable Datapath for SoC, Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.303-304, April 18-20, 2005[doi>10.1109/FCCM.2005.18]
Gayatri Mehta , Justin Stander , Mustafa Baz , Brady Hunsaker , Alex K. Jones, Interconnect customization for a hardware fabric, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-32, January 2009[doi>10.1145/1455229.1455240]
Bingfeng Mei , Andy Lambrechts , Diederik Verkest , Jean-Yves Mignolet , Rudy Lauwereins, Architecture Exploration for a Reconfigurable Architecture Template, IEEE Design & Test, v.22 n.2, p.90-101, March 2005[doi>10.1109/MDT.2005.27]
Mei, B., Vernalde, S., Verkest, D., Man, H., and Lauwereins, R. 2002. Dresc: A retargetable compiler for coarse-grained reconfigurable architectures. In Proceedings of the International Conference on Field Programmable Technology.
Nvidia. 2010. The benefits of multiple CPU cores in mobile devices. NVIDIA white paper.
Umit Y. Ogras , Radu Marculescu, "It's a small world after all": noc performance optimization via long-range link insertion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.693-706, July 2006[doi>10.1109/TVLSI.2006.878263]
Palermo, G., Mariani, G., Silvano, C., Locatelli, R., and Coppola, M. 2007. Mapping and topology customization approaches for application-specific stnoc designs. In Proceedings of the Conference on Application-Specific Systems, Architectures and Processors (ASAP'07). IEEE, 61--68.
Hyunchul Park , Kevin Fan , Scott A. Mahlke , Taewook Oh , Heeseok Kim , Hong-seok Kim, Edge-centric modulo scheduling for coarse-grained reconfigurable architectures, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454140]
Park, I. 2007. Power-conscious optimization of coarse-grained reconfigurable architecture. M.S. thesis, Seoul National University, Seoul, Korea.
Thoresen, S. 2007. An efficient solution to inexact graph matching with application to computer vision. Ph.D. thesis, NTNU, Norway.
Terry Tao Ye , Giovanni De Micheli , Luca Benini, Analysis of power consumption on switch fabrics in network routers, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514051]
Peter Yiannacouras , J. Gregory Steffan , Jonathan Rose, Application-specific customization of soft processor microarchitecture, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117231]
Jonghee W. Yoon , Aviral Shrivastava , Sanghyun Park , Minwook Ahn , Reiley Jeyapaul , Yunheung Paek, SPKM: a novel graph drawing based algorithm for application mapping onto coarse-grained reconfigurable architectures, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
