Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\PCB_Project_1\PCB1.PcbDoc
Date     : 2017/7/30
Time     : 21:59:08

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad 3.3V_H-5(29.083mm,79.756mm) on Multi-Layer And Pad 3.3V_H-4(31.623mm,79.756mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad 3.3V_H-2(36.703mm,79.756mm) on Multi-Layer And Pad 3.3V_H-1(39.243mm,79.756mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad 3.3V_H-6(26.543mm,79.756mm) on Multi-Layer And Pad 3.3V_H-5(29.083mm,79.756mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad 3.3V_H-4(31.623mm,79.756mm) on Multi-Layer And Pad 3.3V_H-3(34.163mm,79.756mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad 3.3V_H-3(34.163mm,79.756mm) on Multi-Layer And Pad 3.3V_H-2(36.703mm,79.756mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad 5V_H-4(79.121mm,77.47mm) on Multi-Layer And Pad 5V_H-5(81.661mm,77.47mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad 5V_H-3(76.581mm,77.47mm) on Multi-Layer And Pad 5V_H-4(79.121mm,77.47mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad 5V_H-5(81.661mm,77.47mm) on Multi-Layer And Pad 5V_H-6(84.201mm,77.47mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad 5V_H-1(71.501mm,77.47mm) on Multi-Layer And Pad 5V_H-2(74.041mm,77.47mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad 5V_H-2(74.041mm,77.47mm) on Multi-Layer And Pad 5V_H-3(76.581mm,77.47mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C1 Between Pad S13-1(60.631mm,38.39mm) on Multi-Layer And Pad S13-1(67.131mm,38.39mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C1 Between Pad S5-1(60.631mm,54.9mm) on Multi-Layer And Pad S5-1(67.131mm,54.9mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C1 Between Pad S1-1(60.631mm,63.155mm) on Multi-Layer And Pad S1-1(67.131mm,63.155mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C1 Between Pad S9-1(60.631mm,46.645mm) on Multi-Layer And Pad S9-1(67.131mm,46.645mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C2 Between Pad S14-1(70.791mm,38.39mm) on Multi-Layer And Pad S14-1(77.291mm,38.39mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C2 Between Pad S6-1(70.791mm,54.9mm) on Multi-Layer And Pad S6-1(77.291mm,54.9mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C2 Between Pad S2-1(70.791mm,63.155mm) on Multi-Layer And Pad S2-1(77.291mm,63.155mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C2 Between Pad S10-1(70.791mm,46.645mm) on Multi-Layer And Pad S10-1(77.291mm,46.645mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C3 Between Pad S15-1(80.951mm,38.39mm) on Multi-Layer And Pad S15-1(87.451mm,38.39mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C3 Between Pad S7-1(80.951mm,54.9mm) on Multi-Layer And Pad S7-1(87.451mm,54.9mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C3 Between Pad S3-1(80.951mm,63.155mm) on Multi-Layer And Pad S3-1(87.451mm,63.155mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C3 Between Pad S11-1(80.951mm,46.645mm) on Multi-Layer And Pad S11-1(87.451mm,46.645mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C4 Between Pad S16-1(91.111mm,38.39mm) on Multi-Layer And Pad S16-1(97.611mm,38.39mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C4 Between Pad S8-1(91.111mm,54.9mm) on Multi-Layer And Pad S8-1(97.611mm,54.9mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C4 Between Pad S4-1(91.111mm,63.155mm) on Multi-Layer And Pad S4-1(97.611mm,63.155mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C4 Between Pad S12-1(91.111mm,46.645mm) on Multi-Layer And Pad S12-1(97.611mm,46.645mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad GND_H-3(76.581mm,82.042mm) on Multi-Layer And Pad GND_H-4(79.121mm,82.042mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad GND_H-5(81.661mm,82.042mm) on Multi-Layer And Pad GND_H-6(84.201mm,82.042mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad GND_H-1(71.501mm,82.042mm) on Multi-Layer And Pad GND_H-2(74.041mm,82.042mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad RX23T-8(12.319mm,48.641mm) on Multi-Layer And Pad RX23T-44(50.419mm,51.181mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad GND_H-4(79.121mm,82.042mm) on Multi-Layer And Pad GND_H-5(81.661mm,82.042mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad GND_H-2(74.041mm,82.042mm) on Multi-Layer And Pad GND_H-3(76.581mm,82.042mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC1_1 Between Pad U1-2(55.245mm,79.756mm) on Top Layer And Pad U1-2(62.103mm,79.756mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net R1 Between Pad S3-2(80.951mm,67.655mm) on Multi-Layer And Pad S3-2(87.451mm,67.655mm) on Multi-Layer 
Rule Violations :34

Processing Rule : Clearance Constraint (Gap=0.508mm) (All),(All)
   Violation between Clearance Constraint: (0.468mm < 0.508mm) Between Pad C1-1(48.855mm,79.756mm) on Multi-Layer And Pad C1-2(46.355mm,79.756mm) on Multi-Layer 
Rule Violations :1

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.508mm) (Max=0.508mm) (Preferred=0.508mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-0(10mm,10mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-1(90mm,80mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-2(10mm,80mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-3(90mm,10mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (47.655mm,79.756mm) on Top Overlay And Pad C1-1(48.855mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Arc (47.655mm,79.756mm) on Top Overlay And Pad C1-2(46.355mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Arc (47.605mm,79.756mm) on Top Overlay And Pad C1-2(46.355mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (75.941mm,38.74mm) on Top Overlay And Pad S14-1(77.291mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (75.941mm,42.54mm) on Top Overlay And Pad S14-2(77.291mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (72.141mm,38.74mm) on Top Overlay And Pad S14-1(70.791mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (72.141mm,42.54mm) on Top Overlay And Pad S14-2(70.791mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (65.781mm,63.505mm) on Top Overlay And Pad S1-1(67.131mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (65.781mm,67.305mm) on Top Overlay And Pad S1-2(67.131mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (61.981mm,63.505mm) on Top Overlay And Pad S1-1(60.631mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (61.981mm,67.305mm) on Top Overlay And Pad S1-2(60.631mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (69.231mm,22.999mm) on Top Overlay And Pad LEDB-2(67.945mm,22.987mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (69.231mm,22.999mm) on Top Overlay And Pad LEDB-1(70.485mm,22.987mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (69.231mm,15.379mm) on Top Overlay And Pad LEDR-2(67.945mm,15.367mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (69.231mm,15.379mm) on Top Overlay And Pad LEDR-1(70.485mm,15.367mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (65.781mm,38.74mm) on Top Overlay And Pad S13-1(67.131mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (65.781mm,42.54mm) on Top Overlay And Pad S13-2(67.131mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (61.981mm,38.74mm) on Top Overlay And Pad S13-1(60.631mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (61.981mm,42.54mm) on Top Overlay And Pad S13-2(60.631mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (86.101mm,38.74mm) on Top Overlay And Pad S15-1(87.451mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (86.101mm,42.54mm) on Top Overlay And Pad S15-2(87.451mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (82.301mm,38.74mm) on Top Overlay And Pad S15-1(80.951mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (82.301mm,42.54mm) on Top Overlay And Pad S15-2(80.951mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (96.261mm,38.74mm) on Top Overlay And Pad S16-1(97.611mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (96.261mm,42.54mm) on Top Overlay And Pad S16-2(97.611mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (92.461mm,38.74mm) on Top Overlay And Pad S16-1(91.111mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (92.461mm,42.54mm) on Top Overlay And Pad S16-2(91.111mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (65.781mm,46.995mm) on Top Overlay And Pad S9-1(67.131mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (65.781mm,50.795mm) on Top Overlay And Pad S9-2(67.131mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (61.981mm,46.995mm) on Top Overlay And Pad S9-1(60.631mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (61.981mm,50.795mm) on Top Overlay And Pad S9-2(60.631mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (75.941mm,46.995mm) on Top Overlay And Pad S10-1(77.291mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (75.941mm,50.795mm) on Top Overlay And Pad S10-2(77.291mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (72.141mm,46.995mm) on Top Overlay And Pad S10-1(70.791mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (72.141mm,50.795mm) on Top Overlay And Pad S10-2(70.791mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (86.101mm,46.995mm) on Top Overlay And Pad S11-1(87.451mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (86.101mm,50.795mm) on Top Overlay And Pad S11-2(87.451mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (82.301mm,46.995mm) on Top Overlay And Pad S11-1(80.951mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (82.301mm,50.795mm) on Top Overlay And Pad S11-2(80.951mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (96.261mm,46.995mm) on Top Overlay And Pad S12-1(97.611mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (96.261mm,50.795mm) on Top Overlay And Pad S12-2(97.611mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (92.461mm,46.995mm) on Top Overlay And Pad S12-1(91.111mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (92.461mm,50.795mm) on Top Overlay And Pad S12-2(91.111mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (65.781mm,55.25mm) on Top Overlay And Pad S5-1(67.131mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (65.781mm,59.05mm) on Top Overlay And Pad S5-2(67.131mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (61.981mm,55.25mm) on Top Overlay And Pad S5-1(60.631mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (61.981mm,59.05mm) on Top Overlay And Pad S5-2(60.631mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (75.941mm,55.25mm) on Top Overlay And Pad S6-1(77.291mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (75.941mm,59.05mm) on Top Overlay And Pad S6-2(77.291mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (72.141mm,55.25mm) on Top Overlay And Pad S6-1(70.791mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (72.141mm,59.05mm) on Top Overlay And Pad S6-2(70.791mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (86.101mm,55.25mm) on Top Overlay And Pad S7-1(87.451mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (86.101mm,59.05mm) on Top Overlay And Pad S7-2(87.451mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (82.301mm,55.25mm) on Top Overlay And Pad S7-1(80.951mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (82.301mm,59.05mm) on Top Overlay And Pad S7-2(80.951mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (96.261mm,55.25mm) on Top Overlay And Pad S8-1(97.611mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (96.261mm,59.05mm) on Top Overlay And Pad S8-2(97.611mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (92.461mm,55.25mm) on Top Overlay And Pad S8-1(91.111mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (92.461mm,59.05mm) on Top Overlay And Pad S8-2(91.111mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (75.941mm,63.505mm) on Top Overlay And Pad S2-1(77.291mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (75.941mm,67.305mm) on Top Overlay And Pad S2-2(77.291mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (72.141mm,63.505mm) on Top Overlay And Pad S2-1(70.791mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (72.141mm,67.305mm) on Top Overlay And Pad S2-2(70.791mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (86.101mm,63.505mm) on Top Overlay And Pad S3-1(87.451mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (86.101mm,67.305mm) on Top Overlay And Pad S3-2(87.451mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (82.301mm,63.505mm) on Top Overlay And Pad S3-1(80.951mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (82.301mm,67.305mm) on Top Overlay And Pad S3-2(80.951mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (96.261mm,63.505mm) on Top Overlay And Pad S4-1(97.611mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (96.261mm,67.305mm) on Top Overlay And Pad S4-2(97.611mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (92.461mm,63.505mm) on Top Overlay And Pad S4-1(91.111mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (92.461mm,67.305mm) on Top Overlay And Pad S4-2(91.111mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Arc (62.738mm,83.185mm) on Top Overlay And Pad U1-1(62.103mm,82.056mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (46.335mm,77.724mm)(47.605mm,78.994mm) on Top Overlay And Pad C1-2(46.355mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.763mm,78.168mm)(47.605mm,80.01mm) on Top Overlay And Pad C1-2(46.355mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Track (45.471mm,80.924mm)(46.525mm,81.978mm) on Top Overlay And Pad C1-2(46.355mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.605mm,77.343mm)(47.605mm,82.245mm) on Top Overlay And Pad C1-2(46.355mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.382mm,78.803mm)(47.605mm,81.026mm) on Top Overlay And Pad C1-2(46.355mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.167mm,79.604mm)(47.605mm,82.042mm) on Top Overlay And Pad C1-2(46.355mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.335mm,77.724mm)(47.605mm,78.994mm) on Top Overlay And Pad C1-1(48.855mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.763mm,78.168mm)(47.605mm,80.01mm) on Top Overlay And Pad C1-1(48.855mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.605mm,77.343mm)(47.605mm,82.245mm) on Top Overlay And Pad C1-1(48.855mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Track (45.382mm,78.803mm)(47.605mm,81.026mm) on Top Overlay And Pad C1-1(48.855mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,37.64mm)(71.041mm,43.64mm) on Top Overlay And Pad S14-1(70.791mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,37.64mm)(77.041mm,37.64mm) on Top Overlay And Pad S14-1(70.791mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (77.041mm,37.64mm)(77.041mm,43.64mm) on Top Overlay And Pad S14-1(77.291mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "S15" (79.083mm,37.554mm) on Top Overlay And Pad S14-1(77.291mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,37.64mm)(77.041mm,37.64mm) on Top Overlay And Pad S14-1(77.291mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,37.64mm)(71.041mm,43.64mm) on Top Overlay And Pad S14-2(70.791mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,43.64mm)(77.041mm,43.64mm) on Top Overlay And Pad S14-2(70.791mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (77.041mm,37.64mm)(77.041mm,43.64mm) on Top Overlay And Pad S14-2(77.291mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,43.64mm)(77.041mm,43.64mm) on Top Overlay And Pad S14-2(77.291mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,62.405mm)(60.881mm,68.405mm) on Top Overlay And Pad S1-1(60.631mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,62.405mm)(66.881mm,62.405mm) on Top Overlay And Pad S1-1(60.631mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (66.881mm,62.405mm)(66.881mm,68.405mm) on Top Overlay And Pad S1-1(67.131mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "S2" (68.923mm,62.319mm) on Top Overlay And Pad S1-1(67.131mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,62.405mm)(66.881mm,62.405mm) on Top Overlay And Pad S1-1(67.131mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,62.405mm)(60.881mm,68.405mm) on Top Overlay And Pad S1-2(60.631mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,68.405mm)(66.881mm,68.405mm) on Top Overlay And Pad S1-2(60.631mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (66.881mm,62.405mm)(66.881mm,68.405mm) on Top Overlay And Pad S1-2(67.131mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,68.405mm)(66.881mm,68.405mm) on Top Overlay And Pad S1-2(67.131mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (68.326mm,21.336mm)(68.326mm,24.765mm) on Top Overlay And Pad LEDB-2(67.945mm,22.987mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (68.58mm,21.209mm)(68.58mm,24.765mm) on Top Overlay And Pad LEDB-2(67.945mm,22.987mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (68.834mm,21.082mm)(68.834mm,24.892mm) on Top Overlay And Pad LEDB-2(67.945mm,22.987mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (68.199mm,21.463mm)(68.199mm,24.638mm) on Top Overlay And Pad LEDB-2(67.945mm,22.987mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (68.326mm,21.336mm)(68.326mm,24.765mm) on Top Overlay And Pad LEDB-2(67.945mm,22.987mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Track (67.945mm,21.59mm)(68.072mm,21.463mm) on Top Overlay And Pad LEDB-2(67.945mm,22.987mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Track (67.691mm,24.257mm)(67.945mm,24.511mm) on Top Overlay And Pad LEDB-2(67.945mm,22.987mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (67.691mm,21.717mm)(67.691mm,24.257mm) on Top Overlay And Pad LEDB-2(67.945mm,22.987mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (67.945mm,21.59mm)(67.945mm,24.511mm) on Top Overlay And Pad LEDB-2(67.945mm,22.987mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (67.513mm,21.971mm)(67.513mm,23.952mm) on Top Overlay And Pad LEDB-2(67.945mm,22.987mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (83.058mm,22.987mm)(83.693mm,22.987mm) on Top Overlay And Pad RLEDB-2(84.51mm,22.987mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (76.327mm,22.987mm)(76.962mm,22.987mm) on Top Overlay And Pad RLEDB-1(75.51mm,22.987mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (68.326mm,13.716mm)(68.326mm,17.145mm) on Top Overlay And Pad LEDR-2(67.945mm,15.367mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (68.58mm,13.589mm)(68.58mm,17.145mm) on Top Overlay And Pad LEDR-2(67.945mm,15.367mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (68.834mm,13.462mm)(68.834mm,17.272mm) on Top Overlay And Pad LEDR-2(67.945mm,15.367mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (68.199mm,13.843mm)(68.199mm,17.018mm) on Top Overlay And Pad LEDR-2(67.945mm,15.367mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (68.326mm,13.716mm)(68.326mm,17.145mm) on Top Overlay And Pad LEDR-2(67.945mm,15.367mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Track (67.945mm,13.97mm)(68.072mm,13.843mm) on Top Overlay And Pad LEDR-2(67.945mm,15.367mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Track (67.691mm,16.637mm)(67.945mm,16.891mm) on Top Overlay And Pad LEDR-2(67.945mm,15.367mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (67.691mm,14.097mm)(67.691mm,16.637mm) on Top Overlay And Pad LEDR-2(67.945mm,15.367mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (67.945mm,13.97mm)(67.945mm,16.891mm) on Top Overlay And Pad LEDR-2(67.945mm,15.367mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (67.513mm,14.351mm)(67.513mm,16.332mm) on Top Overlay And Pad LEDR-2(67.945mm,15.367mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (83.058mm,15.367mm)(83.693mm,15.367mm) on Top Overlay And Pad RLEDR-2(84.51mm,15.367mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (76.327mm,15.367mm)(76.962mm,15.367mm) on Top Overlay And Pad RLEDR-1(75.51mm,15.367mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,20.828mm)(37.211mm,20.828mm) on Top Overlay And Pad OLED_H-3(30.861mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,18.288mm)(37.211mm,18.288mm) on Top Overlay And Pad OLED_H-3(30.861mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.211mm,18.288mm)(37.211mm,20.828mm) on Top Overlay And Pad OLED_H-1(35.941mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,20.828mm)(37.211mm,20.828mm) on Top Overlay And Pad OLED_H-1(35.941mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,18.288mm)(37.211mm,18.288mm) on Top Overlay And Pad OLED_H-1(35.941mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,20.828mm)(37.211mm,20.828mm) on Top Overlay And Pad OLED_H-2(33.401mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,18.288mm)(37.211mm,18.288mm) on Top Overlay And Pad OLED_H-2(33.401mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,20.828mm)(37.211mm,20.828mm) on Top Overlay And Pad OLED_H-4(28.321mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,18.288mm)(37.211mm,18.288mm) on Top Overlay And Pad OLED_H-4(28.321mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,20.828mm)(37.211mm,20.828mm) on Top Overlay And Pad OLED_H-5(25.781mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,18.288mm)(37.211mm,18.288mm) on Top Overlay And Pad OLED_H-5(25.781mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,20.828mm)(37.211mm,20.828mm) on Top Overlay And Pad OLED_H-6(23.241mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,18.288mm)(37.211mm,18.288mm) on Top Overlay And Pad OLED_H-6(23.241mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,18.288mm)(19.431mm,20.828mm) on Top Overlay And Pad OLED_H-7(20.701mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,20.828mm)(37.211mm,20.828mm) on Top Overlay And Pad OLED_H-7(20.701mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (19.431mm,18.288mm)(37.211mm,18.288mm) on Top Overlay And Pad OLED_H-7(20.701mm,19.558mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,37.64mm)(60.881mm,43.64mm) on Top Overlay And Pad S13-1(60.631mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,37.64mm)(66.881mm,37.64mm) on Top Overlay And Pad S13-1(60.631mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (66.881mm,37.64mm)(66.881mm,43.64mm) on Top Overlay And Pad S13-1(67.131mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "S14" (68.923mm,37.554mm) on Top Overlay And Pad S13-1(67.131mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,37.64mm)(66.881mm,37.64mm) on Top Overlay And Pad S13-1(67.131mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,37.64mm)(60.881mm,43.64mm) on Top Overlay And Pad S13-2(60.631mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,43.64mm)(66.881mm,43.64mm) on Top Overlay And Pad S13-2(60.631mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (66.881mm,37.64mm)(66.881mm,43.64mm) on Top Overlay And Pad S13-2(67.131mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,43.64mm)(66.881mm,43.64mm) on Top Overlay And Pad S13-2(67.131mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,37.64mm)(81.201mm,43.64mm) on Top Overlay And Pad S15-1(80.951mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,37.64mm)(87.201mm,37.64mm) on Top Overlay And Pad S15-1(80.951mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (87.201mm,37.64mm)(87.201mm,43.64mm) on Top Overlay And Pad S15-1(87.451mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "S16" (89.243mm,37.554mm) on Top Overlay And Pad S15-1(87.451mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,37.64mm)(87.201mm,37.64mm) on Top Overlay And Pad S15-1(87.451mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,37.64mm)(81.201mm,43.64mm) on Top Overlay And Pad S15-2(80.951mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,43.64mm)(87.201mm,43.64mm) on Top Overlay And Pad S15-2(80.951mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (87.201mm,37.64mm)(87.201mm,43.64mm) on Top Overlay And Pad S15-2(87.451mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,43.64mm)(87.201mm,43.64mm) on Top Overlay And Pad S15-2(87.451mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,37.64mm)(91.361mm,43.64mm) on Top Overlay And Pad S16-1(91.111mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,37.64mm)(97.361mm,37.64mm) on Top Overlay And Pad S16-1(91.111mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (97.361mm,37.64mm)(97.361mm,43.64mm) on Top Overlay And Pad S16-1(97.611mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,37.64mm)(97.361mm,37.64mm) on Top Overlay And Pad S16-1(97.611mm,38.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,37.64mm)(91.361mm,43.64mm) on Top Overlay And Pad S16-2(91.111mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,43.64mm)(97.361mm,43.64mm) on Top Overlay And Pad S16-2(91.111mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (97.361mm,37.64mm)(97.361mm,43.64mm) on Top Overlay And Pad S16-2(97.611mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,43.64mm)(97.361mm,43.64mm) on Top Overlay And Pad S16-2(97.611mm,42.89mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.654mm,26.797mm)(25.654mm,31.877mm) on Top Overlay And Pad SCI5-2(24.384mm,30.607mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (23.114mm,31.877mm)(25.654mm,31.877mm) on Top Overlay And Pad SCI5-2(24.384mm,30.607mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (23.114mm,26.797mm)(23.114mm,31.877mm) on Top Overlay And Pad SCI5-2(24.384mm,30.607mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.654mm,26.797mm)(25.654mm,31.877mm) on Top Overlay And Pad SCI5-1(24.384mm,28.067mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (23.114mm,26.797mm)(25.654mm,26.797mm) on Top Overlay And Pad SCI5-1(24.384mm,28.067mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (23.114mm,26.797mm)(23.114mm,31.877mm) on Top Overlay And Pad SCI5-1(24.384mm,28.067mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,45.895mm)(60.881mm,51.895mm) on Top Overlay And Pad S9-1(60.631mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,45.895mm)(66.881mm,45.895mm) on Top Overlay And Pad S9-1(60.631mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (66.881mm,45.895mm)(66.881mm,51.895mm) on Top Overlay And Pad S9-1(67.131mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "S10" (68.923mm,45.809mm) on Top Overlay And Pad S9-1(67.131mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,45.895mm)(66.881mm,45.895mm) on Top Overlay And Pad S9-1(67.131mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,45.895mm)(60.881mm,51.895mm) on Top Overlay And Pad S9-2(60.631mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,51.895mm)(66.881mm,51.895mm) on Top Overlay And Pad S9-2(60.631mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (66.881mm,45.895mm)(66.881mm,51.895mm) on Top Overlay And Pad S9-2(67.131mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,51.895mm)(66.881mm,51.895mm) on Top Overlay And Pad S9-2(67.131mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,45.895mm)(71.041mm,51.895mm) on Top Overlay And Pad S10-1(70.791mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,45.895mm)(77.041mm,45.895mm) on Top Overlay And Pad S10-1(70.791mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (77.041mm,45.895mm)(77.041mm,51.895mm) on Top Overlay And Pad S10-1(77.291mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "S11" (79.083mm,45.809mm) on Top Overlay And Pad S10-1(77.291mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,45.895mm)(77.041mm,45.895mm) on Top Overlay And Pad S10-1(77.291mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,45.895mm)(71.041mm,51.895mm) on Top Overlay And Pad S10-2(70.791mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,51.895mm)(77.041mm,51.895mm) on Top Overlay And Pad S10-2(70.791mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (77.041mm,45.895mm)(77.041mm,51.895mm) on Top Overlay And Pad S10-2(77.291mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,51.895mm)(77.041mm,51.895mm) on Top Overlay And Pad S10-2(77.291mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,45.895mm)(81.201mm,51.895mm) on Top Overlay And Pad S11-1(80.951mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,45.895mm)(87.201mm,45.895mm) on Top Overlay And Pad S11-1(80.951mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (87.201mm,45.895mm)(87.201mm,51.895mm) on Top Overlay And Pad S11-1(87.451mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "S12" (89.243mm,45.809mm) on Top Overlay And Pad S11-1(87.451mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,45.895mm)(87.201mm,45.895mm) on Top Overlay And Pad S11-1(87.451mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,45.895mm)(81.201mm,51.895mm) on Top Overlay And Pad S11-2(80.951mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,51.895mm)(87.201mm,51.895mm) on Top Overlay And Pad S11-2(80.951mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (87.201mm,45.895mm)(87.201mm,51.895mm) on Top Overlay And Pad S11-2(87.451mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,51.895mm)(87.201mm,51.895mm) on Top Overlay And Pad S11-2(87.451mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,45.895mm)(91.361mm,51.895mm) on Top Overlay And Pad S12-1(91.111mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,45.895mm)(97.361mm,45.895mm) on Top Overlay And Pad S12-1(91.111mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (97.361mm,45.895mm)(97.361mm,51.895mm) on Top Overlay And Pad S12-1(97.611mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,45.895mm)(97.361mm,45.895mm) on Top Overlay And Pad S12-1(97.611mm,46.645mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,45.895mm)(91.361mm,51.895mm) on Top Overlay And Pad S12-2(91.111mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,51.895mm)(97.361mm,51.895mm) on Top Overlay And Pad S12-2(91.111mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (97.361mm,45.895mm)(97.361mm,51.895mm) on Top Overlay And Pad S12-2(97.611mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,51.895mm)(97.361mm,51.895mm) on Top Overlay And Pad S12-2(97.611mm,51.145mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,54.15mm)(60.881mm,60.15mm) on Top Overlay And Pad S5-1(60.631mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,54.15mm)(66.881mm,54.15mm) on Top Overlay And Pad S5-1(60.631mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (66.881mm,54.15mm)(66.881mm,60.15mm) on Top Overlay And Pad S5-1(67.131mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "S6" (68.923mm,54.064mm) on Top Overlay And Pad S5-1(67.131mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,54.15mm)(66.881mm,54.15mm) on Top Overlay And Pad S5-1(67.131mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,54.15mm)(60.881mm,60.15mm) on Top Overlay And Pad S5-2(60.631mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,60.15mm)(66.881mm,60.15mm) on Top Overlay And Pad S5-2(60.631mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (66.881mm,54.15mm)(66.881mm,60.15mm) on Top Overlay And Pad S5-2(67.131mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (60.881mm,60.15mm)(66.881mm,60.15mm) on Top Overlay And Pad S5-2(67.131mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,54.15mm)(71.041mm,60.15mm) on Top Overlay And Pad S6-1(70.791mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,54.15mm)(77.041mm,54.15mm) on Top Overlay And Pad S6-1(70.791mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (77.041mm,54.15mm)(77.041mm,60.15mm) on Top Overlay And Pad S6-1(77.291mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "S7" (79.083mm,54.064mm) on Top Overlay And Pad S6-1(77.291mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,54.15mm)(77.041mm,54.15mm) on Top Overlay And Pad S6-1(77.291mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,54.15mm)(71.041mm,60.15mm) on Top Overlay And Pad S6-2(70.791mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,60.15mm)(77.041mm,60.15mm) on Top Overlay And Pad S6-2(70.791mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (77.041mm,54.15mm)(77.041mm,60.15mm) on Top Overlay And Pad S6-2(77.291mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,60.15mm)(77.041mm,60.15mm) on Top Overlay And Pad S6-2(77.291mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,54.15mm)(81.201mm,60.15mm) on Top Overlay And Pad S7-1(80.951mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,54.15mm)(87.201mm,54.15mm) on Top Overlay And Pad S7-1(80.951mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (87.201mm,54.15mm)(87.201mm,60.15mm) on Top Overlay And Pad S7-1(87.451mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "S8" (89.243mm,54.064mm) on Top Overlay And Pad S7-1(87.451mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,54.15mm)(87.201mm,54.15mm) on Top Overlay And Pad S7-1(87.451mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,54.15mm)(81.201mm,60.15mm) on Top Overlay And Pad S7-2(80.951mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,60.15mm)(87.201mm,60.15mm) on Top Overlay And Pad S7-2(80.951mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (87.201mm,54.15mm)(87.201mm,60.15mm) on Top Overlay And Pad S7-2(87.451mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,60.15mm)(87.201mm,60.15mm) on Top Overlay And Pad S7-2(87.451mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,54.15mm)(91.361mm,60.15mm) on Top Overlay And Pad S8-1(91.111mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,54.15mm)(97.361mm,54.15mm) on Top Overlay And Pad S8-1(91.111mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (97.361mm,54.15mm)(97.361mm,60.15mm) on Top Overlay And Pad S8-1(97.611mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,54.15mm)(97.361mm,54.15mm) on Top Overlay And Pad S8-1(97.611mm,54.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,54.15mm)(91.361mm,60.15mm) on Top Overlay And Pad S8-2(91.111mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,60.15mm)(97.361mm,60.15mm) on Top Overlay And Pad S8-2(91.111mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (97.361mm,54.15mm)(97.361mm,60.15mm) on Top Overlay And Pad S8-2(97.611mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,60.15mm)(97.361mm,60.15mm) on Top Overlay And Pad S8-2(97.611mm,59.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (6.477mm,26.797mm)(6.477mm,31.877mm) on Top Overlay And Pad SCI1&PPM-2(7.747mm,28.067mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (6.477mm,26.797mm)(9.017mm,26.797mm) on Top Overlay And Pad SCI1&PPM-2(7.747mm,28.067mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (9.017mm,26.797mm)(9.017mm,31.877mm) on Top Overlay And Pad SCI1&PPM-2(7.747mm,28.067mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (6.477mm,26.797mm)(6.477mm,31.877mm) on Top Overlay And Pad SCI1&PPM-1(7.747mm,30.607mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (6.477mm,31.877mm)(9.017mm,31.877mm) on Top Overlay And Pad SCI1&PPM-1(7.747mm,30.607mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (9.017mm,26.797mm)(9.017mm,31.877mm) on Top Overlay And Pad SCI1&PPM-1(7.747mm,30.607mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,62.405mm)(71.041mm,68.405mm) on Top Overlay And Pad S2-1(70.791mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,62.405mm)(77.041mm,62.405mm) on Top Overlay And Pad S2-1(70.791mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (77.041mm,62.405mm)(77.041mm,68.405mm) on Top Overlay And Pad S2-1(77.291mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "S3" (79.083mm,62.319mm) on Top Overlay And Pad S2-1(77.291mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,62.405mm)(77.041mm,62.405mm) on Top Overlay And Pad S2-1(77.291mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,62.405mm)(71.041mm,68.405mm) on Top Overlay And Pad S2-2(70.791mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,68.405mm)(77.041mm,68.405mm) on Top Overlay And Pad S2-2(70.791mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (77.041mm,62.405mm)(77.041mm,68.405mm) on Top Overlay And Pad S2-2(77.291mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.041mm,68.405mm)(77.041mm,68.405mm) on Top Overlay And Pad S2-2(77.291mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,62.405mm)(81.201mm,68.405mm) on Top Overlay And Pad S3-1(80.951mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,62.405mm)(87.201mm,62.405mm) on Top Overlay And Pad S3-1(80.951mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (87.201mm,62.405mm)(87.201mm,68.405mm) on Top Overlay And Pad S3-1(87.451mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "S4" (89.243mm,62.319mm) on Top Overlay And Pad S3-1(87.451mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,62.405mm)(87.201mm,62.405mm) on Top Overlay And Pad S3-1(87.451mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,62.405mm)(81.201mm,68.405mm) on Top Overlay And Pad S3-2(80.951mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,68.405mm)(87.201mm,68.405mm) on Top Overlay And Pad S3-2(80.951mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (87.201mm,62.405mm)(87.201mm,68.405mm) on Top Overlay And Pad S3-2(87.451mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (81.201mm,68.405mm)(87.201mm,68.405mm) on Top Overlay And Pad S3-2(87.451mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,62.405mm)(91.361mm,68.405mm) on Top Overlay And Pad S4-1(91.111mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,62.405mm)(97.361mm,62.405mm) on Top Overlay And Pad S4-1(91.111mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (97.361mm,62.405mm)(97.361mm,68.405mm) on Top Overlay And Pad S4-1(97.611mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,62.405mm)(97.361mm,62.405mm) on Top Overlay And Pad S4-1(97.611mm,63.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,62.405mm)(91.361mm,68.405mm) on Top Overlay And Pad S4-2(91.111mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,68.405mm)(97.361mm,68.405mm) on Top Overlay And Pad S4-2(91.111mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (97.361mm,62.405mm)(97.361mm,68.405mm) on Top Overlay And Pad S4-2(97.611mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (91.361mm,68.405mm)(97.361mm,68.405mm) on Top Overlay And Pad S4-2(97.611mm,67.655mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,68.072mm)(55.118mm,68.072mm) on Top Overlay And Pad REMOTE_H-3(48.768mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,70.612mm)(55.118mm,70.612mm) on Top Overlay And Pad REMOTE_H-3(48.768mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.118mm,68.072mm)(55.118mm,70.612mm) on Top Overlay And Pad REMOTE_H-1(53.848mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,68.072mm)(55.118mm,68.072mm) on Top Overlay And Pad REMOTE_H-1(53.848mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,70.612mm)(55.118mm,70.612mm) on Top Overlay And Pad REMOTE_H-1(53.848mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,68.072mm)(55.118mm,68.072mm) on Top Overlay And Pad REMOTE_H-2(51.308mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,70.612mm)(55.118mm,70.612mm) on Top Overlay And Pad REMOTE_H-2(51.308mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,68.072mm)(55.118mm,68.072mm) on Top Overlay And Pad REMOTE_H-4(46.228mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,70.612mm)(55.118mm,70.612mm) on Top Overlay And Pad REMOTE_H-4(46.228mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,68.072mm)(55.118mm,68.072mm) on Top Overlay And Pad REMOTE_H-5(43.688mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,70.612mm)(55.118mm,70.612mm) on Top Overlay And Pad REMOTE_H-5(43.688mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,68.072mm)(55.118mm,68.072mm) on Top Overlay And Pad REMOTE_H-6(41.148mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,70.612mm)(55.118mm,70.612mm) on Top Overlay And Pad REMOTE_H-6(41.148mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,68.072mm)(37.338mm,70.612mm) on Top Overlay And Pad REMOTE_H-7(38.608mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,68.072mm)(55.118mm,68.072mm) on Top Overlay And Pad REMOTE_H-7(38.608mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (37.338mm,70.612mm)(55.118mm,70.612mm) on Top Overlay And Pad REMOTE_H-7(38.608mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (85.471mm,76.2mm)(85.471mm,78.74mm) on Top Overlay And Pad 5V_H-6(84.201mm,77.47mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,76.2mm)(85.471mm,76.2mm) on Top Overlay And Pad 5V_H-6(84.201mm,77.47mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,78.74mm)(85.471mm,78.74mm) on Top Overlay And Pad 5V_H-6(84.201mm,77.47mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,76.2mm)(85.471mm,76.2mm) on Top Overlay And Pad 5V_H-5(81.661mm,77.47mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,78.74mm)(85.471mm,78.74mm) on Top Overlay And Pad 5V_H-5(81.661mm,77.47mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,76.2mm)(85.471mm,76.2mm) on Top Overlay And Pad 5V_H-4(79.121mm,77.47mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,78.74mm)(85.471mm,78.74mm) on Top Overlay And Pad 5V_H-4(79.121mm,77.47mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,76.2mm)(85.471mm,76.2mm) on Top Overlay And Pad 5V_H-3(76.581mm,77.47mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,78.74mm)(85.471mm,78.74mm) on Top Overlay And Pad 5V_H-3(76.581mm,77.47mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,76.2mm)(85.471mm,76.2mm) on Top Overlay And Pad 5V_H-2(74.041mm,77.47mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,78.74mm)(85.471mm,78.74mm) on Top Overlay And Pad 5V_H-2(74.041mm,77.47mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,76.2mm)(70.231mm,78.74mm) on Top Overlay And Pad 5V_H-1(71.501mm,77.47mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,76.2mm)(85.471mm,76.2mm) on Top Overlay And Pad 5V_H-1(71.501mm,77.47mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,78.74mm)(85.471mm,78.74mm) on Top Overlay And Pad 5V_H-1(71.501mm,77.47mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.273mm,78.486mm)(25.273mm,81.026mm) on Top Overlay And Pad 3.3V_H-6(26.543mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.273mm,78.486mm)(40.513mm,78.486mm) on Top Overlay And Pad 3.3V_H-6(26.543mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.273mm,81.026mm)(40.513mm,81.026mm) on Top Overlay And Pad 3.3V_H-6(26.543mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.273mm,78.486mm)(40.513mm,78.486mm) on Top Overlay And Pad 3.3V_H-5(29.083mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.273mm,81.026mm)(40.513mm,81.026mm) on Top Overlay And Pad 3.3V_H-5(29.083mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.273mm,78.486mm)(40.513mm,78.486mm) on Top Overlay And Pad 3.3V_H-4(31.623mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.273mm,81.026mm)(40.513mm,81.026mm) on Top Overlay And Pad 3.3V_H-4(31.623mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.273mm,78.486mm)(40.513mm,78.486mm) on Top Overlay And Pad 3.3V_H-3(34.163mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.273mm,81.026mm)(40.513mm,81.026mm) on Top Overlay And Pad 3.3V_H-3(34.163mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.273mm,78.486mm)(40.513mm,78.486mm) on Top Overlay And Pad 3.3V_H-2(36.703mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.273mm,81.026mm)(40.513mm,81.026mm) on Top Overlay And Pad 3.3V_H-2(36.703mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.513mm,78.486mm)(40.513mm,81.026mm) on Top Overlay And Pad 3.3V_H-1(39.243mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.273mm,78.486mm)(40.513mm,78.486mm) on Top Overlay And Pad 3.3V_H-1(39.243mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (25.273mm,81.026mm)(40.513mm,81.026mm) on Top Overlay And Pad 3.3V_H-1(39.243mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (85.471mm,80.772mm)(85.471mm,83.312mm) on Top Overlay And Pad GND_H-6(84.201mm,82.042mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,80.772mm)(85.471mm,80.772mm) on Top Overlay And Pad GND_H-6(84.201mm,82.042mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,83.312mm)(85.471mm,83.312mm) on Top Overlay And Pad GND_H-6(84.201mm,82.042mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,80.772mm)(85.471mm,80.772mm) on Top Overlay And Pad GND_H-5(81.661mm,82.042mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,83.312mm)(85.471mm,83.312mm) on Top Overlay And Pad GND_H-5(81.661mm,82.042mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,80.772mm)(85.471mm,80.772mm) on Top Overlay And Pad GND_H-4(79.121mm,82.042mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,83.312mm)(85.471mm,83.312mm) on Top Overlay And Pad GND_H-4(79.121mm,82.042mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,80.772mm)(85.471mm,80.772mm) on Top Overlay And Pad GND_H-3(76.581mm,82.042mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,83.312mm)(85.471mm,83.312mm) on Top Overlay And Pad GND_H-3(76.581mm,82.042mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,80.772mm)(85.471mm,80.772mm) on Top Overlay And Pad GND_H-2(74.041mm,82.042mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,83.312mm)(85.471mm,83.312mm) on Top Overlay And Pad GND_H-2(74.041mm,82.042mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,80.772mm)(70.231mm,83.312mm) on Top Overlay And Pad GND_H-1(71.501mm,82.042mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,80.772mm)(85.471mm,80.772mm) on Top Overlay And Pad GND_H-1(71.501mm,82.042mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (70.231mm,83.312mm)(85.471mm,83.312mm) on Top Overlay And Pad GND_H-1(71.501mm,82.042mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "5V_H" (86.576mm,78.575mm) on Top Overlay And Pad Free-1(90mm,80mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "GND_H" (86.576mm,83.147mm) on Top Overlay And Pad Free-1(90mm,80mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "RLEDR" (86.169mm,16.37mm) on Top Overlay And Pad Free-3(90mm,10mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,57.531mm)(26.289mm,62.611mm) on Top Overlay And Pad RX23T-64(27.559mm,58.801mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,57.531mm)(46.609mm,57.531mm) on Top Overlay And Pad RX23T-64(27.559mm,58.801mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,57.531mm)(26.289mm,62.611mm) on Top Overlay And Pad RX23T-63(27.559mm,61.341mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,62.611mm)(46.609mm,62.611mm) on Top Overlay And Pad RX23T-63(27.559mm,61.341mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,57.531mm)(46.609mm,57.531mm) on Top Overlay And Pad RX23T-62(30.099mm,58.801mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,62.611mm)(46.609mm,62.611mm) on Top Overlay And Pad RX23T-61(30.099mm,61.341mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,57.531mm)(46.609mm,57.531mm) on Top Overlay And Pad RX23T-60(32.639mm,58.801mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,62.611mm)(46.609mm,62.611mm) on Top Overlay And Pad RX23T-59(32.639mm,61.341mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,57.531mm)(46.609mm,57.531mm) on Top Overlay And Pad RX23T-58(35.179mm,58.801mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,62.611mm)(46.609mm,62.611mm) on Top Overlay And Pad RX23T-57(35.179mm,61.341mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,57.531mm)(46.609mm,57.531mm) on Top Overlay And Pad RX23T-56(37.719mm,58.801mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,62.611mm)(46.609mm,62.611mm) on Top Overlay And Pad RX23T-55(37.719mm,61.341mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,57.531mm)(46.609mm,57.531mm) on Top Overlay And Pad RX23T-54(40.259mm,58.801mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,62.611mm)(46.609mm,62.611mm) on Top Overlay And Pad RX23T-53(40.259mm,61.341mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,57.531mm)(46.609mm,57.531mm) on Top Overlay And Pad RX23T-52(42.799mm,58.801mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,62.611mm)(46.609mm,62.611mm) on Top Overlay And Pad RX23T-51(42.799mm,61.341mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.609mm,57.531mm)(46.609mm,62.611mm) on Top Overlay And Pad RX23T-50(45.339mm,58.801mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,57.531mm)(46.609mm,57.531mm) on Top Overlay And Pad RX23T-50(45.339mm,58.801mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.609mm,57.531mm)(46.609mm,62.611mm) on Top Overlay And Pad RX23T-49(45.339mm,61.341mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,62.611mm)(46.609mm,62.611mm) on Top Overlay And Pad RX23T-49(45.339mm,61.341mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.149mm,37.211mm)(49.149mm,57.531mm) on Top Overlay And Pad RX23T-48(50.419mm,56.261mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.149mm,57.531mm)(54.229mm,57.531mm) on Top Overlay And Pad RX23T-48(50.419mm,56.261mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.229mm,37.211mm)(54.229mm,57.531mm) on Top Overlay And Pad RX23T-47(52.959mm,56.261mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.149mm,57.531mm)(54.229mm,57.531mm) on Top Overlay And Pad RX23T-47(52.959mm,56.261mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.149mm,37.211mm)(49.149mm,57.531mm) on Top Overlay And Pad RX23T-46(50.419mm,53.721mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.229mm,37.211mm)(54.229mm,57.531mm) on Top Overlay And Pad RX23T-45(52.959mm,53.721mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.149mm,37.211mm)(49.149mm,57.531mm) on Top Overlay And Pad RX23T-44(50.419mm,51.181mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.229mm,37.211mm)(54.229mm,57.531mm) on Top Overlay And Pad RX23T-43(52.959mm,51.181mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.149mm,37.211mm)(49.149mm,57.531mm) on Top Overlay And Pad RX23T-42(50.419mm,48.641mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.229mm,37.211mm)(54.229mm,57.531mm) on Top Overlay And Pad RX23T-41(52.959mm,48.641mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.149mm,37.211mm)(49.149mm,57.531mm) on Top Overlay And Pad RX23T-40(50.419mm,46.101mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.229mm,37.211mm)(54.229mm,57.531mm) on Top Overlay And Pad RX23T-39(52.959mm,46.101mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.149mm,37.211mm)(49.149mm,57.531mm) on Top Overlay And Pad RX23T-38(50.419mm,43.561mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.229mm,37.211mm)(54.229mm,57.531mm) on Top Overlay And Pad RX23T-37(52.959mm,43.561mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.149mm,37.211mm)(49.149mm,57.531mm) on Top Overlay And Pad RX23T-36(50.419mm,41.021mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.229mm,37.211mm)(54.229mm,57.531mm) on Top Overlay And Pad RX23T-35(52.959mm,41.021mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.149mm,37.211mm)(49.149mm,57.531mm) on Top Overlay And Pad RX23T-34(50.419mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.149mm,37.211mm)(54.229mm,37.211mm) on Top Overlay And Pad RX23T-34(50.419mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.229mm,37.211mm)(54.229mm,57.531mm) on Top Overlay And Pad RX23T-33(52.959mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.149mm,37.211mm)(54.229mm,37.211mm) on Top Overlay And Pad RX23T-33(52.959mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.609mm,34.671mm)(46.609mm,39.751mm) on Top Overlay And Pad RX23T-32(45.339mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,39.751mm)(46.609mm,39.751mm) on Top Overlay And Pad RX23T-32(45.339mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.609mm,34.671mm)(46.609mm,39.751mm) on Top Overlay And Pad RX23T-31(45.339mm,35.941mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,34.671mm)(46.609mm,34.671mm) on Top Overlay And Pad RX23T-31(45.339mm,35.941mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,39.751mm)(46.609mm,39.751mm) on Top Overlay And Pad RX23T-30(42.799mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,34.671mm)(46.609mm,34.671mm) on Top Overlay And Pad RX23T-29(42.799mm,35.941mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,39.751mm)(46.609mm,39.751mm) on Top Overlay And Pad RX23T-28(40.259mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,34.671mm)(46.609mm,34.671mm) on Top Overlay And Pad RX23T-27(40.259mm,35.941mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,39.751mm)(46.609mm,39.751mm) on Top Overlay And Pad RX23T-26(37.719mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,34.671mm)(46.609mm,34.671mm) on Top Overlay And Pad RX23T-25(37.719mm,35.941mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,39.751mm)(46.609mm,39.751mm) on Top Overlay And Pad RX23T-24(35.179mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,34.671mm)(46.609mm,34.671mm) on Top Overlay And Pad RX23T-23(35.179mm,35.941mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,39.751mm)(46.609mm,39.751mm) on Top Overlay And Pad RX23T-22(32.639mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,34.671mm)(46.609mm,34.671mm) on Top Overlay And Pad RX23T-21(32.639mm,35.941mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,39.751mm)(46.609mm,39.751mm) on Top Overlay And Pad RX23T-20(30.099mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,34.671mm)(46.609mm,34.671mm) on Top Overlay And Pad RX23T-19(30.099mm,35.941mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,34.671mm)(26.289mm,39.751mm) on Top Overlay And Pad RX23T-18(27.559mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,39.751mm)(46.609mm,39.751mm) on Top Overlay And Pad RX23T-18(27.559mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,34.671mm)(26.289mm,39.751mm) on Top Overlay And Pad RX23T-17(27.559mm,35.941mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.289mm,34.671mm)(46.609mm,34.671mm) on Top Overlay And Pad RX23T-17(27.559mm,35.941mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (13.589mm,37.211mm)(13.589mm,57.531mm) on Top Overlay And Pad RX23T-16(12.319mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (8.509mm,37.211mm)(13.589mm,37.211mm) on Top Overlay And Pad RX23T-16(12.319mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (8.509mm,37.211mm)(8.509mm,57.531mm) on Top Overlay And Pad RX23T-15(9.779mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (8.509mm,37.211mm)(13.589mm,37.211mm) on Top Overlay And Pad RX23T-15(9.779mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (13.589mm,37.211mm)(13.589mm,57.531mm) on Top Overlay And Pad RX23T-14(12.319mm,41.021mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (8.509mm,37.211mm)(8.509mm,57.531mm) on Top Overlay And Pad RX23T-13(9.779mm,41.021mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (13.589mm,37.211mm)(13.589mm,57.531mm) on Top Overlay And Pad RX23T-12(12.319mm,43.561mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (8.509mm,37.211mm)(8.509mm,57.531mm) on Top Overlay And Pad RX23T-11(9.779mm,43.561mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (13.589mm,37.211mm)(13.589mm,57.531mm) on Top Overlay And Pad RX23T-10(12.319mm,46.101mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (8.509mm,37.211mm)(8.509mm,57.531mm) on Top Overlay And Pad RX23T-9(9.779mm,46.101mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (13.589mm,37.211mm)(13.589mm,57.531mm) on Top Overlay And Pad RX23T-8(12.319mm,48.641mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (8.509mm,37.211mm)(8.509mm,57.531mm) on Top Overlay And Pad RX23T-7(9.779mm,48.641mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (13.589mm,37.211mm)(13.589mm,57.531mm) on Top Overlay And Pad RX23T-6(12.319mm,51.181mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (8.509mm,37.211mm)(8.509mm,57.531mm) on Top Overlay And Pad RX23T-5(9.779mm,51.181mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (13.589mm,37.211mm)(13.589mm,57.531mm) on Top Overlay And Pad RX23T-4(12.319mm,53.721mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (8.509mm,37.211mm)(8.509mm,57.531mm) on Top Overlay And Pad RX23T-3(9.779mm,53.721mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (13.589mm,37.211mm)(13.589mm,57.531mm) on Top Overlay And Pad RX23T-2(12.319mm,56.261mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (8.509mm,57.531mm)(13.589mm,57.531mm) on Top Overlay And Pad RX23T-2(12.319mm,56.261mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (8.509mm,37.211mm)(8.509mm,57.531mm) on Top Overlay And Pad RX23T-1(9.779mm,56.261mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (8.509mm,57.531mm)(13.589mm,57.531mm) on Top Overlay And Pad RX23T-1(9.779mm,56.261mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "REMOTE_H" (55.118mm,71.12mm) on Top Overlay And Pad U1-2(55.245mm,79.756mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :416

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "S15" (79.083mm,37.554mm) on Top Overlay And Track (71.041mm,37.64mm)(77.041mm,37.64mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S15" (79.083mm,37.554mm) on Top Overlay And Track (77.041mm,37.64mm)(77.041mm,43.64mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "S2" (68.923mm,62.319mm) on Top Overlay And Track (60.881mm,62.405mm)(66.881mm,62.405mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S2" (68.923mm,62.319mm) on Top Overlay And Track (66.881mm,62.405mm)(66.881mm,68.405mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "S14" (68.923mm,37.554mm) on Top Overlay And Track (60.881mm,37.64mm)(66.881mm,37.64mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S14" (68.923mm,37.554mm) on Top Overlay And Track (66.881mm,37.64mm)(66.881mm,43.64mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "S16" (89.243mm,37.554mm) on Top Overlay And Track (81.201mm,37.64mm)(87.201mm,37.64mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S16" (89.243mm,37.554mm) on Top Overlay And Track (87.201mm,37.64mm)(87.201mm,43.64mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "S10" (68.923mm,45.809mm) on Top Overlay And Track (60.881mm,45.895mm)(66.881mm,45.895mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S10" (68.923mm,45.809mm) on Top Overlay And Track (66.881mm,45.895mm)(66.881mm,51.895mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "S11" (79.083mm,45.809mm) on Top Overlay And Track (71.041mm,45.895mm)(77.041mm,45.895mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S11" (79.083mm,45.809mm) on Top Overlay And Track (77.041mm,45.895mm)(77.041mm,51.895mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "S12" (89.243mm,45.809mm) on Top Overlay And Track (81.201mm,45.895mm)(87.201mm,45.895mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S12" (89.243mm,45.809mm) on Top Overlay And Track (87.201mm,45.895mm)(87.201mm,51.895mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "S6" (68.923mm,54.064mm) on Top Overlay And Track (60.881mm,54.15mm)(66.881mm,54.15mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S6" (68.923mm,54.064mm) on Top Overlay And Track (66.881mm,54.15mm)(66.881mm,60.15mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "S7" (79.083mm,54.064mm) on Top Overlay And Track (71.041mm,54.15mm)(77.041mm,54.15mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S7" (79.083mm,54.064mm) on Top Overlay And Track (77.041mm,54.15mm)(77.041mm,60.15mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "S8" (89.243mm,54.064mm) on Top Overlay And Track (81.201mm,54.15mm)(87.201mm,54.15mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S8" (89.243mm,54.064mm) on Top Overlay And Track (87.201mm,54.15mm)(87.201mm,60.15mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "S3" (79.083mm,62.319mm) on Top Overlay And Track (71.041mm,62.405mm)(77.041mm,62.405mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S3" (79.083mm,62.319mm) on Top Overlay And Track (77.041mm,62.405mm)(77.041mm,68.405mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "S4" (89.243mm,62.319mm) on Top Overlay And Track (81.201mm,62.405mm)(87.201mm,62.405mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S4" (89.243mm,62.319mm) on Top Overlay And Track (87.201mm,62.405mm)(87.201mm,68.405mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "REMOTE_H" (55.118mm,71.12mm) on Top Overlay And Track (37.338mm,70.612mm)(55.118mm,70.612mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "REMOTE_H" (55.118mm,71.12mm) on Top Overlay And Track (55.118mm,68.072mm)(55.118mm,70.612mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "49" (47.117mm,60.96mm) on Top Overlay And Track (46.609mm,57.531mm)(46.609mm,62.611mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.101mm < 0.254mm) Between Text "64" (24.384mm,58.293mm) on Top Overlay And Track (26.289mm,57.531mm)(26.289mm,62.611mm) on Top Overlay Silk Text to Silk Clearance [0.101mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "63" (24.511mm,60.96mm) on Top Overlay And Track (26.289mm,57.531mm)(26.289mm,62.611mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.028mm < 0.254mm) Between Text "SCI5" (23.279mm,32.728mm) on Top Overlay And Track (26.289mm,34.671mm)(46.609mm,34.671mm) on Top Overlay Silk Text to Silk Clearance [0.028mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "17" (24.511mm,35.433mm) on Top Overlay And Track (26.289mm,34.671mm)(26.289mm,39.751mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "18" (24.384mm,38.1mm) on Top Overlay And Track (26.289mm,34.671mm)(26.289mm,39.751mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.031mm < 0.254mm) Between Text "SCI5" (23.279mm,32.728mm) on Top Overlay And Track (26.289mm,34.671mm)(26.289mm,39.751mm) on Top Overlay Silk Text to Silk Clearance [0.031mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "31" (47.117mm,35.433mm) on Top Overlay And Track (46.609mm,34.671mm)(46.609mm,39.751mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.058mm < 0.254mm) Between Text "32" (46.99mm,37.973mm) on Top Overlay And Track (46.609mm,34.671mm)(46.609mm,39.751mm) on Top Overlay Silk Text to Silk Clearance [0.058mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "1" (9.525mm,58.039mm) on Top Overlay And Track (8.509mm,57.531mm)(13.589mm,57.531mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "2" (12.065mm,58.039mm) on Top Overlay And Track (8.509mm,57.531mm)(13.589mm,57.531mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "15" (9.144mm,35.941mm) on Top Overlay And Track (8.509mm,37.211mm)(13.589mm,37.211mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "16" (11.684mm,35.941mm) on Top Overlay And Track (8.509mm,37.211mm)(13.589mm,37.211mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SCI5" (23.279mm,32.728mm) on Top Overlay And Track (10.795mm,32.893mm)(54.864mm,32.893mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RX23T" (55.766mm,63.767mm) on Top Overlay And Text "S1" (58.763mm,62.319mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND_H" (86.576mm,83.147mm) on Top Overlay And Text "5V_H" (86.576mm,78.575mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "U1" (53.073mm,83.376mm) on Top Overlay And Text "REMOTE_H" (55.118mm,71.12mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "RLEDR" (86.169mm,16.37mm) on Top Overlay And Text "RLEDB" (86.169mm,23.99mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RX23T" (55.766mm,63.767mm) on Top Overlay And Text "S5" (58.763mm,54.064mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :45

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01