DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
itemName "ALL"
)
]
instances [
(Instance
name "I_FIFO_s"
duLibraryName "memory"
duName "FIFO"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "depth"
type "positive"
value "fifoDepth"
)
]
mwi 0
uid 4615,0
)
(Instance
name "I_FIFO_m"
duLibraryName "memory"
duName "FIFO"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "depth"
type "positive"
value "fifoDepth"
)
]
mwi 0
uid 6521,0
)
(Instance
name "I_trans"
duLibraryName "SPI"
duName "spiTransceiver_master"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "cPol"
type "std_ulogic"
value "cPol"
)
(GiElement
name "cPha"
type "std_ulogic"
value "cPha"
)
]
mwi 0
uid 6678,0
)
(Instance
name "I_ctl"
duLibraryName "SPI"
duName "spiControl_master"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "databitNb"
)
]
mwi 0
uid 6914,0
)
(Instance
name "I_tim"
duLibraryName "SPI"
duName "spiTimer"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "spiFrequency"
type "real"
value "spiFrequency"
)
]
mwi 0
uid 7149,0
)
]
embeddedInstances [
(EmbeddedInstance
name "inv_SS"
number "2"
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.3 (Build 4)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI/hds/spi@fifo_master/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI/hds/spi@fifo_master/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI/hds/spi@fifo_master"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI/hds/spiFifo_master"
)
(vvPair
variable "date"
value "02/16/21"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "16"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "spiFifo_master"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "02/16/21"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphrodite"
)
(vvPair
variable "graphical_source_time"
value "11:08:05"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphrodite"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "SPI"
)
(vvPair
variable "library_downstream_Concatenation"
value "U:/ELN_Board/Synthesis"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\ELN_Board\\Synthesis"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../Demo/designcheck"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libraries/SPI"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\ELN_Board\\Synthesis"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "spiFifo_master"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI/hds/spi@fifo_master/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI/hds/spiFifo_master/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "D:\\Projects\\Trypano\\ControlBoard\\IglooTester\\Board\\actel\\boardTester"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:08:05"
)
(vvPair
variable "unit"
value "spiFifo_master"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2019.3 (Build 4)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "13000,98000,30000,99000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "13200,98000,29400,99000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,94000,34000,95000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,94000,33800,95000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "13000,96000,30000,97000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "13200,96000,29400,97000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "9000,96000,13000,97000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "9200,96000,12800,97000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,95000,50000,99000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,95200,43400,96200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "34000,94000,50000,95000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "34200,94000,49800,95000"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "9000,94000,30000,96000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "15000,94500,24000,95500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "9000,97000,13000,98000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "9200,97000,12200,98000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "9000,98000,13000,99000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "9200,98000,12800,99000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "13000,97000,30000,98000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "13200,97000,28800,98000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,94000,50000,99000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoOut
uid 4526,0
shape (CompositeShape
uid 4527,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4528,0
sl 0
ro 90
xt "-74000,64625,-72500,65375"
)
(Line
uid 4529,0
sl 0
ro 90
xt "-72500,65000,-72000,65000"
pts [
"-72000,65000"
"-72500,65000"
]
)
]
)
tg (WTG
uid 4530,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4531,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-82700,64300,-75000,65600"
st "slaveEmpty"
ju 2
blo "-75000,65300"
tm "WireNameMgr"
)
)
)
*13 (PortIoOut
uid 4532,0
shape (CompositeShape
uid 4533,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4534,0
sl 0
ro 90
xt "-74000,60625,-72500,61375"
)
(Line
uid 4535,0
sl 0
ro 90
xt "-72500,61000,-72000,61000"
pts [
"-72000,61000"
"-72500,61000"
]
)
]
)
tg (WTG
uid 4536,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4537,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-99500,60300,-75000,61600"
st "slaveData : (dataBitNb-1 DOWNTO 0)"
ju 2
blo "-75000,61300"
tm "WireNameMgr"
)
)
)
*14 (PortIoIn
uid 4538,0
shape (CompositeShape
uid 4539,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4540,0
sl 0
ro 270
xt "-74000,40625,-72500,41375"
)
(Line
uid 4541,0
sl 0
ro 270
xt "-72500,41000,-72000,41000"
pts [
"-72500,41000"
"-72000,41000"
]
)
]
)
tg (WTG
uid 4542,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4543,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-80600,40300,-75000,41600"
st "masterWr"
ju 2
blo "-75000,41300"
tm "WireNameMgr"
)
)
)
*15 (PortIoOut
uid 4544,0
shape (CompositeShape
uid 4545,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4546,0
sl 0
ro 90
xt "-74000,38625,-72500,39375"
)
(Line
uid 4547,0
sl 0
ro 90
xt "-72500,39000,-72000,39000"
pts [
"-72000,39000"
"-72500,39000"
]
)
]
)
tg (WTG
uid 4548,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4549,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-82700,38300,-75000,39600"
st "masterFull"
ju 2
blo "-75000,39300"
tm "WireNameMgr"
)
)
)
*16 (PortIoIn
uid 4550,0
shape (CompositeShape
uid 4551,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4552,0
sl 0
ro 270
xt "-74000,62625,-72500,63375"
)
(Line
uid 4553,0
sl 0
ro 270
xt "-72500,63000,-72000,63000"
pts [
"-72500,63000"
"-72000,63000"
]
)
]
)
tg (WTG
uid 4554,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4555,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-79900,62300,-75000,63600"
st "slaveRd"
ju 2
blo "-75000,63300"
tm "WireNameMgr"
)
)
)
*17 (PortIoIn
uid 4556,0
shape (CompositeShape
uid 4557,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4558,0
sl 0
ro 270
xt "-74000,36625,-72500,37375"
)
(Line
uid 4559,0
sl 0
ro 270
xt "-72500,37000,-72000,37000"
pts [
"-72500,37000"
"-72000,37000"
]
)
]
)
tg (WTG
uid 4560,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4561,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-100200,36300,-75000,37600"
st "masterData : (dataBitNb-1 DOWNTO 0)"
ju 2
blo "-75000,37300"
tm "WireNameMgr"
)
)
)
*18 (PortIoIn
uid 4562,0
shape (CompositeShape
uid 4563,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4564,0
sl 0
ro 270
xt "-74000,46625,-72500,47375"
)
(Line
uid 4565,0
sl 0
ro 270
xt "-72500,47000,-72000,47000"
pts [
"-72500,47000"
"-72000,47000"
]
)
]
)
tg (WTG
uid 4566,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4567,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-78500,46300,-75000,47600"
st "reset"
ju 2
blo "-75000,47300"
tm "WireNameMgr"
)
)
)
*19 (PortIoIn
uid 4568,0
shape (CompositeShape
uid 4569,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4570,0
sl 0
ro 270
xt "-74000,44625,-72500,45375"
)
(Line
uid 4571,0
sl 0
ro 270
xt "-72500,45000,-72000,45000"
pts [
"-72500,45000"
"-72000,45000"
]
)
]
)
tg (WTG
uid 4572,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4573,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-78500,44300,-75000,45600"
st "clock"
ju 2
blo "-75000,45300"
tm "WireNameMgr"
)
)
)
*20 (SaComponent
uid 4615,0
optionalChildren [
*21 (CptPort
uid 4624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4625,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-48000,62625,-47250,63375"
)
tg (CPTG
uid 4626,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4627,0
va (VaSet
)
xt "-52000,62400,-49000,63400"
st "write"
ju 2
blo "-49000,63200"
)
)
thePort (LogicalPort
decl (Decl
n "write"
t "std_ulogic"
o 1
)
)
)
*22 (CptPort
uid 4628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4629,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-48000,66625,-47250,67375"
)
tg (CPTG
uid 4630,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4631,0
va (VaSet
)
xt "-52000,66400,-49000,67400"
st "clock"
ju 2
blo "-49000,67200"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
)
)
)
*23 (CptPort
uid 4632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4633,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-48000,68625,-47250,69375"
)
tg (CPTG
uid 4634,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4635,0
va (VaSet
)
xt "-52000,68400,-49000,69400"
st "reset"
ju 2
blo "-49000,69200"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*24 (CptPort
uid 4636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4637,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-64750,60625,-64000,61375"
)
tg (CPTG
uid 4638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4639,0
va (VaSet
)
xt "-63001,60400,-58801,61400"
st "dataOut"
blo "-63001,61200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
)
)
)
*25 (CptPort
uid 4640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-64750,62625,-64000,63375"
)
tg (CPTG
uid 4642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4643,0
va (VaSet
)
xt "-63000,62400,-60600,63400"
st "read"
blo "-63000,63200"
)
)
thePort (LogicalPort
decl (Decl
n "read"
t "std_ulogic"
o 5
)
)
)
*26 (CptPort
uid 4644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4645,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-48000,60625,-47250,61375"
)
tg (CPTG
uid 4646,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4647,0
va (VaSet
)
xt "-52599,60400,-48999,61400"
st "dataIn"
ju 2
blo "-48999,61200"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
)
)
)
*27 (CptPort
uid 4648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4649,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-64750,64625,-64000,65375"
)
tg (CPTG
uid 4650,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4651,0
va (VaSet
)
xt "-63000,64400,-60000,65400"
st "empty"
blo "-63000,65200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_ulogic"
o 7
)
)
)
*28 (CptPort
uid 4652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4653,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-64750,66625,-64000,67375"
)
tg (CPTG
uid 4654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4655,0
va (VaSet
)
xt "-63000,66400,-60600,67400"
st "full"
blo "-63000,67200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_ulogic"
o 8
)
)
)
]
shape (Rectangle
uid 4616,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-64000,57000,-48000,71000"
)
oxt "34000,14000,50000,28000"
ttg (MlTextGroup
uid 4617,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 4618,0
va (VaSet
font "courier,9,1"
)
xt "-63400,70800,-60400,71700"
st "memory"
blo "-63400,71500"
tm "BdLibraryNameMgr"
)
*30 (Text
uid 4619,0
va (VaSet
font "courier,9,1"
)
xt "-63400,71700,-61400,72600"
st "FIFO"
blo "-63400,72400"
tm "CptNameMgr"
)
*31 (Text
uid 4620,0
va (VaSet
font "courier,9,1"
)
xt "-63400,72600,-59400,73500"
st "I_FIFO_s"
blo "-63400,73300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4621,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4622,0
text (MLText
uid 4623,0
va (VaSet
font "courier,8,0"
)
xt "-64000,74400,-44000,76200"
st "dataBitNb = dataBitNb    ( positive )  
depth     = fifoDepth    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "depth"
type "positive"
value "fifoDepth"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*32 (PortIoOut
uid 4803,0
shape (CompositeShape
uid 4804,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4805,0
sl 0
ro 270
xt "36500,38625,38000,39375"
)
(Line
uid 4806,0
sl 0
ro 270
xt "36000,39000,36500,39000"
pts [
"36000,39000"
"36500,39000"
]
)
]
)
tg (WTG
uid 4807,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4808,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "39000,38300,41800,39600"
st "sClk"
blo "39000,39300"
tm "WireNameMgr"
)
)
)
*33 (PortIoOut
uid 4809,0
shape (CompositeShape
uid 4810,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4811,0
sl 0
ro 270
xt "36500,40625,38000,41375"
)
(Line
uid 4812,0
sl 0
ro 270
xt "36000,41000,36500,41000"
pts [
"36000,41000"
"36500,41000"
]
)
]
)
tg (WTG
uid 4813,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4814,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "39000,40300,41800,41600"
st "MOSI"
blo "39000,41300"
tm "WireNameMgr"
)
)
)
*34 (PortIoIn
uid 4815,0
shape (CompositeShape
uid 4816,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4817,0
sl 0
ro 90
xt "36500,42625,38000,43375"
)
(Line
uid 4818,0
sl 0
ro 90
xt "36000,43000,36500,43000"
pts [
"36500,43000"
"36000,43000"
]
)
]
)
tg (WTG
uid 4819,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4820,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "39000,42300,41800,43600"
st "MISO"
blo "39000,43300"
tm "WireNameMgr"
)
)
)
*35 (PortIoOut
uid 4821,0
shape (CompositeShape
uid 4822,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4823,0
sl 0
ro 270
xt "36500,36625,38000,37375"
)
(Line
uid 4824,0
sl 0
ro 270
xt "36000,37000,36500,37000"
pts [
"36000,37000"
"36500,37000"
]
)
]
)
tg (WTG
uid 4825,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4826,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "39000,36300,41800,37600"
st "SS_n"
blo "39000,37300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 4979,0
decl (Decl
n "dataValid"
t "std_ulogic"
o 13
suid 51,0
)
declText (MLText
uid 4980,0
va (VaSet
font "courier,8,0"
)
xt "-95000,20100,-77500,21000"
st "SIGNAL dataValid      : std_ulogic"
)
)
*37 (Net
uid 4981,0
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 14
suid 52,0
)
declText (MLText
uid 4982,0
va (VaSet
font "courier,8,0"
)
xt "-95000,21000,-63000,21900"
st "SIGNAL dataIn         : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*38 (Net
uid 4983,0
decl (Decl
n "slaveRd"
t "std_ulogic"
o 1
suid 53,0
)
declText (MLText
uid 4984,0
va (VaSet
font "courier,8,0"
)
xt "-95000,8400,-81000,9300"
st "slaveRd        : std_ulogic"
)
)
*39 (Net
uid 4985,0
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 2
suid 54,0
)
declText (MLText
uid 4986,0
va (VaSet
font "courier,8,0"
)
xt "-95000,9300,-66500,10200"
st "slaveData      : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*40 (Net
uid 4989,0
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 56,0
)
declText (MLText
uid 4990,0
va (VaSet
font "courier,8,0"
)
xt "-95000,10200,-81000,11100"
st "clock          : std_ulogic"
)
)
*41 (Net
uid 4991,0
decl (Decl
n "MISO"
t "std_ulogic"
o 4
suid 57,0
)
declText (MLText
uid 4992,0
va (VaSet
font "courier,8,0"
)
xt "-95000,11100,-81000,12000"
st "MISO           : std_ulogic"
)
)
*42 (Net
uid 4993,0
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 58,0
)
declText (MLText
uid 4994,0
va (VaSet
font "courier,8,0"
)
xt "-95000,12000,-81000,12900"
st "reset          : std_ulogic"
)
)
*43 (Net
uid 4995,0
decl (Decl
n "MOSI"
t "std_ulogic"
o 6
suid 59,0
)
declText (MLText
uid 4996,0
va (VaSet
font "courier,8,0"
)
xt "-95000,12900,-81000,13800"
st "MOSI           : std_ulogic"
)
)
*44 (Net
uid 4997,0
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 7
suid 60,0
)
declText (MLText
uid 4998,0
va (VaSet
font "courier,8,0"
)
xt "-95000,13800,-81000,14700"
st "slaveEmpty     : std_ulogic"
)
)
*45 (Net
uid 4999,0
decl (Decl
n "masterFull"
t "std_ulogic"
o 8
suid 61,0
)
declText (MLText
uid 5000,0
va (VaSet
font "courier,8,0"
)
xt "-95000,14700,-81000,15600"
st "masterFull     : std_ulogic"
)
)
*46 (Net
uid 5001,0
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 9
suid 62,0
)
declText (MLText
uid 5002,0
va (VaSet
font "courier,8,0"
)
xt "-95000,15600,-66500,16500"
st "masterData     : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*47 (Net
uid 5003,0
decl (Decl
n "en2x"
t "std_ulogic"
o 15
suid 63,0
)
declText (MLText
uid 5004,0
va (VaSet
font "courier,8,0"
)
xt "-95000,21900,-77500,22800"
st "SIGNAL en2x           : std_ulogic"
)
)
*48 (Net
uid 5005,0
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 16
suid 64,0
)
declText (MLText
uid 5006,0
va (VaSet
font "courier,8,0"
)
xt "-95000,22800,-63000,23700"
st "SIGNAL dataOut        : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*49 (Net
uid 5007,0
decl (Decl
n "slaveSel"
t "std_ulogic"
o 17
suid 65,0
)
declText (MLText
uid 5008,0
va (VaSet
font "courier,8,0"
)
xt "-95000,23700,-77500,24600"
st "SIGNAL slaveSel       : std_ulogic"
)
)
*50 (Net
uid 5009,0
decl (Decl
n "dataOutEnabled"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 18
suid 66,0
)
declText (MLText
uid 5010,0
va (VaSet
font "courier,8,0"
)
xt "-95000,24600,-63000,25500"
st "SIGNAL dataOutEnabled : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*51 (Net
uid 5011,0
decl (Decl
n "dataOutEmpty"
t "std_ulogic"
o 19
suid 67,0
)
declText (MLText
uid 5012,0
va (VaSet
font "courier,8,0"
)
xt "-95000,25500,-77500,26400"
st "SIGNAL dataOutEmpty   : std_ulogic"
)
)
*52 (Net
uid 5019,0
decl (Decl
n "dataOutRd"
t "std_ulogic"
o 20
suid 71,0
)
declText (MLText
uid 5020,0
va (VaSet
font "courier,8,0"
)
xt "-95000,26400,-77500,27300"
st "SIGNAL dataOutRd      : std_ulogic"
)
)
*53 (Net
uid 5021,0
decl (Decl
n "masterWr"
t "std_ulogic"
o 10
suid 72,0
)
declText (MLText
uid 5022,0
va (VaSet
font "courier,8,0"
)
xt "-95000,16500,-81000,17400"
st "masterWr       : std_ulogic"
)
)
*54 (Net
uid 5023,0
decl (Decl
n "sClk"
t "std_ulogic"
o 11
suid 73,0
)
declText (MLText
uid 5024,0
va (VaSet
font "courier,8,0"
)
xt "-95000,17400,-81000,18300"
st "sClk           : std_ulogic"
)
)
*55 (Net
uid 5350,0
decl (Decl
n "SS_n"
t "std_ulogic"
o 12
suid 78,0
)
declText (MLText
uid 5351,0
va (VaSet
font "courier,8,0"
)
xt "-95000,18300,-81000,19200"
st "SS_n           : std_ulogic"
)
)
*56 (HdlText
uid 5352,0
optionalChildren [
*57 (EmbeddedText
uid 5357,0
commentText (CommentText
uid 5358,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 5359,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "22000,34000,30000,36000"
)
oxt "0,0,18000,5000"
text (MLText
uid 5360,0
va (VaSet
)
xt "22200,34200,30000,36200"
st "
SS_n <= not slaveSel;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
)
)
]
shape (Rectangle
uid 5353,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "22000,33000,30000,38000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5354,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 5355,0
va (VaSet
)
xt "21200,36000,24800,37000"
st "inv_SS"
blo "21200,36800"
tm "HdlTextNameMgr"
)
*59 (Text
uid 5356,0
va (VaSet
)
xt "21200,37000,21800,38000"
st "2"
blo "21200,37800"
tm "HdlTextNumberMgr"
)
]
)
)
*60 (Net
uid 5646,0
decl (Decl
n "busy"
t "std_ulogic"
o 21
suid 80,0
)
declText (MLText
uid 5647,0
va (VaSet
font "courier,8,0"
)
xt "-95000,27300,-77500,28200"
st "SIGNAL busy           : std_ulogic"
)
)
*61 (Net
uid 5652,0
decl (Decl
n "dataWr"
t "std_ulogic"
o 22
suid 81,0
)
declText (MLText
uid 5653,0
va (VaSet
font "courier,8,0"
)
xt "-95000,28200,-77500,29100"
st "SIGNAL dataWr         : std_ulogic"
)
)
*62 (SaComponent
uid 6521,0
optionalChildren [
*63 (CptPort
uid 6489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-64750,40625,-64000,41375"
)
tg (CPTG
uid 6491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6492,0
va (VaSet
)
xt "-63000,40400,-60000,41400"
st "write"
blo "-63000,41200"
)
)
thePort (LogicalPort
decl (Decl
n "write"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*64 (CptPort
uid 6493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-64750,44625,-64000,45375"
)
tg (CPTG
uid 6495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6496,0
va (VaSet
)
xt "-63000,44400,-60000,45400"
st "clock"
blo "-63000,45200"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*65 (CptPort
uid 6497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-64750,46625,-64000,47375"
)
tg (CPTG
uid 6499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6500,0
va (VaSet
)
xt "-63000,46400,-60000,47400"
st "reset"
blo "-63000,47200"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*66 (CptPort
uid 6501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-48000,36625,-47250,37375"
)
tg (CPTG
uid 6503,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6504,0
va (VaSet
)
xt "-53199,36400,-48999,37400"
st "dataOut"
ju 2
blo "-48999,37200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*67 (CptPort
uid 6505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6506,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-48000,38625,-47250,39375"
)
tg (CPTG
uid 6507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6508,0
va (VaSet
)
xt "-51400,38400,-49000,39400"
st "read"
ju 2
blo "-49000,39200"
)
)
thePort (LogicalPort
decl (Decl
n "read"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*68 (CptPort
uid 6509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-64750,36625,-64000,37375"
)
tg (CPTG
uid 6511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6512,0
va (VaSet
)
xt "-63001,36400,-59401,37400"
st "dataIn"
blo "-63001,37200"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*69 (CptPort
uid 6513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-48000,40625,-47250,41375"
)
tg (CPTG
uid 6515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6516,0
va (VaSet
)
xt "-52000,40400,-49000,41400"
st "empty"
ju 2
blo "-49000,41200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*70 (CptPort
uid 6517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6518,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-64750,38625,-64000,39375"
)
tg (CPTG
uid 6519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6520,0
va (VaSet
)
xt "-63000,38400,-60600,39400"
st "full"
blo "-63000,39200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_ulogic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 6522,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-64000,33000,-48000,49000"
)
oxt "34000,12000,50000,28000"
ttg (MlTextGroup
uid 6523,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
uid 6524,0
va (VaSet
)
xt "-63400,48800,-59800,49800"
st "memory"
blo "-63400,49600"
tm "BdLibraryNameMgr"
)
*72 (Text
uid 6525,0
va (VaSet
)
xt "-63400,49800,-61000,50800"
st "FIFO"
blo "-63400,50600"
tm "CptNameMgr"
)
*73 (Text
uid 6526,0
va (VaSet
)
xt "-63400,50800,-58600,51800"
st "I_FIFO_m"
blo "-63400,51600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6527,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6528,0
text (MLText
uid 6529,0
va (VaSet
font "courier,8,0"
)
xt "-64000,53000,-44000,54800"
st "dataBitNb = dataBitNb    ( positive )  
depth     = fifoDepth    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "depth"
type "positive"
value "fifoDepth"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*74 (SaComponent
uid 6678,0
optionalChildren [
*75 (CptPort
uid 6630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16000,38625,16750,39375"
)
tg (CPTG
uid 6632,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6633,0
va (VaSet
font "courier,9,0"
)
xt "13000,38400,15000,39300"
st "sClk"
ju 2
blo "15000,39100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sClk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*76 (CptPort
uid 6634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-750,52625,0,53375"
)
tg (CPTG
uid 6636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6637,0
va (VaSet
font "courier,9,0"
)
xt "1000,52400,3500,53300"
st "clock"
blo "1000,53100"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*77 (CptPort
uid 6638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-750,54625,0,55375"
)
tg (CPTG
uid 6640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6641,0
va (VaSet
font "courier,9,0"
)
xt "1000,54400,3500,55300"
st "reset"
blo "1000,55100"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*78 (CptPort
uid 6642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-750,36625,0,37375"
)
tg (CPTG
uid 6644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6645,0
va (VaSet
font "courier,9,0"
)
xt "999,36400,4499,37300"
st "dataOut"
blo "999,37100"
)
)
thePort (LogicalPort
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*79 (CptPort
uid 6646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-750,38625,0,39375"
)
tg (CPTG
uid 6648,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6649,0
va (VaSet
font "courier,9,0"
)
xt "1000,38400,4000,39300"
st "dataWr"
blo "1000,39100"
)
)
thePort (LogicalPort
decl (Decl
n "dataWr"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*80 (CptPort
uid 6650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6651,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-750,44625,0,45375"
)
tg (CPTG
uid 6652,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6653,0
va (VaSet
font "courier,9,0"
)
xt "1000,44400,4000,45300"
st "dataIn"
blo "1000,45100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 2006,0
)
)
)
*81 (CptPort
uid 6654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-750,50625,0,51375"
)
tg (CPTG
uid 6656,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6657,0
va (VaSet
font "courier,9,0"
)
xt "1000,50400,3000,51300"
st "en2x"
blo "1000,51100"
)
)
thePort (LogicalPort
decl (Decl
n "en2x"
t "std_ulogic"
o 7
suid 2007,0
)
)
)
*82 (CptPort
uid 6658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6659,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16000,40625,16750,41375"
)
tg (CPTG
uid 6660,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6661,0
va (VaSet
font "courier,9,0"
)
xt "13000,40400,15000,41300"
st "MOSI"
ju 2
blo "15000,41100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MOSI"
t "std_ulogic"
o 8
suid 2008,0
)
)
)
*83 (CptPort
uid 6662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6663,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16000,42625,16750,43375"
)
tg (CPTG
uid 6664,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6665,0
va (VaSet
font "courier,9,0"
)
xt "13000,42400,15000,43300"
st "MISO"
ju 2
blo "15000,43100"
)
)
thePort (LogicalPort
decl (Decl
n "MISO"
t "std_ulogic"
o 9
suid 2009,0
)
)
)
*84 (CptPort
uid 6666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6667,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16000,36625,16750,37375"
)
tg (CPTG
uid 6668,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6669,0
va (VaSet
font "courier,9,0"
)
xt "11000,36400,15000,37300"
st "slaveSel"
ju 2
blo "15000,37100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveSel"
t "std_ulogic"
o 10
suid 2010,0
)
)
)
*85 (CptPort
uid 6670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6671,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-750,46625,0,47375"
)
tg (CPTG
uid 6672,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6673,0
va (VaSet
font "courier,9,0"
)
xt "1000,46400,5500,47300"
st "dataValid"
blo "1000,47100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataValid"
t "std_ulogic"
o 11
suid 2011,0
)
)
)
*86 (CptPort
uid 6674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6675,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-750,40625,0,41375"
)
tg (CPTG
uid 6676,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6677,0
va (VaSet
font "courier,9,0"
)
xt "1000,40400,3000,41300"
st "busy"
blo "1000,41100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "busy"
t "std_ulogic"
o 12
suid 2014,0
)
)
)
]
shape (Rectangle
uid 6679,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,33000,16000,57000"
)
oxt "39000,8000,55000,32000"
ttg (MlTextGroup
uid 6680,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 6681,0
va (VaSet
font "courier,9,1"
)
xt "600,56800,2100,57700"
st "SPI"
blo "600,57500"
tm "BdLibraryNameMgr"
)
*88 (Text
uid 6682,0
va (VaSet
font "courier,9,1"
)
xt "600,57700,11600,58600"
st "spiTransceiver_master"
blo "600,58400"
tm "CptNameMgr"
)
*89 (Text
uid 6683,0
va (VaSet
font "courier,9,1"
)
xt "600,58600,4100,59500"
st "I_trans"
blo "600,59300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6684,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6685,0
text (MLText
uid 6686,0
va (VaSet
font "courier,8,0"
)
xt "0,60600,21000,63300"
st "dataBitNb = dataBitNb    ( positive   )  
cPol      = cPol         ( std_ulogic )  
cPha      = cPha         ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "cPol"
type "std_ulogic"
value "cPol"
)
(GiElement
name "cPha"
type "std_ulogic"
value "cPha"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*90 (SaComponent
uid 6914,0
optionalChildren [
*91 (CptPort
uid 6882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32750,36625,-32000,37375"
)
tg (CPTG
uid 6884,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6885,0
va (VaSet
)
xt "-31000,36500,-26800,37500"
st "dataOut"
blo "-31000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 3
suid 1,0
)
)
)
*92 (CptPort
uid 6886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32750,40625,-32000,41375"
)
tg (CPTG
uid 6888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6889,0
va (VaSet
)
xt "-31000,40500,-23200,41500"
st "dataOutEmpty"
blo "-31000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "dataOutEmpty"
t "std_ulogic"
o 4
suid 2,0
)
)
)
*93 (CptPort
uid 6890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16000,36625,-15250,37375"
)
tg (CPTG
uid 6892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6893,0
va (VaSet
)
xt "-26000,36500,-17000,37500"
st "dataOutEnabled"
ju 2
blo "-17000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOutEnabled"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 3,0
)
)
)
*94 (CptPort
uid 6894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6895,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32750,38625,-32000,39375"
)
tg (CPTG
uid 6896,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6897,0
va (VaSet
)
xt "-31000,38500,-25600,39500"
st "dataOutRd"
blo "-31000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOutRd"
t "std_ulogic"
o 6
suid 4,0
)
)
)
*95 (CptPort
uid 6898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6899,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16000,40625,-15250,41375"
)
tg (CPTG
uid 6900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6901,0
va (VaSet
)
xt "-19400,40500,-17000,41500"
st "busy"
ju 2
blo "-17000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "busy"
t "std_ulogic"
o 7
suid 6,0
)
)
)
*96 (CptPort
uid 6902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16000,38625,-15250,39375"
)
tg (CPTG
uid 6904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6905,0
va (VaSet
)
xt "-20600,38500,-17000,39500"
st "dataWr"
ju 2
blo "-17000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataWr"
t "std_ulogic"
o 8
suid 8,0
)
)
)
*97 (CptPort
uid 6906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32750,46625,-32000,47375"
)
tg (CPTG
uid 6908,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6909,0
va (VaSet
)
xt "-31000,46500,-28000,47500"
st "reset"
blo "-31000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 9,0
)
)
)
*98 (CptPort
uid 6910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32750,44625,-32000,45375"
)
tg (CPTG
uid 6912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6913,0
va (VaSet
)
xt "-31000,44500,-28000,45500"
st "clock"
blo "-31000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 10,0
)
)
)
]
shape (Rectangle
uid 6915,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-32000,33000,-16000,49000"
)
oxt "22000,8000,38000,24000"
ttg (MlTextGroup
uid 6916,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 6917,0
va (VaSet
font "courier,8,1"
)
xt "-31800,49000,-30300,49900"
st "SPI"
blo "-31800,49700"
tm "BdLibraryNameMgr"
)
*100 (Text
uid 6918,0
va (VaSet
font "courier,8,1"
)
xt "-31800,49900,-22800,50800"
st "spiControl_master"
blo "-31800,50600"
tm "CptNameMgr"
)
*101 (Text
uid 6919,0
va (VaSet
font "courier,8,1"
)
xt "-31800,50800,-29300,51700"
st "I_ctl"
blo "-31800,51500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6920,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6921,0
text (MLText
uid 6922,0
va (VaSet
font "courier,8,0"
)
xt "-32000,52600,-12000,53500"
st "dataBitNb = databitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "databitNb"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*102 (SaComponent
uid 7149,0
optionalChildren [
*103 (CptPort
uid 7137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16000,69625,-15250,70375"
)
tg (CPTG
uid 7139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7140,0
va (VaSet
font "courier,9,0"
)
xt "-19000,69400,-17000,70300"
st "en2x"
ju 2
blo "-17000,70100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "en2x"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*104 (CptPort
uid 7141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32750,69625,-32000,70375"
)
tg (CPTG
uid 7143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7144,0
va (VaSet
font "courier,9,0"
)
xt "-31000,69400,-28500,70300"
st "clock"
blo "-31000,70100"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*105 (CptPort
uid 7145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32750,71625,-32000,72375"
)
tg (CPTG
uid 7147,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7148,0
va (VaSet
font "courier,9,0"
)
xt "-31000,71400,-28500,72300"
st "reset"
blo "-31000,72100"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 7150,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-32000,66000,-16000,74000"
)
oxt "36000,16000,52000,24000"
ttg (MlTextGroup
uid 7151,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 7152,0
va (VaSet
font "courier,9,1"
)
xt "-31400,73800,-29900,74700"
st "SPI"
blo "-31400,74500"
tm "BdLibraryNameMgr"
)
*107 (Text
uid 7153,0
va (VaSet
font "courier,9,1"
)
xt "-31400,74700,-27400,75600"
st "spiTimer"
blo "-31400,75400"
tm "CptNameMgr"
)
*108 (Text
uid 7154,0
va (VaSet
font "courier,9,1"
)
xt "-31400,75600,-28900,76500"
st "I_tim"
blo "-31400,76300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7155,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7156,0
text (MLText
uid 7157,0
va (VaSet
font "courier,8,0"
)
xt "-32000,77600,-9000,79400"
st "clockFrequency = clockFrequency    ( real )  
spiFrequency   = spiFrequency      ( real )  
"
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "spiFrequency"
type "real"
value "spiFrequency"
)
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*109 (Wire
uid 4827,0
shape (OrthoPolyLine
uid 4828,0
va (VaSet
vasetType 3
)
xt "-47250,47000,-750,63000"
pts [
"-750,47000"
"-8000,47000"
"-8000,63000"
"-47250,63000"
]
)
start &85
end &21
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4830,0
va (VaSet
font "courier,12,0"
)
xt "-11000,45600,-4700,46900"
st "dataValid"
blo "-11000,46600"
tm "WireNameMgr"
)
)
on &36
)
*110 (Wire
uid 4837,0
shape (OrthoPolyLine
uid 4838,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-47250,45000,-750,61000"
pts [
"-750,45000"
"-10000,45000"
"-10000,61000"
"-47250,61000"
]
)
start &80
end &26
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4840,0
va (VaSet
font "courier,12,0"
)
xt "-45250,59600,-41050,60900"
st "dataIn"
blo "-45250,60600"
tm "WireNameMgr"
)
)
on &37
)
*111 (Wire
uid 4841,0
shape (OrthoPolyLine
uid 4842,0
va (VaSet
vasetType 3
)
xt "-72000,63000,-64750,63000"
pts [
"-72000,63000"
"-64750,63000"
]
)
start &16
end &25
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4844,0
va (VaSet
font "courier,12,0"
)
xt "-72000,61600,-67100,62900"
st "slaveRd"
blo "-72000,62600"
tm "WireNameMgr"
)
)
on &38
)
*112 (Wire
uid 4845,0
shape (OrthoPolyLine
uid 4846,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-72000,61000,-64750,61000"
pts [
"-64750,61000"
"-72000,61000"
]
)
start &24
end &13
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4848,0
va (VaSet
font "courier,12,0"
)
xt "-72000,59600,-65700,60900"
st "slaveData"
blo "-72000,60600"
tm "WireNameMgr"
)
)
on &39
)
*113 (Wire
uid 4853,0
shape (OrthoPolyLine
uid 4854,0
va (VaSet
vasetType 3
)
xt "-4000,53000,-750,53000"
pts [
"-4000,53000"
"-750,53000"
]
)
end &76
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4858,0
va (VaSet
font "courier,12,0"
)
xt "-5000,51600,-1500,52900"
st "clock"
blo "-5000,52600"
tm "WireNameMgr"
)
)
on &40
)
*114 (Wire
uid 4859,0
shape (OrthoPolyLine
uid 4860,0
va (VaSet
vasetType 3
)
xt "16750,43000,36000,43000"
pts [
"36000,43000"
"16750,43000"
]
)
start &34
end &83
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4862,0
va (VaSet
font "courier,12,0"
)
xt "33000,41600,35800,42900"
st "MISO"
blo "33000,42600"
tm "WireNameMgr"
)
)
on &41
)
*115 (Wire
uid 4863,0
shape (OrthoPolyLine
uid 4864,0
va (VaSet
vasetType 3
)
xt "-47250,69000,-44000,69000"
pts [
"-44000,69000"
"-47250,69000"
]
)
end &23
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4868,0
va (VaSet
font "courier,12,0"
)
xt "-46000,67600,-42500,68900"
st "reset"
blo "-46000,68600"
tm "WireNameMgr"
)
)
on &42
)
*116 (Wire
uid 4869,0
shape (OrthoPolyLine
uid 4870,0
va (VaSet
vasetType 3
)
xt "-36000,70000,-32750,70000"
pts [
"-36000,70000"
"-32750,70000"
]
)
end &104
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4874,0
va (VaSet
font "courier,12,0"
)
xt "-37000,68600,-33500,69900"
st "clock"
blo "-37000,69600"
tm "WireNameMgr"
)
)
on &40
)
*117 (Wire
uid 4875,0
shape (OrthoPolyLine
uid 4876,0
va (VaSet
vasetType 3
)
xt "-47250,67000,-44000,67000"
pts [
"-44000,67000"
"-47250,67000"
]
)
end &22
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4880,0
va (VaSet
font "courier,12,0"
)
xt "-46000,65600,-42500,66900"
st "clock"
blo "-46000,66600"
tm "WireNameMgr"
)
)
on &40
)
*118 (Wire
uid 4881,0
shape (OrthoPolyLine
uid 4882,0
va (VaSet
vasetType 3
)
xt "16750,41000,36000,41000"
pts [
"16750,41000"
"36000,41000"
]
)
start &82
end &33
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4884,0
va (VaSet
font "courier,12,0"
)
xt "33000,39600,35800,40900"
st "MOSI"
blo "33000,40600"
tm "WireNameMgr"
)
)
on &43
)
*119 (Wire
uid 4885,0
shape (OrthoPolyLine
uid 4886,0
va (VaSet
vasetType 3
)
xt "-4000,55000,-750,55000"
pts [
"-4000,55000"
"-750,55000"
]
)
end &77
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4890,0
va (VaSet
font "courier,12,0"
)
xt "-5000,53600,-1500,54900"
st "reset"
blo "-5000,54600"
tm "WireNameMgr"
)
)
on &42
)
*120 (Wire
uid 4891,0
shape (OrthoPolyLine
uid 4892,0
va (VaSet
vasetType 3
)
xt "-72000,65000,-64750,65000"
pts [
"-64750,65000"
"-72000,65000"
]
)
start &27
end &12
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4894,0
va (VaSet
font "courier,12,0"
)
xt "-72000,63600,-64300,64900"
st "slaveEmpty"
blo "-72000,64600"
tm "WireNameMgr"
)
)
on &44
)
*121 (Wire
uid 4895,0
shape (OrthoPolyLine
uid 4896,0
va (VaSet
vasetType 3
)
xt "-72000,39000,-64750,39000"
pts [
"-64750,39000"
"-72000,39000"
]
)
start &70
end &15
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4898,0
va (VaSet
font "courier,12,0"
)
xt "-72000,37600,-64300,38900"
st "masterFull"
blo "-72000,38600"
tm "WireNameMgr"
)
)
on &45
)
*122 (Wire
uid 4899,0
shape (OrthoPolyLine
uid 4900,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-72000,37000,-64750,37000"
pts [
"-72000,37000"
"-64750,37000"
]
)
start &17
end &68
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4902,0
va (VaSet
font "courier,12,0"
)
xt "-72000,35700,-64300,37000"
st "masterData"
blo "-72000,36700"
tm "WireNameMgr"
)
)
on &46
)
*123 (Wire
uid 4903,0
shape (OrthoPolyLine
uid 4904,0
va (VaSet
vasetType 3
)
xt "-15250,51000,-750,70000"
pts [
"-15250,70000"
"-6000,70000"
"-6000,51000"
"-750,51000"
]
)
start &103
end &81
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4906,0
va (VaSet
font "courier,12,0"
)
xt "-6000,49600,-3200,50900"
st "en2x"
blo "-6000,50600"
tm "WireNameMgr"
)
)
on &47
)
*124 (Wire
uid 4907,0
shape (OrthoPolyLine
uid 4908,0
va (VaSet
vasetType 3
)
xt "-36000,72000,-32750,72000"
pts [
"-36000,72000"
"-32750,72000"
]
)
end &105
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4912,0
va (VaSet
font "courier,12,0"
)
xt "-37000,70600,-33500,71900"
st "reset"
blo "-37000,71600"
tm "WireNameMgr"
)
)
on &42
)
*125 (Wire
uid 4913,0
shape (OrthoPolyLine
uid 4914,0
va (VaSet
vasetType 3
)
xt "-72000,45000,-64750,45000"
pts [
"-72000,45000"
"-64750,45000"
]
)
start &19
end &64
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4916,0
va (VaSet
font "courier,12,0"
)
xt "-73000,43600,-69500,44900"
st "clock"
blo "-73000,44600"
tm "WireNameMgr"
)
)
on &40
)
*126 (Wire
uid 4917,0
shape (OrthoPolyLine
uid 4918,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-47250,37000,-32750,37000"
pts [
"-47250,37000"
"-32750,37000"
]
)
start &66
end &91
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4920,0
va (VaSet
font "courier,12,0"
)
xt "-46000,35600,-41100,36900"
st "dataOut"
blo "-46000,36600"
tm "WireNameMgr"
)
)
on &48
)
*127 (Wire
uid 4921,0
shape (OrthoPolyLine
uid 4922,0
va (VaSet
vasetType 3
)
xt "16750,37000,22000,37000"
pts [
"16750,37000"
"22000,37000"
]
)
start &84
end &56
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4924,0
va (VaSet
font "courier,12,0"
)
xt "18000,38600,23600,39900"
st "slaveSel"
blo "18000,39600"
tm "WireNameMgr"
)
)
on &49
)
*128 (Wire
uid 4925,0
shape (OrthoPolyLine
uid 4926,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-15250,37000,-750,37000"
pts [
"-15250,37000"
"-750,37000"
]
)
start &93
end &78
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4928,0
va (VaSet
font "courier,12,0"
)
xt "-11000,35600,-500,36900"
st "dataOutEnabled"
blo "-11000,36600"
tm "WireNameMgr"
)
)
on &50
)
*129 (Wire
uid 4929,0
shape (OrthoPolyLine
uid 4930,0
va (VaSet
vasetType 3
)
xt "-47250,41000,-32750,41000"
pts [
"-47250,41000"
"-32750,41000"
]
)
start &69
end &92
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4932,0
va (VaSet
font "courier,12,0"
)
xt "-46000,39600,-36900,40900"
st "dataOutEmpty"
blo "-46000,40600"
tm "WireNameMgr"
)
)
on &51
)
*130 (Wire
uid 4933,0
shape (OrthoPolyLine
uid 4934,0
va (VaSet
vasetType 3
)
xt "-72000,47000,-64750,47000"
pts [
"-72000,47000"
"-64750,47000"
]
)
start &18
end &65
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4936,0
va (VaSet
font "courier,12,0"
)
xt "-73000,45600,-69500,46900"
st "reset"
blo "-73000,46600"
tm "WireNameMgr"
)
)
on &42
)
*131 (Wire
uid 4951,0
shape (OrthoPolyLine
uid 4952,0
va (VaSet
vasetType 3
)
xt "-47250,39000,-32750,39000"
pts [
"-32750,39000"
"-47250,39000"
]
)
start &94
end &67
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4954,0
va (VaSet
font "courier,12,0"
)
xt "-46000,37600,-39700,38900"
st "dataOutRd"
blo "-46000,38600"
tm "WireNameMgr"
)
)
on &52
)
*132 (Wire
uid 4955,0
shape (OrthoPolyLine
uid 4956,0
va (VaSet
vasetType 3
)
xt "-72000,41000,-64750,41000"
pts [
"-72000,41000"
"-64750,41000"
]
)
start &14
end &63
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4958,0
va (VaSet
font "courier,12,0"
)
xt "-73000,39600,-67400,40900"
st "masterWr"
blo "-73000,40600"
tm "WireNameMgr"
)
)
on &53
)
*133 (Wire
uid 4959,0
shape (OrthoPolyLine
uid 4960,0
va (VaSet
vasetType 3
)
xt "16750,39000,36000,39000"
pts [
"16750,39000"
"36000,39000"
]
)
start &75
end &32
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4962,0
va (VaSet
font "courier,12,0"
)
xt "33000,37600,35800,38900"
st "sClk"
blo "33000,38600"
tm "WireNameMgr"
)
)
on &54
)
*134 (Wire
uid 4963,0
shape (OrthoPolyLine
uid 4964,0
va (VaSet
vasetType 3
)
xt "-36000,47000,-32750,47000"
pts [
"-36000,47000"
"-32750,47000"
]
)
end &97
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4968,0
va (VaSet
font "courier,12,0"
)
xt "-37000,45600,-33500,46900"
st "reset"
blo "-37000,46600"
tm "WireNameMgr"
)
)
on &42
)
*135 (Wire
uid 4969,0
shape (OrthoPolyLine
uid 4970,0
va (VaSet
vasetType 3
)
xt "-36000,45000,-32750,45000"
pts [
"-36000,45000"
"-32750,45000"
]
)
end &98
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4974,0
va (VaSet
font "courier,12,0"
)
xt "-37000,43600,-33500,44900"
st "clock"
blo "-37000,44600"
tm "WireNameMgr"
)
)
on &40
)
*136 (Wire
uid 5344,0
shape (OrthoPolyLine
uid 5345,0
va (VaSet
vasetType 3
)
xt "30000,37000,36000,37000"
pts [
"30000,37000"
"36000,37000"
]
)
start &56
end &35
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5349,0
va (VaSet
font "courier,12,0"
)
xt "33000,35600,35800,36900"
st "SS_n"
blo "33000,36600"
tm "WireNameMgr"
)
)
on &55
)
*137 (Wire
uid 5648,0
shape (OrthoPolyLine
uid 5649,0
va (VaSet
vasetType 3
)
xt "-15250,41000,-750,41000"
pts [
"-750,41000"
"-15250,41000"
]
)
start &86
end &95
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5651,0
va (VaSet
font "courier,12,0"
)
xt "-9000,39600,-6200,40900"
st "busy"
blo "-9000,40600"
tm "WireNameMgr"
)
)
on &60
)
*138 (Wire
uid 5654,0
shape (OrthoPolyLine
uid 5655,0
va (VaSet
vasetType 3
)
xt "-15250,39000,-750,39000"
pts [
"-15250,39000"
"-750,39000"
]
)
start &96
end &79
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5656,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5657,0
va (VaSet
font "courier,12,0"
)
xt "-11000,37600,-6800,38900"
st "dataWr"
blo "-11000,38600"
tm "WireNameMgr"
)
)
on &61
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *139 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
uid 43,0
va (VaSet
font "courier,8,1"
)
xt "-97000,0,-90500,900"
st "Package List"
blo "-97000,700"
)
*141 (MLText
uid 44,0
va (VaSet
)
xt "-97000,1000,-78400,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
uid 46,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*143 (Text
uid 47,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,1000,31500,1900"
st "Pre-module directives:"
blo "20000,1700"
)
*144 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,32000,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*145 (Text
uid 49,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4000,32000,4900"
st "Post-module directives:"
blo "20000,4700"
)
*146 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*147 (Text
uid 51,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,5000,31500,5900"
st "End-module directives:"
blo "20000,5700"
)
*148 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "3373,399,5705,1988"
viewArea "-99200,24761,21013,107183"
cachedDiagramExtent "-100200,0,50000,99000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-97000,0"
lastUid 7157,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
va (VaSet
)
xt "2450,3500,5550,4500"
st "<library>"
blo "2450,4300"
tm "BdLibraryNameMgr"
)
*150 (Text
va (VaSet
)
xt "2450,4500,5150,5500"
st "<block>"
blo "2450,5300"
tm "BlkNameMgr"
)
*151 (Text
va (VaSet
)
xt "2450,5500,3050,6500"
st "I0"
blo "2450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "2450,13500,2450,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*152 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*153 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*154 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*155 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*156 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*157 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*159 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*160 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*161 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*162 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*163 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*164 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*165 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1200,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5400,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,10800,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,17400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
va (VaSet
font "courier,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*167 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,10800,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
va (VaSet
font "courier,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*169 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "-97000,6600,-90500,7500"
st "Declarations"
blo "-97000,7300"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "-97000,7500,-94000,8400"
st "Ports:"
blo "-97000,8200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-97000,6600,-92500,7500"
st "Pre User:"
blo "-97000,7300"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-97000,6600,-97000,6600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "-97000,19200,-88500,20100"
st "Diagram Signals:"
blo "-97000,19900"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-97000,6600,-91500,7500"
st "Post User:"
blo "-97000,7300"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-97000,6600,-97000,6600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 87,0
usingSuid 1
emptyRow *170 (LEmptyRow
)
uid 1151,0
optionalChildren [
*171 (RefLabelRowHdr
)
*172 (TitleRowHdr
)
*173 (FilterRowHdr
)
*174 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*175 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*176 (GroupColHdr
tm "GroupColHdrMgr"
)
*177 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*178 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*179 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*180 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*181 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*182 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*183 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataValid"
t "std_ulogic"
o 13
suid 51,0
)
)
uid 5152,0
)
*184 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 14
suid 52,0
)
)
uid 5154,0
)
*185 (LeafLogPort
port (LogicalPort
decl (Decl
n "slaveRd"
t "std_ulogic"
o 1
suid 53,0
)
)
uid 5156,0
)
*186 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 2
suid 54,0
)
)
uid 5158,0
)
*187 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 56,0
)
)
uid 5160,0
)
*188 (LeafLogPort
port (LogicalPort
decl (Decl
n "MISO"
t "std_ulogic"
o 4
suid 57,0
)
)
uid 5162,0
)
*189 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 58,0
)
)
uid 5164,0
)
*190 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MOSI"
t "std_ulogic"
o 6
suid 59,0
)
)
uid 5166,0
)
*191 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 7
suid 60,0
)
)
uid 5168,0
)
*192 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "masterFull"
t "std_ulogic"
o 8
suid 61,0
)
)
uid 5170,0
)
*193 (LeafLogPort
port (LogicalPort
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 9
suid 62,0
)
)
uid 5172,0
)
*194 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "en2x"
t "std_ulogic"
o 15
suid 63,0
)
)
uid 5174,0
)
*195 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 16
suid 64,0
)
)
uid 5176,0
)
*196 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slaveSel"
t "std_ulogic"
o 17
suid 65,0
)
)
uid 5178,0
)
*197 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataOutEnabled"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 18
suid 66,0
)
)
uid 5180,0
)
*198 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataOutEmpty"
t "std_ulogic"
o 19
suid 67,0
)
)
uid 5182,0
)
*199 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataOutRd"
t "std_ulogic"
o 20
suid 71,0
)
)
uid 5190,0
)
*200 (LeafLogPort
port (LogicalPort
decl (Decl
n "masterWr"
t "std_ulogic"
o 10
suid 72,0
)
)
uid 5192,0
)
*201 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sClk"
t "std_ulogic"
o 11
suid 73,0
)
)
uid 5194,0
)
*202 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SS_n"
t "std_ulogic"
o 12
suid 78,0
)
)
uid 5361,0
)
*203 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busy"
t "std_ulogic"
o 21
suid 80,0
)
)
uid 5658,0
)
*204 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataWr"
t "std_ulogic"
o 22
suid 81,0
)
)
uid 5660,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1164,0
optionalChildren [
*205 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *206 (MRCItem
litem &170
pos 22
dimension 20
)
uid 1166,0
optionalChildren [
*207 (MRCItem
litem &171
pos 0
dimension 20
uid 1167,0
)
*208 (MRCItem
litem &172
pos 1
dimension 23
uid 1168,0
)
*209 (MRCItem
litem &173
pos 2
hidden 1
dimension 20
uid 1169,0
)
*210 (MRCItem
litem &183
pos 12
dimension 20
uid 5153,0
)
*211 (MRCItem
litem &184
pos 13
dimension 20
uid 5155,0
)
*212 (MRCItem
litem &185
pos 0
dimension 20
uid 5157,0
)
*213 (MRCItem
litem &186
pos 1
dimension 20
uid 5159,0
)
*214 (MRCItem
litem &187
pos 2
dimension 20
uid 5161,0
)
*215 (MRCItem
litem &188
pos 3
dimension 20
uid 5163,0
)
*216 (MRCItem
litem &189
pos 4
dimension 20
uid 5165,0
)
*217 (MRCItem
litem &190
pos 5
dimension 20
uid 5167,0
)
*218 (MRCItem
litem &191
pos 6
dimension 20
uid 5169,0
)
*219 (MRCItem
litem &192
pos 7
dimension 20
uid 5171,0
)
*220 (MRCItem
litem &193
pos 8
dimension 20
uid 5173,0
)
*221 (MRCItem
litem &194
pos 14
dimension 20
uid 5175,0
)
*222 (MRCItem
litem &195
pos 15
dimension 20
uid 5177,0
)
*223 (MRCItem
litem &196
pos 16
dimension 20
uid 5179,0
)
*224 (MRCItem
litem &197
pos 17
dimension 20
uid 5181,0
)
*225 (MRCItem
litem &198
pos 18
dimension 20
uid 5183,0
)
*226 (MRCItem
litem &199
pos 19
dimension 20
uid 5191,0
)
*227 (MRCItem
litem &200
pos 9
dimension 20
uid 5193,0
)
*228 (MRCItem
litem &201
pos 10
dimension 20
uid 5195,0
)
*229 (MRCItem
litem &202
pos 11
dimension 20
uid 5362,0
)
*230 (MRCItem
litem &203
pos 20
dimension 20
uid 5659,0
)
*231 (MRCItem
litem &204
pos 21
dimension 20
uid 5661,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1170,0
optionalChildren [
*232 (MRCItem
litem &174
pos 0
dimension 20
uid 1171,0
)
*233 (MRCItem
litem &176
pos 1
dimension 50
uid 1172,0
)
*234 (MRCItem
litem &177
pos 2
dimension 100
uid 1173,0
)
*235 (MRCItem
litem &178
pos 3
dimension 50
uid 1174,0
)
*236 (MRCItem
litem &179
pos 4
dimension 100
uid 1175,0
)
*237 (MRCItem
litem &180
pos 5
dimension 100
uid 1176,0
)
*238 (MRCItem
litem &181
pos 6
dimension 50
uid 1177,0
)
*239 (MRCItem
litem &182
pos 7
dimension 80
uid 1178,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1165,0
vaOverrides [
]
)
]
)
uid 1150,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *240 (LEmptyRow
)
uid 1180,0
optionalChildren [
*241 (RefLabelRowHdr
)
*242 (TitleRowHdr
)
*243 (FilterRowHdr
)
*244 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*245 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*246 (GroupColHdr
tm "GroupColHdrMgr"
)
*247 (NameColHdr
tm "GenericNameColHdrMgr"
)
*248 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*249 (InitColHdr
tm "GenericValueColHdrMgr"
)
*250 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*251 (EolColHdr
tm "GenericEolColHdrMgr"
)
*252 (LogGeneric
generic (GiElement
name "dataBitNb"
type "positive"
value "8"
)
uid 1243,0
)
*253 (LogGeneric
generic (GiElement
name "fifoDepth"
type "positive"
value "8"
)
uid 1245,0
)
*254 (LogGeneric
generic (GiElement
name "cPol"
type "std_ulogic"
value "'0'"
)
uid 3222,0
)
*255 (LogGeneric
generic (GiElement
name "cPha"
type "std_ulogic"
value "'0'"
)
uid 3224,0
)
*256 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value "20.0E6"
)
uid 4292,0
)
*257 (LogGeneric
generic (GiElement
name "spiFrequency"
type "real"
value "2.0E6"
)
uid 5198,0
)
]
)
pdm (PhysicalDM
uid 1192,0
optionalChildren [
*258 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *259 (MRCItem
litem &240
pos 6
dimension 20
)
uid 1194,0
optionalChildren [
*260 (MRCItem
litem &241
pos 0
dimension 20
uid 1195,0
)
*261 (MRCItem
litem &242
pos 1
dimension 23
uid 1196,0
)
*262 (MRCItem
litem &243
pos 2
hidden 1
dimension 20
uid 1197,0
)
*263 (MRCItem
litem &252
pos 0
dimension 20
uid 1242,0
)
*264 (MRCItem
litem &253
pos 1
dimension 20
uid 1244,0
)
*265 (MRCItem
litem &254
pos 4
dimension 20
uid 3221,0
)
*266 (MRCItem
litem &255
pos 5
dimension 20
uid 3223,0
)
*267 (MRCItem
litem &256
pos 2
dimension 20
uid 4291,0
)
*268 (MRCItem
litem &257
pos 3
dimension 20
uid 5199,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1198,0
optionalChildren [
*269 (MRCItem
litem &244
pos 0
dimension 20
uid 1199,0
)
*270 (MRCItem
litem &246
pos 1
dimension 50
uid 1200,0
)
*271 (MRCItem
litem &247
pos 2
dimension 100
uid 1201,0
)
*272 (MRCItem
litem &248
pos 3
dimension 100
uid 1202,0
)
*273 (MRCItem
litem &249
pos 4
dimension 50
uid 1203,0
)
*274 (MRCItem
litem &250
pos 5
dimension 50
uid 1204,0
)
*275 (MRCItem
litem &251
pos 6
dimension 80
uid 1205,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1193,0
vaOverrides [
]
)
]
)
uid 1179,0
type 1
)
activeModelName "BlockDiag"
)
