/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.36
Hash     : fec1755
Date     : Feb 11 2024
Type     : Engineering
Log Time   : Mon Feb 12 12:11:28 2024 GMT
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:22:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                            : ... Suggest add newline.
   22 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.015
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:211:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                              : ... Suggest add newline.
  211 | endmodule
      |          ^
%Warning-BLKSEQ: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:168:20: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                                          : ... Suggest using delayed assignment '<='
  168 |     always #10 clk = ~clk;
      |                    ^
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:174:9: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                             : ... This will be executed as a blocking assignment '='!
  174 |     weA <= 1; addrA = 510; dinA <= 1020;
      |         ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:174:33: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                              : ... This will be executed as a blocking assignment '='!
  174 |     weA <= 1; addrA = 510; dinA <= 1020;
      |                                 ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:181:9: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                             : ... This will be executed as a blocking assignment '='!
  181 |     weB <= 1; addrB = 10; dinB <= 1245;
      |         ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:181:32: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                              : ... This will be executed as a blocking assignment '='!
  181 |     weB <= 1; addrB = 10; dinB <= 1245;
      |                                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:188:9: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                             : ... This will be executed as a blocking assignment '='!
  188 |     weA <= 0; addrA = 510; dinA <= 2124;
      |         ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:188:33: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                              : ... This will be executed as a blocking assignment '='!
  188 |     weA <= 0; addrA = 510; dinA <= 2124;
      |                                 ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:195:9: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                             : ... This will be executed as a blocking assignment '='!
  195 |     weB <= 1; addrB = 1024; dinB <= 5555;
      |         ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:195:34: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                              : ... This will be executed as a blocking assignment '='!
  195 |     weB <= 1; addrB = 1024; dinB <= 5555;
      |                                  ^~
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/simulate_rtl/obj_dir'
make: Warning: File `Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ver.d' has modification time 0.012 s in the future
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_ram_true_reg_addr_dp_1024x32_verilator.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__DepSet_h77baf99e__0.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__DepSet_hb3da9746__0.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__main.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__Trace__0.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__Slow.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__DepSet_h77baf99e__0__Slow.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__DepSet_hb3da9746__0__Slow.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__Syms.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__Trace__0__Slow.cpp > Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.o Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.cpp
echo "" > Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.verilator_deplist.tmp
Archive ar -rcs Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.a Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.o
g++     verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.a   -lz  -pthread -lpthread -latomic   -o Vco_sim_ram_true_reg_addr_dp_1024x32_verilator
make: warning:  Clock skew detected.  Your build may be incomplete.
rm Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/simulate_rtl/obj_dir'
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/simulate_rtl/obj_dir'
make: `Vco_sim_ram_true_reg_addr_dp_1024x32_verilator' is up to date.
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/simulate_rtl/obj_dir'
NEGEDGE 1: weA = 1, weB = 0, addrA = 510, addrB = 0, dinA = 1020, dinB = 0
NEGEDGE 2: addrA = 510, doutA = 1020 | addrB = 0, doutB = 0


NEGEDGE 3: weA = 1, weB = 1, addrA = 510, addrB = 10, dinA = 1020, dinB = 1245
NEGEDGE 4: addrA = 510, doutA = 1020 | addrB = 10, doutB = 1245


NEGEDGE 5: weA = 0, weB = 1, addrA = 510, addrB = 10, dinA = 2124, dinB = 1245
NEGEDGE 6:  addrA = 510, doutA = 1020 | addrB = 10, doutB = 1245


NEGEDGE 7: weA = 0, weB = 1, addrA = 510, addrB = 0, dinA = 2124, dinB = 5555
NEGEDGE 8: addrA = 510, doutA = 1020 | addrB = 0, doutB = 5555


- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:201: Verilog $finish
