Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec 15 11:56:13 2023
| Host         : DESKTOP-G4MJ0K5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            6 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               6 |            2 |
| Yes          | Yes                   | No                     |              21 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                       Enable Signal                      |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | data_feeder_01/valid_in_1                                | data_feeder_01/data_extractor_mat_A_01/rst_flush_reg |                1 |              5 |
|  clk_IBUF_BUFG |                                                          | data_feeder_01/data_extractor_mat_A_01/rst_flush_reg |                3 |              6 |
|  clk_IBUF_BUFG |                                                          | data_feeder_01/data_extractor_mat_B_01/rst_n         |                2 |              6 |
|  clk_IBUF_BUFG | data_feeder_01/data_extractor_mat_A_01/intmd_counter     | data_feeder_01/data_extractor_mat_A_01/rst_flush_reg |                2 |              6 |
|  clk_IBUF_BUFG | data_feeder_01/data_extractor_mat_B_01/down_counter0     | data_feeder_01/data_extractor_mat_B_01/rst_n         |                2 |              6 |
|  clk_IBUF_BUFG | data_feeder_01/systolic_array_01/counter_size[9]_i_1_n_0 | data_feeder_01/data_extractor_mat_A_01/rst_flush_reg |                3 |             10 |
|  clk_IBUF_BUFG |                                                          |                                                      |                6 |             13 |
+----------------+----------------------------------------------------------+------------------------------------------------------+------------------+----------------+


