Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -capacitance
Design : s386
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:26 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_2/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               8000                  saed32rvt_ss0p95v25c

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                               0.00       0.00
  clock network delay (ideal)                                  0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)                        0.10      0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                          0.04      0.20       0.60 f
  DFF_2/q (net)                  6         2.70                0.00       0.60 f
  DFF_2/q (dff_3)                                              0.00       0.60 f
  v10 (net)                                2.70                0.00       0.60 f
  U127/A (INVX0_RVT)                                 0.04      0.59       1.19 f
  U127/Y (INVX0_RVT)                                 0.05      0.05       1.24 r
  n161 (net)                     6         2.83                0.00       1.24 r
  U111/A2 (NAND3X2_RVT)                              0.05      0.61       1.85 r
  U111/Y (NAND3X2_RVT)                               0.02      0.11       1.96 f
  n92 (net)                      2         1.03                0.00       1.96 f
  U112/A (INVX0_RVT)                                 0.02      0.06       2.02 f
  U112/Y (INVX0_RVT)                                 0.03      0.03       2.05 r
  n145 (net)                     3         1.46                0.00       2.05 r
  U78/A1 (AND3X1_RVT)                                0.03      0.13       2.18 r
  U78/Y (AND3X1_RVT)                                 0.03      0.07       2.25 r
  n65 (net)                      2         0.95                0.00       2.25 r
  U74/A (NBUFFX2_RVT)                                0.03      0.05       2.30 r
  U74/Y (NBUFFX2_RVT)                                0.02      0.05       2.35 r
  n61 (net)                      2         1.02                0.00       2.35 r
  U167/A1 (NAND3X0_RVT)                              0.02      0.06       2.40 r
  U167/Y (NAND3X0_RVT)                               0.04      0.04       2.44 f
  n128 (net)                     1         0.40                0.00       2.44 f
  U168/A2 (NAND2X0_RVT)                              0.04      0.01       2.45 f
  U168/Y (NAND2X0_RVT)                               0.04      0.05       2.50 r
  Lv13_D_5 (net)                 1         0.50                0.00       2.50 r
  DFF_0/d (dff_5)                                              0.00       2.50 r
  DFF_0/d (net)                            0.50                0.00       2.50 r
  DFF_0/q_reg/D (DFFX1_RVT)                          0.04      0.01       2.51 r
  data arrival time                                                       2.51

  clock ideal_clock1 (rise edge)                               2.00       2.00
  clock network delay (ideal)                                  0.40       2.40
  clock uncertainty                                           -0.05       2.35
  DFF_0/q_reg/CLK (DFFX1_RVT)                                  0.00       2.35 r
  library setup time                                          -0.05       2.30
  data required time                                                      2.30
  -------------------------------------------------------------------------------
  data required time                                                      2.30
  data arrival time                                                      -2.51
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.21


1
