// Seed: 2541121845
module module_0 (
    output tri id_0
);
  assign id_0 = 1 * "";
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    output wire id_5,
    input supply1 id_6
);
  supply0 id_8 = 1;
  module_0 modCall_1 (id_1);
  assign modCall_1.type_0 = 0;
  wire id_9;
endmodule
module module_2 (
    output wire id_0,
    output uwire id_1,
    output supply1 id_2,
    output tri id_3,
    input wire id_4,
    input wire id_5,
    output tri1 id_6,
    input tri id_7,
    output tri1 id_8,
    input tri1 id_9,
    output wor id_10,
    input wand id_11,
    input tri0 id_12,
    output uwire id_13
);
  assign id_10 = 1;
  wire id_15, id_16;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_0 = 0;
  assign id_15 = 1'b0;
  nor primCall (id_6, id_16, id_9, id_15, id_5, id_12, id_7, id_11, id_4);
endmodule
