{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.0868,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09517,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0131976,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0121093,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00429074,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0121093,
	"finish__design__instance__count__class:buffer": 13,
	"finish__design__instance__area__class:buffer": 23.408,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 7.448,
	"finish__design__instance__count__class:timing_repair_buffer": 88,
	"finish__design__instance__area__class:timing_repair_buffer": 90.44,
	"finish__design__instance__count__class:inverter": 85,
	"finish__design__instance__area__class:inverter": 60.648,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 1.33,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 158.802,
	"finish__design__instance__count__class:multi_input_combinational_cell": 371,
	"finish__design__instance__area__class:multi_input_combinational_cell": 493.696,
	"finish__design__instance__count": 600,
	"finish__design__instance__area": 835.772,
	"finish__timing__setup__tns": -1.0438,
	"finish__timing__setup__ws": -0.0667554,
	"finish__clock__skew__setup": 0.00141206,
	"finish__clock__skew__hold": 0.00141206,
	"finish__timing__drv__max_slew_limit": 0.759845,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.780658,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 44,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00174415,
	"finish__power__switching__total": 0.00155623,
	"finish__power__leakage__total": 2.24762e-05,
	"finish__power__total": 0.00332286,
	"finish__design__io": 54,
	"finish__design__die__area": 1130.64,
	"finish__design__core__area": 965.58,
	"finish__design__instance__count": 644,
	"finish__design__instance__area": 847.476,
	"finish__design__instance__count__stdcell": 644,
	"finish__design__instance__area__stdcell": 847.476,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.877686,
	"finish__design__instance__utilization__stdcell": 0.877686,
	"finish__design__rows": 22,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 22,
	"finish__design__sites": 3630,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 3630,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}