 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Aug 17 17:31:25 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          772
Number of nets:                          2648
Number of cells:                         1843
Number of combinational cells:           1421
Number of sequential cells:               384
Number of macros/black boxes:               0
Number of buf/inv:                        236
Number of references:                      16

Combinational area:              13432.030732
Buf/Inv area:                      893.115319
Noncombinational area:            9486.555302
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 22918.586034
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------------------
SYS_TOP                           22918.5860    100.0     29.4175     0.0000  0.0000  SYS_TOP
U0_ALU                             5551.6706     24.2   1023.7290   440.0858  0.0000  ALU
U0_ALU/add_43                       231.8099      1.0    231.8099     0.0000  0.0000  ALU_DW01_add_0
U0_ALU/div_52                      1434.3973      6.3   1434.3973     0.0000  0.0000  ALU_DW_div_uns_0
U0_ALU/mult_49                     2155.7144      9.4   1914.4909     0.0000  0.0000  ALU_DW02_mult_0
U0_ALU/mult_49/FS_1                 241.2235      1.1    241.2235     0.0000  0.0000  ALU_DW01_add_1
U0_ALU/sub_46                       265.9342      1.2    265.9342     0.0000  0.0000  ALU_DW01_sub_0
U0_CLKDIV_MUX                        88.2525      0.4     88.2525     0.0000  0.0000  CLKDIV_MUX
U0_CLK_GATE                          22.3573      0.1      5.8835    16.4738  0.0000  CLK_GATE
U0_ClkDiv                           767.2084      3.3    442.4392   232.9866  0.0000  ClkDiv_0
U0_ClkDiv/add_49                     91.7826      0.4     91.7826     0.0000  0.0000  ClkDiv_0_DW01_inc_0
U0_PULSE_GEN                         57.6583      0.3      5.8835    51.7748  0.0000  PULSE_GEN
U0_RST_SYNC                          51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_0
U0_RegFile                         6081.1856     26.5   2534.6119  3546.5738  0.0000  RegFile
U0_SYS_CTRL                        1361.4419      5.9    726.0239   635.4180  0.0000  SYS_CTRL
U0_UART                            3634.8263     15.9      7.0602     0.0000  0.0000  UART
U0_UART/U0_UART_RX                 2462.8331     10.7      7.0602     0.0000  0.0000  UART_RX
U0_UART/U0_UART_RX/U0_data_sampling
                                    578.9364      2.5    470.6800   108.2564  0.0000  data_sampling
U0_UART/U0_UART_RX/U0_deserializer
                                    444.7926      1.9    228.2798   216.5128  0.0000  deserializer_DATA_WIDTH8
U0_UART/U0_UART_RX/U0_edge_bit_counter
                                    623.6510      2.7    353.0100   270.6410  0.0000  edge_bit_counter
U0_UART/U0_UART_RX/U0_par_chk       145.9108      0.6    110.6098    35.3010  0.0000  par_chk_DATA_WIDTH8
U0_UART/U0_UART_RX/U0_stp_chk        47.0680      0.2     11.7670    35.3010  0.0000  stp_chk
U0_UART/U0_UART_RX/U0_strt_chk       38.8311      0.2     11.7670    27.0641  0.0000  strt_chk
U0_UART/U0_UART_RX/U0_uart_fsm      576.5830      2.5    495.3907    81.1923  0.0000  uart_rx_fsm_DATA_WIDTH8
U0_UART/U0_UART_TX                 1164.9330      5.1      7.0602     0.0000  0.0000  UART_TX_DATA_WIDTH8
U0_UART/U0_UART_TX/U0_Serializer    470.6800      2.1    185.9186   284.7614  0.0000  Serializer_WIDTH8
U0_UART/U0_UART_TX/U0_fsm           192.9788      0.8     89.4292   103.5496  0.0000  uart_tx_fsm
U0_UART/U0_UART_TX/U0_mux            62.3651      0.3     27.0641    35.3010  0.0000  mux
U0_UART/U0_UART_TX/U0_parity_calc   431.8489      1.9    198.8623   232.9866  0.0000  parity_calc_WIDTH8
U0_UART_FIFO                       4058.4383     17.7      7.0602     0.0000  0.0000  Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4
U0_UART_FIFO/u_fifo_mem            2891.1519     12.6   1234.3583  1656.7936  0.0000  fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4
U0_UART_FIFO/u_fifo_rd              375.3673      1.6    168.2681   207.0992  0.0000  fifo_rd_P_SIZE4
U0_UART_FIFO/u_fifo_wr              370.6605      1.6    163.5613   207.0992  0.0000  fifo_wr_P_SIZE4
U0_UART_FIFO/u_r2w_sync             207.0992      0.9      0.0000   207.0992  0.0000  BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1
U0_UART_FIFO/u_w2r_sync             207.0992      0.9      0.0000   207.0992  0.0000  BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0
U0_ref_sync                         395.3712      1.7     84.7224   310.6488  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8
U1_ClkDiv                           767.2084      3.3    442.4392   232.9866  0.0000  ClkDiv_1
U1_ClkDiv/add_49                     91.7826      0.4     91.7826     0.0000  0.0000  ClkDiv_1_DW01_inc_0
U1_RST_SYNC                          51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_1
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------------------
Total                                                  13432.0307  9486.5553  0.0000

1
