{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509313931999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509313931999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 14:52:11 2017 " "Processing started: Sun Oct 29 14:52:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509313931999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313931999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCIe_CV -c PCIe_CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCIe_CV -c PCIe_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313931999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509313933312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509313933312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/pcie_cv_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/pcie_cv_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys " "Found entity 1: pcie_cv_qsys" {  } { { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_irq_mapper " "Found entity 1: pcie_cv_qsys_irq_mapper" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_irq_mapper.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_mm_interconnect_2 " "Found entity 1: pcie_cv_qsys_mm_interconnect_2" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: pcie_cv_qsys_mm_interconnect_0_rsp_mux" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944119 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: pcie_cv_qsys_mm_interconnect_0_cmd_mux" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: pcie_cv_qsys_mm_interconnect_0_cmd_demux" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944134 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944134 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944134 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944134 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_cv_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pcie_cv_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_cv_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pcie_cv_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: pcie_cv_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944150 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_cv_qsys_mm_interconnect_0_router_001 " "Found entity 2: pcie_cv_qsys_mm_interconnect_0_router_001" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_cv_qsys_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at pcie_cv_qsys_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_cv_qsys_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at pcie_cv_qsys_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_mm_interconnect_2_router_default_decode " "Found entity 1: pcie_cv_qsys_mm_interconnect_2_router_default_decode" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944150 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_cv_qsys_mm_interconnect_2_router " "Found entity 2: pcie_cv_qsys_mm_interconnect_2_router" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_mm_interconnect_1 " "Found entity 1: pcie_cv_qsys_mm_interconnect_1" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_mm_interconnect_1_rsp_demux " "Found entity 1: pcie_cv_qsys_mm_interconnect_1_rsp_demux" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_cv_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at pcie_cv_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_cv_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at pcie_cv_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_mm_interconnect_1_router_default_decode " "Found entity 1: pcie_cv_qsys_mm_interconnect_1_router_default_decode" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944181 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_cv_qsys_mm_interconnect_1_router " "Found entity 2: pcie_cv_qsys_mm_interconnect_1_router" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_mm_interconnect_0 " "Found entity 1: pcie_cv_qsys_mm_interconnect_0" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_cv_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pcie_cv_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_cv_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pcie_cv_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: pcie_cv_qsys_mm_interconnect_0_router_default_decode" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944181 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_cv_qsys_mm_interconnect_0_router " "Found entity 2: pcie_cv_qsys_mm_interconnect_0_router" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_cv_hip_avmm_hwtcl " "Found entity 1: altpcie_cv_hip_avmm_hwtcl" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_cv_hip_ast_hwtcl " "Found entity 1: altpcie_cv_hip_ast_hwtcl" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v 4 4 " "Found 4 design units, including 4 entities, in source file pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_av_hip_128bit_atom " "Found entity 1: altpcie_av_hip_128bit_atom" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944228 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_tl_cfg_pipe " "Found entity 2: altpcie_tl_cfg_pipe" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 6149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944228 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_av_hd_dpcmn_bitsync " "Found entity 3: altpcie_av_hd_dpcmn_bitsync" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 6200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944228 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_av_hd_dpcmn_bitsync2 " "Found entity 4: altpcie_av_hd_dpcmn_bitsync2" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 6241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_av_hip_ast_hwtcl " "Found entity 1: altpcie_av_hip_ast_hwtcl" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpcierd_hip_rs.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpcierd_hip_rs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_hip_rs " "Found entity 1: altpcierd_hip_rs" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcierd_hip_rs.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcierd_hip_rs.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_rs_serdes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpcie_rs_hip.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpcie_rs_hip.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_hip " "Found entity 1: altpcie_rs_hip" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_rs_hip.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_rs_hip.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_rp.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_rp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_rp " "Found entity 1: altpciexpav_stif_cr_rp" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_rp.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_rp.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_clksync.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_a2p_addrtrans " "Found entity 1: altpciexpav128_a2p_addrtrans" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_a2p_addrtrans.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_a2p_fixtrans " "Found entity 1: altpciexpav128_a2p_fixtrans" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_a2p_fixtrans.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_a2p_vartrans " "Found entity 1: altpciexpav128_a2p_vartrans" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_a2p_vartrans.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_app.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_app " "Found entity 1: altpciexpav128_app" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_app.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_clksync " "Found entity 1: altpciexpav128_clksync" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_clksync.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_control_register " "Found entity 1: altpciexpav128_control_register" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_control_register.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_avalon " "Found entity 1: altpciexpav128_cr_avalon" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_avalon.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_interrupt " "Found entity 1: altpciexpav128_cr_interrupt" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_interrupt.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_interrupt.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_rp.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_rp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_rp " "Found entity 1: altpciexpav128_cr_rp" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_rp.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_rp.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cfg_status " "Found entity 1: altpciexpav128_cfg_status" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_cfg_status.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_mailbox " "Found entity 1: altpciexpav128_cr_mailbox" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_mailbox.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_p2a_addrtrans " "Found entity 1: altpciexpav128_p2a_addrtrans" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_p2a_addrtrans.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944337 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "14320 pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx.v(14) " "Verilog HDL or VHDL warning at pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx.v(14): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 14320." {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx.v" 14 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 0 0 "Analysis & Synthesis" 0 -1 1509313944337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rx " "Found entity 1: altpciexpav128_rx" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rx_cntrl " "Found entity 1: altpciexpav128_rx_cntrl" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_fifo " "Found entity 1: altpciexpav128_fifo" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_fifo.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_rxm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_rxm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rxm_adapter " "Found entity 1: altpciexpav128_rxm_adapter" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_rxm_adapter.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_rxm_adapter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rx_resp " "Found entity 1: altpciexpav128_rx_resp" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx_resp.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944353 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "12110 pcie_cv_qsys/synthesis/submodules/altpciexpav128_tx.v(14) " "Verilog HDL or VHDL warning at pcie_cv_qsys/synthesis/submodules/altpciexpav128_tx.v(14): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 12110." {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_tx.v" 14 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 0 0 "Analysis & Synthesis" 0 -1 1509313944353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_tx " "Found entity 1: altpciexpav128_tx" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_tx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_tx_cntrl " "Found entity 1: altpciexpav128_tx_cntrl" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_tx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_tx_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_txavl_cntrl " "Found entity 1: altpciexpav128_txavl_cntrl" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_txavl_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_txresp_cntrl " "Found entity 1: altpciexpav128_txresp_cntrl" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_txresp_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_txresp_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altpciexpav128_underflow_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altpciexpav128_underflow_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_underflow_adapter " "Found entity 1: altpciexpav128_underflow_adapter" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav128_underflow_adapter.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav128_underflow_adapter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (pcie_cv_qsys) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (pcie_cv_qsys)" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_xcvr_functions.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944384 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1509313944384 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1509313944384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_merger.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (pcie_cv_qsys) " "Found design unit 1: av_xcvr_h (SystemVerilog) (pcie_cv_qsys)" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_h.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_avmm_csr.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "pcie_cv_qsys/synthesis/submodules/av_rx_pma.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pma.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_avmm.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_plls.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_data_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_basic.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944431 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1509313944447 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1509313944447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "pcie_cv_qsys/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "pcie_cv_qsys/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "pcie_cv_qsys/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "pcie_cv_qsys/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "pcie_cv_qsys/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "pcie_cv_qsys/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "pcie_cv_qsys/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "pcie_cv_qsys/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "pcie_cv_qsys/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_lego " "Found entity 1: alt_reset_ctrl_lego" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_reset_ctrl_lego.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_reset_ctrl_lego.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_tgx_cdrauto " "Found entity 1: alt_reset_ctrl_tgx_cdrauto" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_resync.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (pcie_cv_qsys) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (pcie_cv_qsys)" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_common_h.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_common.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (pcie_cv_qsys) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (pcie_cv_qsys)" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944494 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944494 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_mgmt2dec.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_wait_generate.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_emsip_adapter " "Found entity 1: av_xcvr_emsip_adapter" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_pipe_native_hip " "Found entity 1: av_xcvr_pipe_native_hip" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_cv_qsys_onchip_memory2_0 " "Found entity 1: pcie_cv_qsys_onchip_memory2_0" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_onchip_memory2_0.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (pcie_cv_qsys) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (pcie_cv_qsys)" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_h.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xreconf_cif.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xreconf_uif.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xreconf_basic_acq.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_analog.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xreconf_analog_rmw_av.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_adce.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_mif.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_mif.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_pll.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_pll.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_soc.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_direct.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_arbiter_acq.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_basic.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_addr.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_ch.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif_csr.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_basic.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_arbiter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_m2s.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944619 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944619 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944634 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944634 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944650 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509313944650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944650 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCIe_CV " "Found entity 1: PCIe_CV" {  } { { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313944666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313944666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(676) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for \"txrp_tlp_ack\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 676 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313944681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PCIe_CV " "Elaborating entity \"PCIe_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509313945119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys pcie_cv_qsys:qsys_top " "Elaborating entity \"pcie_cv_qsys\" for hierarchy \"pcie_cv_qsys:qsys_top\"" {  } { { "PCIe_CV.v" "qsys_top" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0 " "Elaborating entity \"alt_xcvr_reconfig\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\"" {  } { { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "alt_xcvr_reconfig_0" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_resync:inst_reconfig_reset_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_resync:inst_reconfig_reset_sync\"" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" "inst_reconfig_reset_sync" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_arbiter:arbiter " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_arbiter:arbiter\"" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" "arbiter" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\"" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" "offset.sc_offset" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation_av pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation_av\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\"" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" "offset_cancellation_av" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen " "Elaborating entity \"altera_wait_generate\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen\"" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "wait_gen" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_av pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborating entity \"alt_cal_av\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "alt_cal_inst" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(292) " "Verilog HDL assignment warning at alt_cal_av.v(292): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_cal_av.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313945525 "|PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(299) " "Verilog HDL assignment warning at alt_cal_av.v(299): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_cal_av.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313945525 "|PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(313) " "Verilog HDL assignment warning at alt_cal_av.v(313): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_cal_av.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313945525 "|PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Instantiated megafunction \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 5 " "Parameter \"number_of_channels\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313945572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 3 " "Parameter \"channel_address_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313945572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pma_base_address 0 " "Parameter \"pma_base_address\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313945572 ""}  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509313945572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_edge_detect pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det " "Elaborating entity \"alt_cal_edge_detect\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\"" {  } { { "alt_cal_av.v" "pd0_det" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\", which is child of megafunction instantiation \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "alt_cal_av.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } } { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_arbiter_acq pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst " "Elaborating entity \"alt_arbiter_acq\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst\"" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "mutex_inst" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_direct pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_direct:direct.sc_direct " "Elaborating entity \"alt_xcvr_reconfig_direct\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_direct:direct.sc_direct\"" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" "direct.sc_direct" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cal_seq pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_cal_seq:cal_seq " "Elaborating entity \"alt_xcvr_reconfig_cal_seq\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_cal_seq:cal_seq\"" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" "cal_seq" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_basic pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic " "Elaborating entity \"alt_xcvr_reconfig_basic\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\"" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" "basic" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig.sv" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_reconfig_basic pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5 " "Elaborating entity \"av_xcvr_reconfig_basic\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\"" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_basic.sv" "a5" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_reconfig_basic.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if " "Elaborating entity \"av_xrbasic_lif\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_basic.sv" "lif\[0\].logical_if" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_basic.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif_csr pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr " "Elaborating entity \"av_xrbasic_lif_csr\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif.sv" "lif_csr" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_rom pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch " "Elaborating entity \"av_xrbasic_l2p_rom\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif_csr.sv" "l2pch" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif_csr.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945775 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.data_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.data_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509313945791 "|PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.waddr_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.waddr_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509313945791 "|PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.we_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.we_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509313945791 "|PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_addr pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr " "Elaborating entity \"av_xrbasic_l2p_addr\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif_csr.sv" "l2paddr" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif_csr.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux " "Elaborating entity \"csr_mux\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif.sv" "pif_tbus_mux" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xrbasic_lif.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_basic.sv" "pif\[0\].pif_arb" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_basic.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_basic pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle " "Elaborating entity \"av_reconfig_bundle_to_basic\" for hierarchy \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_basic.sv" "bundle" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig_basic.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_onchip_memory2_0 pcie_cv_qsys:qsys_top\|pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"pcie_cv_qsys_onchip_memory2_0\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "onchip_memory2_0" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313945869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_cv_qsys:qsys_top\|pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313946072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_cv_qsys:qsys_top\|pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_onchip_memory2_0.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313946088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_cv_qsys:qsys_top\|pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313946088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pcie_cv_qsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"pcie_cv_qsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313946088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313946088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313946088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313946088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313946088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313946088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313946088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313946088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313946088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313946088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313946088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313946088 ""}  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_onchip_memory2_0.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509313946088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_urn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_urn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_urn1 " "Found entity 1: altsyncram_urn1" {  } { { "db/altsyncram_urn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_urn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313946150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313946150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_urn1 pcie_cv_qsys:qsys_top\|pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_urn1:auto_generated " "Elaborating entity \"altsyncram_urn1\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_urn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313946166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_cv_hip_avmm_hwtcl pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0 " "Elaborating entity \"altpcie_cv_hip_avmm_hwtcl\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\"" {  } { { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "pcie_cv_hip_avmm_0" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313946322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_cv_hip_avmm_hwtcl.v(698) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(698): truncated value with size 32 to match size of target (4)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(714) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(714): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_cv_hip_avmm_hwtcl.v(715) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(715): truncated value with size 32 to match size of target (5)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_cv_hip_avmm_hwtcl.v(719) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(719): truncated value with size 32 to match size of target (16)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_cv_hip_avmm_hwtcl.v(720) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(720): truncated value with size 32 to match size of target (16)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(721) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(721): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 altpcie_cv_hip_avmm_hwtcl.v(722) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(722): truncated value with size 32 to match size of target (24)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_cv_hip_avmm_hwtcl.v(723) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(723): truncated value with size 32 to match size of target (16)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_cv_hip_avmm_hwtcl.v(724) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(724): truncated value with size 32 to match size of target (16)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(727) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(727): truncated value with size 32 to match size of target (3)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(746) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(746): truncated value with size 32 to match size of target (3)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(747) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(747): truncated value with size 32 to match size of target (3)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(748) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(748): truncated value with size 32 to match size of target (3)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_cv_hip_avmm_hwtcl.v(749) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(749): truncated value with size 32 to match size of target (2)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(752) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(752): truncated value with size 32 to match size of target (3)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(753) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(753): truncated value with size 32 to match size of target (3)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_cv_hip_avmm_hwtcl.v(754) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(754): truncated value with size 32 to match size of target (7)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(755) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(755): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altpcie_cv_hip_avmm_hwtcl.v(756) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(756): truncated value with size 32 to match size of target (13)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(757) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(757): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(758) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(758): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(773) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(773): truncated value with size 32 to match size of target (11)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(774) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(774): truncated value with size 32 to match size of target (3)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(776) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(776): truncated value with size 32 to match size of target (3)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_cv_hip_avmm_hwtcl.v(780) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(780): truncated value with size 32 to match size of target (16)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_cv_hip_avmm_hwtcl.v(781) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(781): truncated value with size 32 to match size of target (16)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_cv_hip_avmm_hwtcl.v(782) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(782): truncated value with size 32 to match size of target (4)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(783) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(783): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(784) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(784): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(787) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(787): truncated value with size 32 to match size of target (3)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(788) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(788): truncated value with size 32 to match size of target (3)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(834) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(834): truncated value with size 32 to match size of target (11)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_cv_hip_avmm_hwtcl.v(835) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(835): truncated value with size 32 to match size of target (4)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_cv_hip_avmm_hwtcl.v(836) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(836): truncated value with size 32 to match size of target (4)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_cv_hip_avmm_hwtcl.v(837) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(837): truncated value with size 32 to match size of target (4)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(838) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(838): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_cv_hip_avmm_hwtcl.v(839) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(839): truncated value with size 32 to match size of target (4)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(840) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(840): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 altpcie_cv_hip_avmm_hwtcl.v(841) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(841): truncated value with size 32 to match size of target (20)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(842) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(842): truncated value with size 32 to match size of target (11)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(843) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(843): truncated value with size 32 to match size of target (11)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_cv_hip_avmm_hwtcl.v(844) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(844): truncated value with size 32 to match size of target (5)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_cv_hip_avmm_hwtcl.v(845) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(845): truncated value with size 32 to match size of target (5)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(846) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(846): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(847) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(847): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 altpcie_cv_hip_avmm_hwtcl.v(848) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(848): truncated value with size 32 to match size of target (12)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(849) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(849): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(850) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(850): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(851) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(851): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 altpcie_cv_hip_avmm_hwtcl.v(852) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(852): truncated value with size 32 to match size of target (12)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(853) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(853): truncated value with size 32 to match size of target (11)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(854) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(854): truncated value with size 32 to match size of target (11)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(855) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(855): truncated value with size 32 to match size of target (11)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(856) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(856): truncated value with size 32 to match size of target (11)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(857) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(857): truncated value with size 32 to match size of target (11)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 altpcie_cv_hip_avmm_hwtcl.v(858) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(858): truncated value with size 32 to match size of target (30)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 altpcie_cv_hip_avmm_hwtcl.v(859) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(859): truncated value with size 32 to match size of target (30)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_entest altpcie_cv_hip_avmm_hwtcl.v(1093) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1093): object \"gnd_entest\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1093 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_frzlogic altpcie_cv_hip_avmm_hwtcl.v(1094) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1094): object \"gnd_frzlogic\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1094 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_frzreg altpcie_cv_hip_avmm_hwtcl.v(1095) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1095): object \"gnd_frzreg\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1095 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_idrcv altpcie_cv_hip_avmm_hwtcl.v(1096) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1096): object \"gnd_idrcv\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1096 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_idrpl altpcie_cv_hip_avmm_hwtcl.v(1097) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1097): object \"gnd_idrpl\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1097 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_bistenrcv altpcie_cv_hip_avmm_hwtcl.v(1098) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1098): object \"gnd_bistenrcv\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1098 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_bistenrpl altpcie_cv_hip_avmm_hwtcl.v(1099) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1099): object \"gnd_bistenrpl\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1099 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_bistscanen altpcie_cv_hip_avmm_hwtcl.v(1100) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1100): object \"gnd_bistscanen\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_bistscanin altpcie_cv_hip_avmm_hwtcl.v(1101) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1101): object \"gnd_bistscanin\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_bisttesten altpcie_cv_hip_avmm_hwtcl.v(1102) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1102): object \"gnd_bisttesten\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memhiptestenable altpcie_cv_hip_avmm_hwtcl.v(1103) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1103): object \"gnd_memhiptestenable\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memredenscan altpcie_cv_hip_avmm_hwtcl.v(1104) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1104): object \"gnd_memredenscan\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memredscen altpcie_cv_hip_avmm_hwtcl.v(1105) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1105): object \"gnd_memredscen\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memredscin altpcie_cv_hip_avmm_hwtcl.v(1106) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1106): object \"gnd_memredscin\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memredsclk altpcie_cv_hip_avmm_hwtcl.v(1107) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1107): object \"gnd_memredsclk\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memredscrst altpcie_cv_hip_avmm_hwtcl.v(1108) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1108): object \"gnd_memredscrst\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memredscsel altpcie_cv_hip_avmm_hwtcl.v(1109) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1109): object \"gnd_memredscsel\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memregscanen altpcie_cv_hip_avmm_hwtcl.v(1110) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1110): object \"gnd_memregscanen\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memregscanin altpcie_cv_hip_avmm_hwtcl.v(1111) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1111): object \"gnd_memregscanin\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_scanmoden altpcie_cv_hip_avmm_hwtcl.v(1112) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1112): object \"gnd_scanmoden\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_usermode altpcie_cv_hip_avmm_hwtcl.v(1113) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1113): object \"gnd_usermode\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_scanshiftn altpcie_cv_hip_avmm_hwtcl.v(1114) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1114): object \"gnd_scanshiftn\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_nfrzdrv altpcie_cv_hip_avmm_hwtcl.v(1115) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1115): object \"gnd_nfrzdrv\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_plniotri altpcie_cv_hip_avmm_hwtcl.v(1116) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1116): object \"gnd_plniotri\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_csebrddata altpcie_cv_hip_avmm_hwtcl.v(1118) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1118): object \"gnd_csebrddata\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_csebrddataparity altpcie_cv_hip_avmm_hwtcl.v(1119) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1119): object \"gnd_csebrddataparity\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946338 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_csebrdresponse altpcie_cv_hip_avmm_hwtcl.v(1120) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1120): object \"gnd_csebrdresponse\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946353 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_csebwaitrequest altpcie_cv_hip_avmm_hwtcl.v(1121) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1121): object \"gnd_csebwaitrequest\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946353 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_csebwrresponse altpcie_cv_hip_avmm_hwtcl.v(1122) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1122): object \"gnd_csebwrresponse\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946353 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_csebwrrespvalid altpcie_cv_hip_avmm_hwtcl.v(1123) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1123): object \"gnd_csebwrrespvalid\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946353 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_dbgpipex1rx altpcie_cv_hip_avmm_hwtcl.v(1124) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1124): object \"gnd_dbgpipex1rx\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946353 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_swctmod altpcie_cv_hip_avmm_hwtcl.v(1125) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1125): object \"gnd_swctmod\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946353 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_swdn_in altpcie_cv_hip_avmm_hwtcl.v(1126) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1126): object \"gnd_swdn_in\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946353 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_swup_in altpcie_cv_hip_avmm_hwtcl.v(1127) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1127): object \"gnd_swup_in\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946353 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_cal_blk_clk altpcie_cv_hip_avmm_hwtcl.v(1128) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1128): object \"gnd_cal_blk_clk\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946353 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "coreclkout_pll_locked altpcie_cv_hip_avmm_hwtcl.v(1150) " "Verilog HDL warning at altpcie_cv_hip_avmm_hwtcl.v(1150): object coreclkout_pll_locked used but never assigned" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1150 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509313946353 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode altpcie_cv_hip_avmm_hwtcl.v(1179) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1179): object \"mode\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946353 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_rstn altpcie_cv_hip_avmm_hwtcl.v(1238) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1238): object \"avalon_rstn\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313946353 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "testout altpcie_cv_hip_avmm_hwtcl.v(292) " "Output port \"testout\" at altpcie_cv_hip_avmm_hwtcl.v(292) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd0 altpcie_cv_hip_avmm_hwtcl.v(486) " "Output port \"txsynchd0\" at altpcie_cv_hip_avmm_hwtcl.v(486) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 486 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd1 altpcie_cv_hip_avmm_hwtcl.v(487) " "Output port \"txsynchd1\" at altpcie_cv_hip_avmm_hwtcl.v(487) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 487 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd2 altpcie_cv_hip_avmm_hwtcl.v(488) " "Output port \"txsynchd2\" at altpcie_cv_hip_avmm_hwtcl.v(488) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 488 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd3 altpcie_cv_hip_avmm_hwtcl.v(489) " "Output port \"txsynchd3\" at altpcie_cv_hip_avmm_hwtcl.v(489) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 489 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd4 altpcie_cv_hip_avmm_hwtcl.v(490) " "Output port \"txsynchd4\" at altpcie_cv_hip_avmm_hwtcl.v(490) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 490 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd5 altpcie_cv_hip_avmm_hwtcl.v(491) " "Output port \"txsynchd5\" at altpcie_cv_hip_avmm_hwtcl.v(491) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 491 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd6 altpcie_cv_hip_avmm_hwtcl.v(492) " "Output port \"txsynchd6\" at altpcie_cv_hip_avmm_hwtcl.v(492) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 492 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd7 altpcie_cv_hip_avmm_hwtcl.v(493) " "Output port \"txsynchd7\" at altpcie_cv_hip_avmm_hwtcl.v(493) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 493 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff0 altpcie_cv_hip_avmm_hwtcl.v(494) " "Output port \"currentcoeff0\" at altpcie_cv_hip_avmm_hwtcl.v(494) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 494 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff1 altpcie_cv_hip_avmm_hwtcl.v(495) " "Output port \"currentcoeff1\" at altpcie_cv_hip_avmm_hwtcl.v(495) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 495 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff2 altpcie_cv_hip_avmm_hwtcl.v(496) " "Output port \"currentcoeff2\" at altpcie_cv_hip_avmm_hwtcl.v(496) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 496 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff3 altpcie_cv_hip_avmm_hwtcl.v(497) " "Output port \"currentcoeff3\" at altpcie_cv_hip_avmm_hwtcl.v(497) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 497 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff4 altpcie_cv_hip_avmm_hwtcl.v(498) " "Output port \"currentcoeff4\" at altpcie_cv_hip_avmm_hwtcl.v(498) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 498 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff5 altpcie_cv_hip_avmm_hwtcl.v(499) " "Output port \"currentcoeff5\" at altpcie_cv_hip_avmm_hwtcl.v(499) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 499 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff6 altpcie_cv_hip_avmm_hwtcl.v(500) " "Output port \"currentcoeff6\" at altpcie_cv_hip_avmm_hwtcl.v(500) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 500 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff7 altpcie_cv_hip_avmm_hwtcl.v(501) " "Output port \"currentcoeff7\" at altpcie_cv_hip_avmm_hwtcl.v(501) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 501 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset0 altpcie_cv_hip_avmm_hwtcl.v(502) " "Output port \"currentrxpreset0\" at altpcie_cv_hip_avmm_hwtcl.v(502) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 502 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset1 altpcie_cv_hip_avmm_hwtcl.v(503) " "Output port \"currentrxpreset1\" at altpcie_cv_hip_avmm_hwtcl.v(503) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 503 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset2 altpcie_cv_hip_avmm_hwtcl.v(504) " "Output port \"currentrxpreset2\" at altpcie_cv_hip_avmm_hwtcl.v(504) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 504 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset3 altpcie_cv_hip_avmm_hwtcl.v(505) " "Output port \"currentrxpreset3\" at altpcie_cv_hip_avmm_hwtcl.v(505) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 505 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946385 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset4 altpcie_cv_hip_avmm_hwtcl.v(506) " "Output port \"currentrxpreset4\" at altpcie_cv_hip_avmm_hwtcl.v(506) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 506 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset5 altpcie_cv_hip_avmm_hwtcl.v(507) " "Output port \"currentrxpreset5\" at altpcie_cv_hip_avmm_hwtcl.v(507) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 507 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset6 altpcie_cv_hip_avmm_hwtcl.v(508) " "Output port \"currentrxpreset6\" at altpcie_cv_hip_avmm_hwtcl.v(508) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 508 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset7 altpcie_cv_hip_avmm_hwtcl.v(509) " "Output port \"currentrxpreset7\" at altpcie_cv_hip_avmm_hwtcl.v(509) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 509 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RxmAddress_6_o altpcie_cv_hip_avmm_hwtcl.v(622) " "Output port \"RxmAddress_6_o\" at altpcie_cv_hip_avmm_hwtcl.v(622) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 622 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RxmWriteData_6_o altpcie_cv_hip_avmm_hwtcl.v(623) " "Output port \"RxmWriteData_6_o\" at altpcie_cv_hip_avmm_hwtcl.v(623) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 623 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RxmByteEnable_6_o altpcie_cv_hip_avmm_hwtcl.v(624) " "Output port \"RxmByteEnable_6_o\" at altpcie_cv_hip_avmm_hwtcl.v(624) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 624 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RxmBurstCount_6_o altpcie_cv_hip_avmm_hwtcl.v(625) " "Output port \"RxmBurstCount_6_o\" at altpcie_cv_hip_avmm_hwtcl.v(625) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 625 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sim_pipe_clk250_out altpcie_cv_hip_avmm_hwtcl.v(296) " "Output port \"sim_pipe_clk250_out\" at altpcie_cv_hip_avmm_hwtcl.v(296) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sim_pipe_clk500_out altpcie_cv_hip_avmm_hwtcl.v(297) " "Output port \"sim_pipe_clk500_out\" at altpcie_cv_hip_avmm_hwtcl.v(297) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 297 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid0 altpcie_cv_hip_avmm_hwtcl.v(429) " "Output port \"txdatavalid0\" at altpcie_cv_hip_avmm_hwtcl.v(429) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 429 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid1 altpcie_cv_hip_avmm_hwtcl.v(430) " "Output port \"txdatavalid1\" at altpcie_cv_hip_avmm_hwtcl.v(430) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 430 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid2 altpcie_cv_hip_avmm_hwtcl.v(431) " "Output port \"txdatavalid2\" at altpcie_cv_hip_avmm_hwtcl.v(431) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 431 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid3 altpcie_cv_hip_avmm_hwtcl.v(432) " "Output port \"txdatavalid3\" at altpcie_cv_hip_avmm_hwtcl.v(432) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 432 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid4 altpcie_cv_hip_avmm_hwtcl.v(433) " "Output port \"txdatavalid4\" at altpcie_cv_hip_avmm_hwtcl.v(433) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 433 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid5 altpcie_cv_hip_avmm_hwtcl.v(434) " "Output port \"txdatavalid5\" at altpcie_cv_hip_avmm_hwtcl.v(434) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 434 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid6 altpcie_cv_hip_avmm_hwtcl.v(435) " "Output port \"txdatavalid6\" at altpcie_cv_hip_avmm_hwtcl.v(435) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 435 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid7 altpcie_cv_hip_avmm_hwtcl.v(436) " "Output port \"txdatavalid7\" at altpcie_cv_hip_avmm_hwtcl.v(436) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 436 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing0 altpcie_cv_hip_avmm_hwtcl.v(469) " "Output port \"txswing0\" at altpcie_cv_hip_avmm_hwtcl.v(469) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 469 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing1 altpcie_cv_hip_avmm_hwtcl.v(470) " "Output port \"txswing1\" at altpcie_cv_hip_avmm_hwtcl.v(470) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 470 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing2 altpcie_cv_hip_avmm_hwtcl.v(471) " "Output port \"txswing2\" at altpcie_cv_hip_avmm_hwtcl.v(471) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 471 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing3 altpcie_cv_hip_avmm_hwtcl.v(472) " "Output port \"txswing3\" at altpcie_cv_hip_avmm_hwtcl.v(472) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 472 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing4 altpcie_cv_hip_avmm_hwtcl.v(473) " "Output port \"txswing4\" at altpcie_cv_hip_avmm_hwtcl.v(473) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 473 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing5 altpcie_cv_hip_avmm_hwtcl.v(474) " "Output port \"txswing5\" at altpcie_cv_hip_avmm_hwtcl.v(474) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 474 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing6 altpcie_cv_hip_avmm_hwtcl.v(475) " "Output port \"txswing6\" at altpcie_cv_hip_avmm_hwtcl.v(475) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 475 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing7 altpcie_cv_hip_avmm_hwtcl.v(476) " "Output port \"txswing7\" at altpcie_cv_hip_avmm_hwtcl.v(476) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 476 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst0 altpcie_cv_hip_avmm_hwtcl.v(478) " "Output port \"txblkst0\" at altpcie_cv_hip_avmm_hwtcl.v(478) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 478 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst1 altpcie_cv_hip_avmm_hwtcl.v(479) " "Output port \"txblkst1\" at altpcie_cv_hip_avmm_hwtcl.v(479) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 479 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst2 altpcie_cv_hip_avmm_hwtcl.v(480) " "Output port \"txblkst2\" at altpcie_cv_hip_avmm_hwtcl.v(480) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 480 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst3 altpcie_cv_hip_avmm_hwtcl.v(481) " "Output port \"txblkst3\" at altpcie_cv_hip_avmm_hwtcl.v(481) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 481 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst4 altpcie_cv_hip_avmm_hwtcl.v(482) " "Output port \"txblkst4\" at altpcie_cv_hip_avmm_hwtcl.v(482) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 482 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst5 altpcie_cv_hip_avmm_hwtcl.v(483) " "Output port \"txblkst5\" at altpcie_cv_hip_avmm_hwtcl.v(483) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 483 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst6 altpcie_cv_hip_avmm_hwtcl.v(484) " "Output port \"txblkst6\" at altpcie_cv_hip_avmm_hwtcl.v(484) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 484 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst7 altpcie_cv_hip_avmm_hwtcl.v(485) " "Output port \"txblkst7\" at altpcie_cv_hip_avmm_hwtcl.v(485) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 485 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RxmWrite_6_o altpcie_cv_hip_avmm_hwtcl.v(621) " "Output port \"RxmWrite_6_o\" at altpcie_cv_hip_avmm_hwtcl.v(621) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 621 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RxmRead_6_o altpcie_cv_hip_avmm_hwtcl.v(627) " "Output port \"RxmRead_6_o\" at altpcie_cv_hip_avmm_hwtcl.v(627) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 627 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313946400 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_cv_hip_ast_hwtcl pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast " "Elaborating entity \"altpcie_cv_hip_ast_hwtcl\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "c5_hip_ast" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313946487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hip_ast_hwtcl pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl " "Elaborating entity \"altpcie_av_hip_ast_hwtcl\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" "altpcie_av_hip_ast_hwtcl" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313946753 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1269) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1269): converting signed shift amount to unsigned" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1269 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1509313946769 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1267) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1267): converting signed shift amount to unsigned" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1267 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1509313946784 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1268) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1268): converting signed shift amount to unsigned" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1268 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1509313946784 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "return_string altpcie_av_hip_ast_hwtcl.v(1231) " "Verilog HDL Function Declaration warning at altpcie_av_hip_ast_hwtcl.v(1231): variable \"return_string\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1231 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1509313946800 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "208 200 altpcie_av_hip_ast_hwtcl.v(1231) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1231): truncated value with size 208 to match size of target (200)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946800 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1278) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1278): converting signed shift amount to unsigned" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1278 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1509313946815 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1424) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1424): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946815 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1426) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1426): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946815 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1523) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1523): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946831 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1525) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1525): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946831 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1622) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1622): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946831 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1624) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1624): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946847 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1721) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1721): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946847 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1723) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1723): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946847 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1820) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1820): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946862 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1822) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1822): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946862 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1919) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1919): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946862 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1921) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1921): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946862 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2018) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2018): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946878 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2020) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2020): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946878 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_av_hip_ast_hwtcl.v(2041) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2041): truncated value with size 32 to match size of target (3)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946878 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_av_hip_ast_hwtcl.v(2042) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2042): truncated value with size 32 to match size of target (3)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946878 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_av_hip_ast_hwtcl.v(2043) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2043): truncated value with size 32 to match size of target (3)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946878 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2117) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2117): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946878 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2119) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2119): truncated value with size 32 to match size of target (29)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946894 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpcie_av_hip_ast_hwtcl.v(1253) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1253): truncated value with size 32 to match size of target (10)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946894 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_av_hip_ast_hwtcl.v(2200) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2200): truncated value with size 32 to match size of target (16)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946894 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_av_hip_ast_hwtcl.v(2215) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2215): truncated value with size 32 to match size of target (4)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946894 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_av_hip_ast_hwtcl.v(2217) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2217): truncated value with size 32 to match size of target (16)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946894 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 1 altpcie_av_hip_ast_hwtcl.v(2250) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2250): truncated value with size 30 to match size of target (1)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946909 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cyclone V Hard IP for PCI Express \"\" altpcie_av_hip_ast_hwtcl.v(2312) " "Verilog HDL Display System Task info at altpcie_av_hip_ast_hwtcl.v(2312): Cyclone V Hard IP for PCI Express \"\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2312 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313946909 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_av_hip_ast_hwtcl.v(2407) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2407): truncated value with size 32 to match size of target (8)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946909 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 altpcie_av_hip_ast_hwtcl.v(2408) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2408): truncated value with size 32 to match size of target (12)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313946909 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_st_empty altpcie_av_hip_ast_hwtcl.v(1055) " "Output port \"rx_st_empty\" at altpcie_av_hip_ast_hwtcl.v(1055) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1055 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313947769 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hip_128bit_atom pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom " "Elaborating entity \"altpcie_av_hip_128bit_atom\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "altpcie_av_hip_128bit_atom" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313947862 ""}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "return_string altpcie_av_hip_128bit_atom.v(1153) " "Verilog HDL Function Declaration warning at altpcie_av_hip_128bit_atom.v(1153): variable \"return_string\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 1153 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1509313947894 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rst_ctrl_rxanalogreset altpcie_av_hip_128bit_atom.v(1480) " "Verilog HDL warning at altpcie_av_hip_128bit_atom.v(1480): object rst_ctrl_rxanalogreset used but never assigned" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 1480 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509313948931 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rst_ctrl_rxdigitalreset altpcie_av_hip_128bit_atom.v(1481) " "Verilog HDL warning at altpcie_av_hip_128bit_atom.v(1481): object rst_ctrl_rxdigitalreset used but never assigned" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 1481 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509313948931 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rst_ctrl_txdigitalreset altpcie_av_hip_128bit_atom.v(1482) " "Verilog HDL warning at altpcie_av_hip_128bit_atom.v(1482): object rst_ctrl_txdigitalreset used but never assigned" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 1482 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509313948931 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hd_dpcmn_bitsync2 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd " "Elaborating entity \"altpcie_av_hd_dpcmn_bitsync2\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "bitsync_rx_ltd" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313949962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hd_dpcmn_bitsync pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd\|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2 " "Elaborating entity \"altpcie_av_hd_dpcmn_bitsync\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd\|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "altpcie_av_hd_dpcmn_bitsync2" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 6268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313949962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_hip pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip " "Elaborating entity \"altpcie_rs_hip\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "g_soft_reset.altpcie_rs_hip" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313949978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_pipe_native_hip pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip " "Elaborating entity \"av_xcvr_pipe_native_hip\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "g_pcie_xcvr.av_xcvr_pipe_native_hip" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313949978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_emsip_adapter pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst " "Elaborating entity \"av_xcvr_emsip_adapter\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" "av_xcvr_emsip_adapter_inst" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313950197 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "frefclk\[4\] av_xcvr_emsip_adapter.sv(91) " "Output port \"frefclk\[4\]\" at av_xcvr_emsip_adapter.sv(91) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313950212 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "offcaldone\[4\] av_xcvr_emsip_adapter.sv(92) " "Output port \"offcaldone\[4\]\" at av_xcvr_emsip_adapter.sv(92) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313950212 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxfreqtxcmuplllock\[4\] av_xcvr_emsip_adapter.sv(94) " "Output port \"rxfreqtxcmuplllock\[4\]\" at av_xcvr_emsip_adapter.sv(94) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313950212 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpllphaselock\[4\] av_xcvr_emsip_adapter.sv(96) " "Output port \"rxpllphaselock\[4\]\" at av_xcvr_emsip_adapter.sv(96) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313950212 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[355..323\] av_xcvr_emsip_adapter.sv(107) " "Output port \"out_pcspldif_emsip_tx_in\[355..323\]\" at av_xcvr_emsip_adapter.sv(107) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313950212 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[251..219\] av_xcvr_emsip_adapter.sv(107) " "Output port \"out_pcspldif_emsip_tx_in\[251..219\]\" at av_xcvr_emsip_adapter.sv(107) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313950212 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[147..115\] av_xcvr_emsip_adapter.sv(107) " "Output port \"out_pcspldif_emsip_tx_in\[147..115\]\" at av_xcvr_emsip_adapter.sv(107) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313950212 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[43..11\] av_xcvr_emsip_adapter.sv(107) " "Output port \"out_pcspldif_emsip_tx_in\[43..11\]\" at av_xcvr_emsip_adapter.sv(107) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313950212 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[43\] av_xcvr_emsip_adapter.sv(108) " "Output port \"out_pcspldif_emsip_tx_special_in\[43\]\" at av_xcvr_emsip_adapter.sv(108) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313950212 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[30\] av_xcvr_emsip_adapter.sv(108) " "Output port \"out_pcspldif_emsip_tx_special_in\[30\]\" at av_xcvr_emsip_adapter.sv(108) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313950212 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[17\] av_xcvr_emsip_adapter.sv(108) " "Output port \"out_pcspldif_emsip_tx_special_in\[17\]\" at av_xcvr_emsip_adapter.sv(108) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313950212 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[4\] av_xcvr_emsip_adapter.sv(108) " "Output port \"out_pcspldif_emsip_tx_special_in\[4\]\" at av_xcvr_emsip_adapter.sv(108) has no driver" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_emsip_adapter.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509313950212 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_plls pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_plls:av_xcvr_tx_pll_inst " "Elaborating entity \"av_xcvr_plls\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_plls:av_xcvr_tx_pll_inst\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" "av_xcvr_tx_pll_inst" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313950243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native " "Elaborating entity \"av_xcvr_native\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" "inst_av_xcvr_native" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313952136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" "inst_av_pma" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313952953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_rx_pma pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma " "Elaborating entity \"av_rx_pma\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pma.sv" "av_rx_pma" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pma.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313953703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma " "Elaborating entity \"av_tx_pma\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pma.sv" "av_tx_pma" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pma.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313954438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" "tx_pma_insts\[0\].av_tx_pma_ch_inst" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313958400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" "tx_pma_insts\[1\].av_tx_pma_ch_inst" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313958572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" "inst_av_pcs" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313958759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313958962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pld_pcs_interface_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface " "Elaborating entity \"av_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_rx_pld_pcs_interface" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313959150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pcs_pma_interface_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface " "Elaborating entity \"av_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_common_pcs_pma_interface" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313959462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_pipe_gen1_2_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2 " "Elaborating entity \"av_hssi_pipe_gen1_2_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_pipe_gen1_2" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313959900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313960525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pcs_pma_interface_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface " "Elaborating entity \"av_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_tx_pcs_pma_interface" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313961444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pcs_pma_interface_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface " "Elaborating entity \"av_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_rx_pcs_pma_interface" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313961616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313961850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pld_pcs_interface_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface " "Elaborating entity \"av_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_common_pld_pcs_interface" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313962537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pld_pcs_interface_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface " "Elaborating entity \"av_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_tx_pld_pcs_interface" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313963881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs.sv" "ch\[1\].inst_av_pcs_ch" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313964131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_pipe_gen1_2_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2 " "Elaborating entity \"av_hssi_pipe_gen1_2_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_pipe_gen1_2" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313964318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313964896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313965869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs.sv" "ch\[2\].inst_av_pcs_ch" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313966401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_pipe_gen1_2_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2 " "Elaborating entity \"av_hssi_pipe_gen1_2_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_pipe_gen1_2" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313966588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313967245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313968213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs.sv" "ch\[3\].inst_av_pcs_ch" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313968776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313968987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313970037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313970553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_avmm.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313971834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313971834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst\"" {  } { { "pcie_cv_qsys/synthesis/submodules/av_xcvr_avmm_csr.sv" "gen_status_reg_tx.alt_xcvr_resync_inst" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_avmm_csr.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313971850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 5997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313971913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "avalon_bridge" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313971959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(270) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313971959 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(421) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(421): all case item expressions in this case statement are onehot" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 421 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1509313971959 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313972100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313972167 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_eop_reg altpciexpav_stif_rx_cntrl.v(289) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(289): object \"rx_eop_reg\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313972175 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(618) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1509313972179 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_rx_cntrl.v(1030) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(1030): truncated value with size 32 to match size of target (6)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313972187 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313972633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313972649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313972649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313972649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313972649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313972649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313972649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313972649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313972649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313972649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313972649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313972649 ""}  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509313972649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vl91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vl91 " "Found entity 1: scfifo_vl91" {  } { { "db/scfifo_vl91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_vl91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313972695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313972695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vl91 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated " "Elaborating entity \"scfifo_vl91\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313972695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6s91 " "Found entity 1: a_dpfifo_6s91" {  } { { "db/a_dpfifo_6s91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_6s91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313972727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313972727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6s91 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo " "Elaborating entity \"a_dpfifo_6s91\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\"" {  } { { "db/scfifo_vl91.tdf" "dpfifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_vl91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313972727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hn1 " "Found entity 1: altsyncram_7hn1" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_7hn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313972805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313972805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hn1 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_7hn1:FIFOram " "Elaborating entity \"altsyncram_7hn1\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_7hn1:FIFOram\"" {  } { { "db/a_dpfifo_6s91.tdf" "FIFOram" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_6s91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313972821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/cmpr_3l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313972899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313972899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_6s91.tdf" "almost_full_comparer" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_6s91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313972914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_3l8:two_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_3l8:two_comparison\"" {  } { { "db/a_dpfifo_6s91.tdf" "two_comparison" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_6s91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313972914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/cntr_ggb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313972977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313972977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_ggb:rd_ptr_msb " "Elaborating entity \"cntr_ggb\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_ggb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_6s91.tdf" "rd_ptr_msb" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_6s91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313972977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/cntr_tg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313973039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313973039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_6s91.tdf" "usedw_counter" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_6s91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/cntr_hgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313973102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313973102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_6s91.tdf" "wr_ptr" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_6s91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973117 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1509313973117 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1509313973117 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973336 ""}  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509313973336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5m91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5m91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5m91 " "Found entity 1: scfifo_5m91" {  } { { "db/scfifo_5m91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_5m91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313973399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313973399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5m91 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated " "Elaborating entity \"scfifo_5m91\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cs91 " "Found entity 1: a_dpfifo_cs91" {  } { { "db/a_dpfifo_cs91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_cs91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313973414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313973414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cs91 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo " "Elaborating entity \"a_dpfifo_cs91\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\"" {  } { { "db/scfifo_5m91.tdf" "dpfifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_5m91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bhn1 " "Found entity 1: altsyncram_bhn1" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_bhn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313973492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313973492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bhn1 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram " "Elaborating entity \"altsyncram_bhn1\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\"" {  } { { "db/a_dpfifo_cs91.tdf" "FIFOram" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_cs91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_cs91.tdf" "almost_full_comparer" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_cs91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973586 ""}  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509313973586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rvr1 " "Found entity 1: altsyncram_rvr1" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313973664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313973664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rvr1 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated " "Elaborating entity \"altsyncram_rvr1\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973758 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(460) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1509313973774 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313973993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313973993 ""}  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509313973993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_i391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_i391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_i391 " "Found entity 1: scfifo_i391" {  } { { "db/scfifo_i391.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_i391.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313974055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313974055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_i391 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated " "Elaborating entity \"scfifo_i391\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313974055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_p991.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_p991.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_p991 " "Found entity 1: a_dpfifo_p991" {  } { { "db/a_dpfifo_p991.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_p991.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313974071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313974071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_p991 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo " "Elaborating entity \"a_dpfifo_p991\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\"" {  } { { "db/scfifo_i391.tdf" "dpfifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_i391.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313974086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lgn1 " "Found entity 1: altsyncram_lgn1" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_lgn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313974149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313974149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lgn1 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram " "Elaborating entity \"altsyncram_lgn1\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\"" {  } { { "db/a_dpfifo_p991.tdf" "FIFOram" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_p991.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313974149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313974180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_vartrans pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans " "Elaborating entity \"altpciexpav_stif_a2p_vartrans\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "vartrans" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313974211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_a2p_vartrans.v(123) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_vartrans.v(123): truncated value with size 32 to match size of target (1)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313974211 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "altsyncram_component" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313974227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313974243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component " "Instantiated megafunction \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 8 " "Parameter \"width_byteena_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b CLEAR1 " "Parameter \"indata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b CLEAR1 " "Parameter \"wrcontrol_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR1 " "Parameter \"byteena_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974243 ""}  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509313974243 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_6492.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_6492.tdf" 2564 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313974321 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_6492.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_6492.tdf" 2567 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313974321 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_6492.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_6492.tdf" 2570 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313974321 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_6492.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_6492.tdf" 2573 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313974321 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter BYTEENA_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter BYTEENA_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_6492.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_6492.tdf" 2576 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313974321 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_6492.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_6492.tdf" 2579 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313974321 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_6492.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_6492.tdf" 2582 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313974321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6492.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6492.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6492 " "Found entity 1: altsyncram_6492" {  } { { "db/altsyncram_6492.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_6492.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313974321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313974321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6492 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated " "Elaborating entity \"altsyncram_6492\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313974321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313974368 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(458) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(458): all case item expressions in this case statement are onehot" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1509313974368 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313974586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313974602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313974602 ""}  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509313974602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_u4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_u4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_u4a1 " "Found entity 1: scfifo_u4a1" {  } { { "db/scfifo_u4a1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_u4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313974649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313974649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_u4a1 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated " "Elaborating entity \"scfifo_u4a1\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313974649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5ba1 " "Found entity 1: a_dpfifo_5ba1" {  } { { "db/a_dpfifo_5ba1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_5ba1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313974680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313974680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5ba1 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo " "Elaborating entity \"a_dpfifo_5ba1\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\"" {  } { { "db/scfifo_u4a1.tdf" "dpfifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_u4a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313974680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nhn1 " "Found entity 1: altsyncram_nhn1" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_nhn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313974930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313974930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nhn1 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram " "Elaborating entity \"altsyncram_nhn1\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\"" {  } { { "db/a_dpfifo_5ba1.tdf" "FIFOram" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_5ba1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313974930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313975196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313975196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975196 ""}  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509313975196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p391 " "Found entity 1: scfifo_p391" {  } { { "db/scfifo_p391.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_p391.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313975258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313975258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p391 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated " "Elaborating entity \"scfifo_p391\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313975258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0a91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0a91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0a91 " "Found entity 1: a_dpfifo_0a91" {  } { { "db/a_dpfifo_0a91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_0a91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313975274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313975274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0a91 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo " "Elaborating entity \"a_dpfifo_0a91\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\"" {  } { { "db/scfifo_p391.tdf" "dpfifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_p391.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313975274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hhn1 " "Found entity 1: altsyncram_hhn1" {  } { { "db/altsyncram_hhn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_hhn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313975352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313975352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hhn1 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|altsyncram_hhn1:FIFOram " "Elaborating entity \"altsyncram_hhn1\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|altsyncram_hhn1:FIFOram\"" {  } { { "db/a_dpfifo_0a91.tdf" "FIFOram" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_0a91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313975368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5l8 " "Found entity 1: cmpr_5l8" {  } { { "db/cmpr_5l8.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/cmpr_5l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313975446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313975446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cmpr_5l8:almost_full_comparer " "Elaborating entity \"cmpr_5l8\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cmpr_5l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_0a91.tdf" "almost_full_comparer" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_0a91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313975446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cmpr_5l8:two_comparison " "Elaborating entity \"cmpr_5l8\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cmpr_5l8:two_comparison\"" {  } { { "db/a_dpfifo_0a91.tdf" "two_comparison" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_0a91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313975461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/cntr_igb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313975508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313975508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cntr_igb:rd_ptr_msb " "Elaborating entity \"cntr_igb\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cntr_igb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_0a91.tdf" "rd_ptr_msb" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_0a91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313975524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313975586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313975586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cntr_vg7:usedw_counter " "Elaborating entity \"cntr_vg7\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cntr_vg7:usedw_counter\"" {  } { { "db/a_dpfifo_0a91.tdf" "usedw_counter" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_0a91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313975586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313975649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313975649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cntr_jgb:wr_ptr " "Elaborating entity \"cntr_jgb\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cntr_jgb:wr_ptr\"" {  } { { "db/a_dpfifo_0a91.tdf" "wr_ptr" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_0a91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313975649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313975852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313975852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313975852 ""}  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509313975852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_35a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_35a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_35a1 " "Found entity 1: scfifo_35a1" {  } { { "db/scfifo_35a1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_35a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313975915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313975915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_35a1 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated " "Elaborating entity \"scfifo_35a1\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313975915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_aba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_aba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_aba1 " "Found entity 1: a_dpfifo_aba1" {  } { { "db/a_dpfifo_aba1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_aba1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313975930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313975930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_aba1 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo " "Elaborating entity \"a_dpfifo_aba1\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo\"" {  } { { "db/scfifo_35a1.tdf" "dpfifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_35a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313975946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1in1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1in1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1in1 " "Found entity 1: altsyncram_1in1" {  } { { "db/altsyncram_1in1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_1in1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313976024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313976024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1in1 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo\|altsyncram_1in1:FIFOram " "Elaborating entity \"altsyncram_1in1\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo\|altsyncram_1in1:FIFOram\"" {  } { { "db/a_dpfifo_aba1.tdf" "FIFOram" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_aba1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976118 ""}  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509313976118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vn1 " "Found entity 1: altsyncram_8vn1" {  } { { "db/altsyncram_8vn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_8vn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313976180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313976180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vn1 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_8vn1:auto_generated " "Elaborating entity \"altsyncram_8vn1\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_8vn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976227 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sm_msi_req altpciexpav_stif_tx_cntrl.v(279) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(279): object \"sm_msi_req\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313976227 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_eop altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"txrp_eop\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313976227 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_rp_wr altpciexpav_stif_tx_cntrl.v(298) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object \"is_rp_wr\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313976243 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_sop altpciexpav_stif_tx_cntrl.v(301) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(301): object \"rp_tlp_sop\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313976243 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_eop altpciexpav_stif_tx_cntrl.v(302) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(302): object \"rp_tlp_eop\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313976243 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_tx_cntrl.v(362) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(362): truncated value with size 32 to match size of target (6)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313976243 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(442) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(442): all case item expressions in this case statement are onehot" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 442 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1509313976243 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(853) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(853): all case item expressions in this case statement are onehot" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 853 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1509313976243 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1043) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1043): truncated value with size 32 to match size of target (10)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313976243 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976555 ""}  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509313976555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6m91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6m91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6m91 " "Found entity 1: scfifo_6m91" {  } { { "db/scfifo_6m91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_6m91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313976602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313976602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6m91 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_6m91:auto_generated " "Elaborating entity \"scfifo_6m91\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_6m91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ds91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ds91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ds91 " "Found entity 1: a_dpfifo_ds91" {  } { { "db/a_dpfifo_ds91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_ds91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313976633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313976633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ds91 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_6m91:auto_generated\|a_dpfifo_ds91:dpfifo " "Elaborating entity \"a_dpfifo_ds91\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_6m91:auto_generated\|a_dpfifo_ds91:dpfifo\"" {  } { { "db/scfifo_6m91.tdf" "dpfifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_6m91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_chn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_chn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_chn1 " "Found entity 1: altsyncram_chn1" {  } { { "db/altsyncram_chn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_chn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313976712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313976712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_chn1 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_6m91:auto_generated\|a_dpfifo_ds91:dpfifo\|altsyncram_chn1:FIFOram " "Elaborating entity \"altsyncram_chn1\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_6m91:auto_generated\|a_dpfifo_ds91:dpfifo\|altsyncram_chn1:FIFOram\"" {  } { { "db/a_dpfifo_ds91.tdf" "FIFOram" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_ds91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tx_fifo_full altpciexpav_stif_control_register.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object \"rp_tx_fifo_full\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313976774 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313976868 ""}  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509313976868 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_nui1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_nui1.tdf" 789 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313976930 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_nui1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_nui1.tdf" 792 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313976930 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_nui1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_nui1.tdf" 795 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313976930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nui1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nui1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nui1 " "Found entity 1: altsyncram_nui1" {  } { { "db/altsyncram_nui1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_nui1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313976930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313976930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nui1 pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated " "Elaborating entity \"altsyncram_nui1\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313976977 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object \"avl_irq_reg\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313976977 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_q2 altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_q2\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313976977 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509313976977 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509313976977 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509313976977 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509313976977 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313977040 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_hip_rs pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcierd_hip_rs:rs_hip " "Elaborating entity \"altpcierd_hip_rs\" for hierarchy \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcierd_hip_rs:rs_hip\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "rs_hip" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_0 pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_0\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "mm_interconnect_0" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "pcie_cv_hip_avmm_0_rxm_bar0_translator" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar0_agent\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "pcie_cv_hip_avmm_0_rxm_bar0_agent" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_0_router pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_router:router " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_0_router\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_router:router\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "router" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_0_router_default_decode pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_router:router\|pcie_cv_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_router:router\|pcie_cv_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_0_router_001 pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_0_router_001\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "router_001" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_0_router_001_default_decode pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_router_001:router_001\|pcie_cv_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_router_001:router_001\|pcie_cv_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509313977634 "|PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_0_cmd_demux pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_0_cmd_mux pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_0_rsp_mux pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_rsp_width_adapter" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977821 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313977837 "|PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313977837 "|PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509313977837 "|PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_cmd_width_adapter" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0\|pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_1 pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_1\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "mm_interconnect_1" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313977962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1.v" "alt_xcvr_reconfig_0_reconfig_mgmt_translator" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rdata_fifo\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1.v" "alt_xcvr_reconfig_0_reconfig_mgmt_agent_rdata_fifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_1_router pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|pcie_cv_qsys_mm_interconnect_1_router:router " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_1_router\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|pcie_cv_qsys_mm_interconnect_1_router:router\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1.v" "router" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_1_router_default_decode pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|pcie_cv_qsys_mm_interconnect_1_router:router\|pcie_cv_qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|pcie_cv_qsys_mm_interconnect_1_router:router\|pcie_cv_qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_1_rsp_demux pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|pcie_cv_qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|pcie_cv_qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1.v" "crosser" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_1.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_2 pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_2\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2\"" {  } { { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "mm_interconnect_2" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2.v" "pcie_cv_hip_avmm_0_cra_translator" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_2_router pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2\|pcie_cv_qsys_mm_interconnect_2_router:router " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_2_router\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2\|pcie_cv_qsys_mm_interconnect_2_router:router\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2.v" "router" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_mm_interconnect_2_router_default_decode pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2\|pcie_cv_qsys_mm_interconnect_2_router:router\|pcie_cv_qsys_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"pcie_cv_qsys_mm_interconnect_2_router_default_decode\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2\|pcie_cv_qsys_mm_interconnect_2_router:router\|pcie_cv_qsys_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/pcie_cv_qsys_mm_interconnect_2_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_cv_qsys_irq_mapper pcie_cv_qsys:qsys_top\|pcie_cv_qsys_irq_mapper:irq_mapper " "Elaborating entity \"pcie_cv_qsys_irq_mapper\" for hierarchy \"pcie_cv_qsys:qsys_top\|pcie_cv_qsys_irq_mapper:irq_mapper\"" {  } { { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "irq_mapper" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pcie_cv_qsys:qsys_top\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pcie_cv_qsys:qsys_top\|altera_reset_controller:rst_controller\"" {  } { { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "rst_controller" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pcie_cv_qsys:qsys_top\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pcie_cv_qsys:qsys_top\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pcie_cv_qsys:qsys_top\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pcie_cv_qsys:qsys_top\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "pcie_cv_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pcie_cv_qsys:qsys_top\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pcie_cv_qsys:qsys_top\|altera_reset_controller:rst_controller_001\"" {  } { { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "rst_controller_001" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313978696 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1509313982130 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1509313982130 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1509313982130 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1509313982161 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1509313982161 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1509313982161 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1509313982161 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1509313982161 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1509313982239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1509313982239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1509313982239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1509313982239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1509313982239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1509313982239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1509313982239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1509313982239 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1509313982239 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo\|altsyncram_1in1:FIFOram\|q_b\[68\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo\|altsyncram_1in1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_1in1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_1in1.tdf" 2216 2 0 } } { "db/a_dpfifo_aba1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_aba1.tdf" 47 2 0 } } { "db/scfifo_35a1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_35a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|altsyncram_1in1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo\|altsyncram_1in1:FIFOram\|q_b\[98\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo\|altsyncram_1in1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1in1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_1in1.tdf" 3176 2 0 } } { "db/a_dpfifo_aba1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_aba1.tdf" 47 2 0 } } { "db/scfifo_35a1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_35a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|altsyncram_1in1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[98\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_nhn1.tdf" 3176 2 0 } } { "db/a_dpfifo_5ba1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_5ba1.tdf" 47 2 0 } } { "db/scfifo_u4a1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_u4a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[0\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[1\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[2\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[3\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[4\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[5\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[6\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[7\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[8\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[9\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[10\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[11\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[12\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[13\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[14\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[15\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[16\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[17\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[18\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[19\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[20\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[21\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[22\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[23\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[24\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 782 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[25\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[26\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[27\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[28\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[29\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[30\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[31\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[32\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[33\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[34\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[35\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[36\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[37\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[38\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[39\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[40\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[41\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[42\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[43\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[44\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[45\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[46\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[47\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[48\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[49\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[50\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[51\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[52\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1650 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[53\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[54\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[55\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[56\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[57\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[58\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1836 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[59\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[60\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[61\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[62\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1960 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[63\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 1991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[64\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_rvr1.tdf" 2022 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[8\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_bhn1.tdf" 296 2 0 } } { "db/a_dpfifo_cs91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_cs91.tdf" 46 2 0 } } { "db/scfifo_5m91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_5m91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|altsyncram_bhn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[9\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_bhn1.tdf" 328 2 0 } } { "db/a_dpfifo_cs91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_cs91.tdf" 46 2 0 } } { "db/scfifo_5m91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_5m91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|altsyncram_bhn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_7hn1:FIFOram\|q_b\[72\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_7hn1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_7hn1.tdf" 2344 2 0 } } { "db/a_dpfifo_6s91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_6s91.tdf" 46 2 0 } } { "db/scfifo_vl91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_vl91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|altsyncram_7hn1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_7hn1:FIFOram\|q_b\[80\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_7hn1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_7hn1.tdf" 2600 2 0 } } { "db/a_dpfifo_6s91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_6s91.tdf" 46 2 0 } } { "db/scfifo_vl91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_vl91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|altsyncram_7hn1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_7hn1:FIFOram\|q_b\[81\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_7hn1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_7hn1.tdf" 2632 2 0 } } { "db/a_dpfifo_6s91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_6s91.tdf" 46 2 0 } } { "db/scfifo_vl91.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_vl91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984911 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|altsyncram_7hn1:FIFOram|ram_block1a81"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509313984911 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509313984911 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_lgn1.tdf" 40 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_p991.tdf" 45 2 0 } } { "db/scfifo_i391.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_i391.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984942 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_lgn1.tdf" 72 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_p991.tdf" 45 2 0 } } { "db/scfifo_i391.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_i391.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984942 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_lgn1.tdf" 104 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_p991.tdf" 45 2 0 } } { "db/scfifo_i391.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_i391.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984942 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_lgn1.tdf" 136 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_p991.tdf" 45 2 0 } } { "db/scfifo_i391.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_i391.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984942 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_lgn1.tdf" 168 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_p991.tdf" 45 2 0 } } { "db/scfifo_i391.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_i391.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984942 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_lgn1.tdf" 200 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_p991.tdf" 45 2 0 } } { "db/scfifo_i391.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_i391.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984942 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_lgn1.tdf" 232 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_p991.tdf" 45 2 0 } } { "db/scfifo_i391.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_i391.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984942 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_lgn1.tdf" 264 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_p991.tdf" 45 2 0 } } { "db/scfifo_i391.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_i391.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984942 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_lgn1.tdf" 296 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_p991.tdf" 45 2 0 } } { "db/scfifo_i391.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_i391.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984942 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\] " "Synthesized away node \"pcie_cv_qsys:qsys_top\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_lgn1.tdf" 328 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/a_dpfifo_p991.tdf" 45 2 0 } } { "db/scfifo_i391.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/scfifo_i391.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509313984942 "|PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509313984942 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509313984942 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~0 " "Found clock multiplexer pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~0" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509313992116 "|PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~1 " "Found clock multiplexer pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~1" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509313992116 "|PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~2 " "Found clock multiplexer pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~2" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509313992116 "|PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~3 " "Found clock multiplexer pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~3" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509313992116 "|PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~4 " "Found clock multiplexer pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~4" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509313992116 "|PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~5 " "Found clock multiplexer pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~5" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509313992116 "|PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~6 " "Found clock multiplexer pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~6" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509313992116 "|PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~7 " "Found clock multiplexer pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~7" {  } { { "pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509313992116 "|PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]~7"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1509313992116 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PCIe_CV.ram0_av_xrbasic_l2p_rom_7986c2f6.hdl.mif " "Parameter INIT_FILE set to db/PCIe_CV.ram0_av_xrbasic_l2p_rom_7986c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509313993477 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1509313993477 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1509313993477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Elaborated megafunction instantiation \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509313993524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Instantiated megafunction \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PCIe_CV.ram0_av_xrbasic_l2p_rom_7986c2f6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PCIe_CV.ram0_av_xrbasic_l2p_rom_7986c2f6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509313993524 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509313993524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ot12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ot12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ot12 " "Found entity 1: altsyncram_ot12" {  } { { "db/altsyncram_ot12.tdf" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/db/altsyncram_ot12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509313993586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509313993586 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "63 " "63 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1509313994411 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 968 -1 0 } } { "alt_cal_av.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_cal_av.v" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509313994724 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509313994740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509314000077 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1625 " "1625 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509314006895 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0 " "Logic cell \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1509314006989 ""} { "Info" "ISCL_SCL_CELL_NAME" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0 " "Logic cell \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1509314006989 ""} { "Info" "ISCL_SCL_CELL_NAME" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0 " "Logic cell \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1509314006989 ""} { "Info" "ISCL_SCL_CELL_NAME" "pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0 " "Logic cell \"pcie_cv_qsys:qsys_top\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1509314006989 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1509314006989 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jeff/Documents/Jeff/Verilog/output_files/PCIe_CV.map.smsg " "Generated suppressed messages file C:/Users/Jeff/Documents/Jeff/Verilog/output_files/PCIe_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509314007806 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "99 0 0 0 0 " "Adding 99 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509314009541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509314009541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7185 " "Implemented 7185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509314011061 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509314011061 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6380 " "Implemented 6380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509314011061 ""} { "Info" "ICUT_CUT_TM_RAMS" "716 " "Implemented 716 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1509314011061 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509314011061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 358 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 358 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1080 " "Peak virtual memory: 1080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509314011264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 14:53:31 2017 " "Processing ended: Sun Oct 29 14:53:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509314011264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509314011264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509314011264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509314011264 ""}
