{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 18 11:52:32 2014 " "Info: Processing started: Thu Sep 18 11:52:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab_1 -c lab_1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab_1 -c lab_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B Y 7.500 ns Longest " "Info: Longest tpd from source pin \"B\" to destination pin \"Y\" is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns B 1 PIN PIN_16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_16; Fanout = 1; PIN Node = 'B'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "lab_1.bdf" "" { Schematic "E:/CEG2136 Lab1/intro/lab_1.bdf" { { 88 48 216 104 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 5.500 ns inst~4 2 COMB LC45 1 " "Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.500 ns; Loc. = LC45; Fanout = 1; COMB Node = 'inst~4'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { B inst~4 } "NODE_NAME" } } { "lab_1.bdf" "" { Schematic "E:/CEG2136 Lab1/intro/lab_1.bdf" { { 88 304 368 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.500 ns Y 3 PIN PIN_25 0 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 7.500 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'Y'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { inst~4 Y } "NODE_NAME" } } { "lab_1.bdf" "" { Schematic "E:/CEG2136 Lab1/intro/lab_1.bdf" { { 104 368 544 120 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 86.67 % ) " "Info: Total cell delay = 6.500 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 13.33 % ) " "Info: Total interconnect delay = 1.000 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { B inst~4 Y } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { B {} B~out {} inst~4 {} Y {} } { 0.000ns 0.000ns 1.000ns 0.000ns } { 0.000ns 0.500ns 4.000ns 2.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 18 11:52:36 2014 " "Info: Processing ended: Thu Sep 18 11:52:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
