Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.1.0.43.3

Fri Dec  1 17:01:41 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4final_impl_1.twr es4final_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
        1.6  Error/Warning Messages
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {nes_control/clk} -period 166.667 [get_pins {nes_control/osc/CLKHF }] 
[IGNORED:]create_generated_clock -name {test_out_c} -source [get_pins pll.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins pll.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {int25clk} -source [get_pins pll.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 0.655409%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
nes_control/clk_div_count_7__I_0/Q      |          No required time
nes_control/clk_div_count_10__I_0/Q     |          No required time
nes_control/clk_div_count_11__I_0/Q     |          No required time
nes_control/clk_div_count_16__I_0/Q     |          No required time
nes_control/clk_div_count_15__I_0/Q     |          No required time
nes_control/clk_div_count_14__I_0/Q     |          No required time
nes_control/clk_div_count_13__I_0/Q     |          No required time
nes_control/clk_div_count_12__I_0/Q     |          No required time
nes_control/clk_div_count_9__I_0/Q      |          No required time
nes_control/clk_div_count_8__I_0/Q      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        10
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
myvga/row_9__I_0/D                      |    No arrival or required
myvga/row_9__I_0/SP                     |    No arrival or required
myvga/row_9__I_0/SR                     |    No arrival or required
myvga/row_9__I_1/D                      |    No arrival or required
myvga/row_9__I_2/D                      |    No arrival or required
{myvga/row_9__I_2/SP   myvga/row_9__I_1/SP}                           
                                        |    No arrival or required
{myvga/row_9__I_2/SR   myvga/row_9__I_1/SR}                           
                                        |    No arrival or required
myvga/row_9__I_3/D                      |    No arrival or required
myvga/row_9__I_4/D                      |    No arrival or required
{myvga/row_9__I_4/SP   myvga/row_9__I_3/SP}                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        38
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
ext12clk                                |                     input
nes_data                                |                     input
rgb[2]                                  |                    output
rgb[3]                                  |                    output
rgb[4]                                  |                    output
rgb[5]                                  |                    output
rgb[1]                                  |                    output
rgb[0]                                  |                    output
HSYNC                                   |                    output
VSYNC                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        20
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
int60clk                                |              row_2__I_0/Z
nes_clock_c                             |nes_control/clk_div_count_7__I_0/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None


1.6  Error/Warning Messages
============================
WARNING "70001944" - No master clock for
	generated clock	create_generated_clock -name {int25clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING "70001944" - No master clock for
	generated clock	create_generated_clock -name {test_out_c} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int25clk"
=======================
create_generated_clock -name {int25clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int25clk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int25clk                          |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock int25clk             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From test_out_c                        |                         ---- |                      No path 
 From nes_control/clk                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "test_out_c"
=======================
create_generated_clock -name {test_out_c} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock test_out_c            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From test_out_c                        |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock test_out_c            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From int25clk                          |                         ---- |                      No path 
 From nes_control/clk                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.3 Clock "nes_control/clk"
=======================
create_clock -name {nes_control/clk} -period 166.667 [get_pins {nes_control/osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock nes_control/clk          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From nes_control/clk                   |             Target |         166.667 ns |          6.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
nes_control/osc/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock nes_control/clk          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From int25clk                          |                         ---- |                      No path 
 From test_out_c                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
nes_control/clk_div_count_16__I_0_2/D    |  156.314 ns 
nes_control/clk_div_count_16__I_19/D     |  156.591 ns 
nes_control/clk_div_count_16__I_20/D     |  157.423 ns 
nes_control/clk_div_count_16__I_21/D     |  157.700 ns 
nes_control/clk_div_count_16__I_22/D     |  157.977 ns 
nes_control/clk_div_count_16__I_23/D     |  158.254 ns 
nes_control/clk_div_count_16__I_24/D     |  158.531 ns 
nes_control/clk_div_count_16__I_25/D     |  158.808 ns 
nes_control/clk_div_count_16__I_26/D     |  159.085 ns 
nes_control/clk_div_count_16__I_27/D     |  159.362 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : nes_control/clk_div_count_45__i1/Q  (SLICE_R24C29A)
Path End         : nes_control/clk_div_count_16__I_0_2/D  (SLICE_R24C31A)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 18
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 156.313 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
nes_control/clk                                              NET DELAY               5.499                  5.499  16      
nes_control/clk_div_count_45__i1/CK                                                  0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control/clk_div_count_45__i1/CK->nes_control/clk_div_count_45__i1/Q
                                          SLICE_R24C29A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_control/n17                                              NET DELAY               2.022                  8.909  1       
nes_control/clk_div_count_45_add_4_1/C1->nes_control/clk_div_count_45_add_4_1/CO1
                                          SLICE_R24C29A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_control/n21347                                           NET DELAY               0.000                  9.252  2       
nes_control/clk_div_count_45_add_4_3/CI0->nes_control/clk_div_count_45_add_4_3/CO0
                                          SLICE_R24C29B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_control/n51230                                           NET DELAY               0.000                  9.529  2       
nes_control/clk_div_count_45_add_4_3/CI1->nes_control/clk_div_count_45_add_4_3/CO1
                                          SLICE_R24C29B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_control/n21349                                           NET DELAY               0.000                  9.806  2       
nes_control/clk_div_count_45_add_4_5/CI0->nes_control/clk_div_count_45_add_4_5/CO0
                                          SLICE_R24C29C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_control/n51233                                           NET DELAY               0.000                 10.083  2       
nes_control/clk_div_count_45_add_4_5/CI1->nes_control/clk_div_count_45_add_4_5/CO1
                                          SLICE_R24C29C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_control/n21351                                           NET DELAY               0.000                 10.360  2       
nes_control/clk_div_count_45_add_4_7/CI0->nes_control/clk_div_count_45_add_4_7/CO0
                                          SLICE_R24C29D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_control/n51236                                           NET DELAY               0.000                 10.637  2       
nes_control/clk_div_count_45_add_4_7/CI1->nes_control/clk_div_count_45_add_4_7/CO1
                                          SLICE_R24C29D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_control/n21353                                           NET DELAY               0.555                 11.469  2       
nes_control/clk_div_count_45_add_4_9/CI0->nes_control/clk_div_count_45_add_4_9/CO0
                                          SLICE_R24C30A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_control/n51239                                           NET DELAY               0.000                 11.746  2       
nes_control/clk_div_count_45_add_4_9/CI1->nes_control/clk_div_count_45_add_4_9/CO1
                                          SLICE_R24C30A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_control/n21355                                           NET DELAY               0.000                 12.023  2       
nes_control/clk_div_count_45_add_4_11/CI0->nes_control/clk_div_count_45_add_4_11/CO0
                                          SLICE_R24C30B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
nes_control/n51242                                           NET DELAY               0.000                 12.300  2       
nes_control/clk_div_count_45_add_4_11/CI1->nes_control/clk_div_count_45_add_4_11/CO1
                                          SLICE_R24C30B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
nes_control/n21357                                           NET DELAY               0.000                 12.577  2       
nes_control/clk_div_count_45_add_4_13/CI0->nes_control/clk_div_count_45_add_4_13/CO0
                                          SLICE_R24C30C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
nes_control/n51245                                           NET DELAY               0.000                 12.854  2       
nes_control/clk_div_count_45_add_4_13/CI1->nes_control/clk_div_count_45_add_4_13/CO1
                                          SLICE_R24C30C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
nes_control/n21359                                           NET DELAY               0.000                 13.131  2       
nes_control/clk_div_count_45_add_4_15/CI0->nes_control/clk_div_count_45_add_4_15/CO0
                                          SLICE_R24C30D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
nes_control/n51248                                           NET DELAY               0.000                 13.408  2       
nes_control/clk_div_count_45_add_4_15/CI1->nes_control/clk_div_count_45_add_4_15/CO1
                                          SLICE_R24C30D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
nes_control/n21361                                           NET DELAY               0.555                 14.240  2       
nes_control/clk_div_count_45_add_4_17/CI0->nes_control/clk_div_count_45_add_4_17/CO0
                                          SLICE_R24C31A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
nes_control/n51251                                           NET DELAY               0.661                 15.178  2       
nes_control/clk_div_count_45_add_4_17/D1->nes_control/clk_div_count_45_add_4_17/S1
                                          SLICE_R24C31A      D1_TO_F1_DELAY          0.476                 15.654  1       
nes_control/clk_div_count_16__N_51[16]                       NET DELAY               0.000                 15.654  1       
nes_control/clk_div_count_16__I_0_2/D                                                0.000                 15.654  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                166.666  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                166.666  16      
nes_control/clk                                              NET DELAY               5.499                172.165  16      
{nes_control/clk_div_count_16__I_19/CK   nes_control/clk_div_count_16__I_0_2/CK}
                                                                                     0.000                172.165  1       
                                                             Uncertainty          -(0.000)                172.165  
                                                             Setup time           -(0.198)                171.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                             171.967  
Arrival Time                                                                                            -(15.653)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                      156.313  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_45__i1/Q  (SLICE_R24C29A)
Path End         : nes_control/clk_div_count_16__I_19/D  (SLICE_R24C31A)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 17
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 156.590 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
nes_control/clk                                              NET DELAY               5.499                  5.499  16      
nes_control/clk_div_count_45__i1/CK                                                  0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control/clk_div_count_45__i1/CK->nes_control/clk_div_count_45__i1/Q
                                          SLICE_R24C29A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_control/n17                                              NET DELAY               2.022                  8.909  1       
nes_control/clk_div_count_45_add_4_1/C1->nes_control/clk_div_count_45_add_4_1/CO1
                                          SLICE_R24C29A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_control/n21347                                           NET DELAY               0.000                  9.252  2       
nes_control/clk_div_count_45_add_4_3/CI0->nes_control/clk_div_count_45_add_4_3/CO0
                                          SLICE_R24C29B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_control/n51230                                           NET DELAY               0.000                  9.529  2       
nes_control/clk_div_count_45_add_4_3/CI1->nes_control/clk_div_count_45_add_4_3/CO1
                                          SLICE_R24C29B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_control/n21349                                           NET DELAY               0.000                  9.806  2       
nes_control/clk_div_count_45_add_4_5/CI0->nes_control/clk_div_count_45_add_4_5/CO0
                                          SLICE_R24C29C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_control/n51233                                           NET DELAY               0.000                 10.083  2       
nes_control/clk_div_count_45_add_4_5/CI1->nes_control/clk_div_count_45_add_4_5/CO1
                                          SLICE_R24C29C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_control/n21351                                           NET DELAY               0.000                 10.360  2       
nes_control/clk_div_count_45_add_4_7/CI0->nes_control/clk_div_count_45_add_4_7/CO0
                                          SLICE_R24C29D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_control/n51236                                           NET DELAY               0.000                 10.637  2       
nes_control/clk_div_count_45_add_4_7/CI1->nes_control/clk_div_count_45_add_4_7/CO1
                                          SLICE_R24C29D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_control/n21353                                           NET DELAY               0.555                 11.469  2       
nes_control/clk_div_count_45_add_4_9/CI0->nes_control/clk_div_count_45_add_4_9/CO0
                                          SLICE_R24C30A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_control/n51239                                           NET DELAY               0.000                 11.746  2       
nes_control/clk_div_count_45_add_4_9/CI1->nes_control/clk_div_count_45_add_4_9/CO1
                                          SLICE_R24C30A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_control/n21355                                           NET DELAY               0.000                 12.023  2       
nes_control/clk_div_count_45_add_4_11/CI0->nes_control/clk_div_count_45_add_4_11/CO0
                                          SLICE_R24C30B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
nes_control/n51242                                           NET DELAY               0.000                 12.300  2       
nes_control/clk_div_count_45_add_4_11/CI1->nes_control/clk_div_count_45_add_4_11/CO1
                                          SLICE_R24C30B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
nes_control/n21357                                           NET DELAY               0.000                 12.577  2       
nes_control/clk_div_count_45_add_4_13/CI0->nes_control/clk_div_count_45_add_4_13/CO0
                                          SLICE_R24C30C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
nes_control/n51245                                           NET DELAY               0.000                 12.854  2       
nes_control/clk_div_count_45_add_4_13/CI1->nes_control/clk_div_count_45_add_4_13/CO1
                                          SLICE_R24C30C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
nes_control/n21359                                           NET DELAY               0.000                 13.131  2       
nes_control/clk_div_count_45_add_4_15/CI0->nes_control/clk_div_count_45_add_4_15/CO0
                                          SLICE_R24C30D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
nes_control/n51248                                           NET DELAY               0.000                 13.408  2       
nes_control/clk_div_count_45_add_4_15/CI1->nes_control/clk_div_count_45_add_4_15/CO1
                                          SLICE_R24C30D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
nes_control/n21361                                           NET DELAY               1.216                 14.901  2       
nes_control/clk_div_count_45_add_4_17/D0->nes_control/clk_div_count_45_add_4_17/S0
                                          SLICE_R24C31A      D0_TO_F0_DELAY          0.476                 15.377  1       
nes_control/clk_div_count_16__N_51[15]                       NET DELAY               0.000                 15.377  1       
nes_control/clk_div_count_16__I_19/D                                                 0.000                 15.377  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                166.666  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                166.666  16      
nes_control/clk                                              NET DELAY               5.499                172.165  16      
{nes_control/clk_div_count_16__I_19/CK   nes_control/clk_div_count_16__I_0_2/CK}
                                                                                     0.000                172.165  1       
                                                             Uncertainty          -(0.000)                172.165  
                                                             Setup time           -(0.198)                171.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                             171.967  
Arrival Time                                                                                            -(15.376)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                      156.590  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_45__i1/Q  (SLICE_R24C29A)
Path End         : nes_control/clk_div_count_16__I_20/D  (SLICE_R24C30D)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 16
Delay Ratio      : 35.8% (route), 64.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 157.422 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
nes_control/clk                                              NET DELAY               5.499                  5.499  16      
nes_control/clk_div_count_45__i1/CK                                                  0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control/clk_div_count_45__i1/CK->nes_control/clk_div_count_45__i1/Q
                                          SLICE_R24C29A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_control/n17                                              NET DELAY               2.022                  8.909  1       
nes_control/clk_div_count_45_add_4_1/C1->nes_control/clk_div_count_45_add_4_1/CO1
                                          SLICE_R24C29A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_control/n21347                                           NET DELAY               0.000                  9.252  2       
nes_control/clk_div_count_45_add_4_3/CI0->nes_control/clk_div_count_45_add_4_3/CO0
                                          SLICE_R24C29B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_control/n51230                                           NET DELAY               0.000                  9.529  2       
nes_control/clk_div_count_45_add_4_3/CI1->nes_control/clk_div_count_45_add_4_3/CO1
                                          SLICE_R24C29B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_control/n21349                                           NET DELAY               0.000                  9.806  2       
nes_control/clk_div_count_45_add_4_5/CI0->nes_control/clk_div_count_45_add_4_5/CO0
                                          SLICE_R24C29C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_control/n51233                                           NET DELAY               0.000                 10.083  2       
nes_control/clk_div_count_45_add_4_5/CI1->nes_control/clk_div_count_45_add_4_5/CO1
                                          SLICE_R24C29C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_control/n21351                                           NET DELAY               0.000                 10.360  2       
nes_control/clk_div_count_45_add_4_7/CI0->nes_control/clk_div_count_45_add_4_7/CO0
                                          SLICE_R24C29D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_control/n51236                                           NET DELAY               0.000                 10.637  2       
nes_control/clk_div_count_45_add_4_7/CI1->nes_control/clk_div_count_45_add_4_7/CO1
                                          SLICE_R24C29D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_control/n21353                                           NET DELAY               0.555                 11.469  2       
nes_control/clk_div_count_45_add_4_9/CI0->nes_control/clk_div_count_45_add_4_9/CO0
                                          SLICE_R24C30A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_control/n51239                                           NET DELAY               0.000                 11.746  2       
nes_control/clk_div_count_45_add_4_9/CI1->nes_control/clk_div_count_45_add_4_9/CO1
                                          SLICE_R24C30A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_control/n21355                                           NET DELAY               0.000                 12.023  2       
nes_control/clk_div_count_45_add_4_11/CI0->nes_control/clk_div_count_45_add_4_11/CO0
                                          SLICE_R24C30B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
nes_control/n51242                                           NET DELAY               0.000                 12.300  2       
nes_control/clk_div_count_45_add_4_11/CI1->nes_control/clk_div_count_45_add_4_11/CO1
                                          SLICE_R24C30B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
nes_control/n21357                                           NET DELAY               0.000                 12.577  2       
nes_control/clk_div_count_45_add_4_13/CI0->nes_control/clk_div_count_45_add_4_13/CO0
                                          SLICE_R24C30C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
nes_control/n51245                                           NET DELAY               0.000                 12.854  2       
nes_control/clk_div_count_45_add_4_13/CI1->nes_control/clk_div_count_45_add_4_13/CO1
                                          SLICE_R24C30C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
nes_control/n21359                                           NET DELAY               0.000                 13.131  2       
nes_control/clk_div_count_45_add_4_15/CI0->nes_control/clk_div_count_45_add_4_15/CO0
                                          SLICE_R24C30D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
nes_control/n51248                                           NET DELAY               0.661                 14.069  2       
nes_control/clk_div_count_45_add_4_15/D1->nes_control/clk_div_count_45_add_4_15/S1
                                          SLICE_R24C30D      D1_TO_F1_DELAY          0.476                 14.545  1       
nes_control/clk_div_count_16__N_51[14]                       NET DELAY               0.000                 14.545  1       
nes_control/clk_div_count_16__I_20/D                                                 0.000                 14.545  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                166.666  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                166.666  16      
nes_control/clk                                              NET DELAY               5.499                172.165  16      
{nes_control/clk_div_count_16__I_21/CK   nes_control/clk_div_count_16__I_20/CK}
                                                                                     0.000                172.165  1       
                                                             Uncertainty          -(0.000)                172.165  
                                                             Setup time           -(0.198)                171.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                             171.967  
Arrival Time                                                                                            -(14.544)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                      157.422  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_45__i1/Q  (SLICE_R24C29A)
Path End         : nes_control/clk_div_count_16__I_21/D  (SLICE_R24C30D)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 157.699 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
nes_control/clk                                              NET DELAY               5.499                  5.499  16      
nes_control/clk_div_count_45__i1/CK                                                  0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control/clk_div_count_45__i1/CK->nes_control/clk_div_count_45__i1/Q
                                          SLICE_R24C29A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_control/n17                                              NET DELAY               2.022                  8.909  1       
nes_control/clk_div_count_45_add_4_1/C1->nes_control/clk_div_count_45_add_4_1/CO1
                                          SLICE_R24C29A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_control/n21347                                           NET DELAY               0.000                  9.252  2       
nes_control/clk_div_count_45_add_4_3/CI0->nes_control/clk_div_count_45_add_4_3/CO0
                                          SLICE_R24C29B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_control/n51230                                           NET DELAY               0.000                  9.529  2       
nes_control/clk_div_count_45_add_4_3/CI1->nes_control/clk_div_count_45_add_4_3/CO1
                                          SLICE_R24C29B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_control/n21349                                           NET DELAY               0.000                  9.806  2       
nes_control/clk_div_count_45_add_4_5/CI0->nes_control/clk_div_count_45_add_4_5/CO0
                                          SLICE_R24C29C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_control/n51233                                           NET DELAY               0.000                 10.083  2       
nes_control/clk_div_count_45_add_4_5/CI1->nes_control/clk_div_count_45_add_4_5/CO1
                                          SLICE_R24C29C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_control/n21351                                           NET DELAY               0.000                 10.360  2       
nes_control/clk_div_count_45_add_4_7/CI0->nes_control/clk_div_count_45_add_4_7/CO0
                                          SLICE_R24C29D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_control/n51236                                           NET DELAY               0.000                 10.637  2       
nes_control/clk_div_count_45_add_4_7/CI1->nes_control/clk_div_count_45_add_4_7/CO1
                                          SLICE_R24C29D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_control/n21353                                           NET DELAY               0.555                 11.469  2       
nes_control/clk_div_count_45_add_4_9/CI0->nes_control/clk_div_count_45_add_4_9/CO0
                                          SLICE_R24C30A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_control/n51239                                           NET DELAY               0.000                 11.746  2       
nes_control/clk_div_count_45_add_4_9/CI1->nes_control/clk_div_count_45_add_4_9/CO1
                                          SLICE_R24C30A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_control/n21355                                           NET DELAY               0.000                 12.023  2       
nes_control/clk_div_count_45_add_4_11/CI0->nes_control/clk_div_count_45_add_4_11/CO0
                                          SLICE_R24C30B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
nes_control/n51242                                           NET DELAY               0.000                 12.300  2       
nes_control/clk_div_count_45_add_4_11/CI1->nes_control/clk_div_count_45_add_4_11/CO1
                                          SLICE_R24C30B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
nes_control/n21357                                           NET DELAY               0.000                 12.577  2       
nes_control/clk_div_count_45_add_4_13/CI0->nes_control/clk_div_count_45_add_4_13/CO0
                                          SLICE_R24C30C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
nes_control/n51245                                           NET DELAY               0.000                 12.854  2       
nes_control/clk_div_count_45_add_4_13/CI1->nes_control/clk_div_count_45_add_4_13/CO1
                                          SLICE_R24C30C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
nes_control/n21359                                           NET DELAY               0.661                 13.792  2       
nes_control/clk_div_count_45_add_4_15/D0->nes_control/clk_div_count_45_add_4_15/S0
                                          SLICE_R24C30D      D0_TO_F0_DELAY          0.476                 14.268  1       
nes_control/clk_div_count_16__N_51[13]                       NET DELAY               0.000                 14.268  1       
nes_control/clk_div_count_16__I_21/D                                                 0.000                 14.268  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                166.666  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                166.666  16      
nes_control/clk                                              NET DELAY               5.499                172.165  16      
{nes_control/clk_div_count_16__I_21/CK   nes_control/clk_div_count_16__I_20/CK}
                                                                                     0.000                172.165  1       
                                                             Uncertainty          -(0.000)                172.165  
                                                             Setup time           -(0.198)                171.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                             171.967  
Arrival Time                                                                                            -(14.267)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                      157.699  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_45__i1/Q  (SLICE_R24C29A)
Path End         : nes_control/clk_div_count_16__I_22/D  (SLICE_R24C30C)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 14
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 157.976 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
nes_control/clk                                              NET DELAY               5.499                  5.499  16      
nes_control/clk_div_count_45__i1/CK                                                  0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control/clk_div_count_45__i1/CK->nes_control/clk_div_count_45__i1/Q
                                          SLICE_R24C29A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_control/n17                                              NET DELAY               2.022                  8.909  1       
nes_control/clk_div_count_45_add_4_1/C1->nes_control/clk_div_count_45_add_4_1/CO1
                                          SLICE_R24C29A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_control/n21347                                           NET DELAY               0.000                  9.252  2       
nes_control/clk_div_count_45_add_4_3/CI0->nes_control/clk_div_count_45_add_4_3/CO0
                                          SLICE_R24C29B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_control/n51230                                           NET DELAY               0.000                  9.529  2       
nes_control/clk_div_count_45_add_4_3/CI1->nes_control/clk_div_count_45_add_4_3/CO1
                                          SLICE_R24C29B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_control/n21349                                           NET DELAY               0.000                  9.806  2       
nes_control/clk_div_count_45_add_4_5/CI0->nes_control/clk_div_count_45_add_4_5/CO0
                                          SLICE_R24C29C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_control/n51233                                           NET DELAY               0.000                 10.083  2       
nes_control/clk_div_count_45_add_4_5/CI1->nes_control/clk_div_count_45_add_4_5/CO1
                                          SLICE_R24C29C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_control/n21351                                           NET DELAY               0.000                 10.360  2       
nes_control/clk_div_count_45_add_4_7/CI0->nes_control/clk_div_count_45_add_4_7/CO0
                                          SLICE_R24C29D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_control/n51236                                           NET DELAY               0.000                 10.637  2       
nes_control/clk_div_count_45_add_4_7/CI1->nes_control/clk_div_count_45_add_4_7/CO1
                                          SLICE_R24C29D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_control/n21353                                           NET DELAY               0.555                 11.469  2       
nes_control/clk_div_count_45_add_4_9/CI0->nes_control/clk_div_count_45_add_4_9/CO0
                                          SLICE_R24C30A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_control/n51239                                           NET DELAY               0.000                 11.746  2       
nes_control/clk_div_count_45_add_4_9/CI1->nes_control/clk_div_count_45_add_4_9/CO1
                                          SLICE_R24C30A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_control/n21355                                           NET DELAY               0.000                 12.023  2       
nes_control/clk_div_count_45_add_4_11/CI0->nes_control/clk_div_count_45_add_4_11/CO0
                                          SLICE_R24C30B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
nes_control/n51242                                           NET DELAY               0.000                 12.300  2       
nes_control/clk_div_count_45_add_4_11/CI1->nes_control/clk_div_count_45_add_4_11/CO1
                                          SLICE_R24C30B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
nes_control/n21357                                           NET DELAY               0.000                 12.577  2       
nes_control/clk_div_count_45_add_4_13/CI0->nes_control/clk_div_count_45_add_4_13/CO0
                                          SLICE_R24C30C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
nes_control/n51245                                           NET DELAY               0.661                 13.515  2       
nes_control/clk_div_count_45_add_4_13/D1->nes_control/clk_div_count_45_add_4_13/S1
                                          SLICE_R24C30C      D1_TO_F1_DELAY          0.476                 13.991  1       
nes_control/clk_div_count_16__N_51[12]                       NET DELAY               0.000                 13.991  1       
nes_control/clk_div_count_16__I_22/D                                                 0.000                 13.991  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                166.666  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                166.666  16      
nes_control/clk                                              NET DELAY               5.499                172.165  16      
{nes_control/clk_div_count_16__I_23/CK   nes_control/clk_div_count_16__I_22/CK}
                                                                                     0.000                172.165  1       
                                                             Uncertainty          -(0.000)                172.165  
                                                             Setup time           -(0.198)                171.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                             171.967  
Arrival Time                                                                                            -(13.990)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                      157.976  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_45__i1/Q  (SLICE_R24C29A)
Path End         : nes_control/clk_div_count_16__I_23/D  (SLICE_R24C30C)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 158.253 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
nes_control/clk                                              NET DELAY               5.499                  5.499  16      
nes_control/clk_div_count_45__i1/CK                                                  0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control/clk_div_count_45__i1/CK->nes_control/clk_div_count_45__i1/Q
                                          SLICE_R24C29A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_control/n17                                              NET DELAY               2.022                  8.909  1       
nes_control/clk_div_count_45_add_4_1/C1->nes_control/clk_div_count_45_add_4_1/CO1
                                          SLICE_R24C29A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_control/n21347                                           NET DELAY               0.000                  9.252  2       
nes_control/clk_div_count_45_add_4_3/CI0->nes_control/clk_div_count_45_add_4_3/CO0
                                          SLICE_R24C29B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_control/n51230                                           NET DELAY               0.000                  9.529  2       
nes_control/clk_div_count_45_add_4_3/CI1->nes_control/clk_div_count_45_add_4_3/CO1
                                          SLICE_R24C29B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_control/n21349                                           NET DELAY               0.000                  9.806  2       
nes_control/clk_div_count_45_add_4_5/CI0->nes_control/clk_div_count_45_add_4_5/CO0
                                          SLICE_R24C29C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_control/n51233                                           NET DELAY               0.000                 10.083  2       
nes_control/clk_div_count_45_add_4_5/CI1->nes_control/clk_div_count_45_add_4_5/CO1
                                          SLICE_R24C29C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_control/n21351                                           NET DELAY               0.000                 10.360  2       
nes_control/clk_div_count_45_add_4_7/CI0->nes_control/clk_div_count_45_add_4_7/CO0
                                          SLICE_R24C29D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_control/n51236                                           NET DELAY               0.000                 10.637  2       
nes_control/clk_div_count_45_add_4_7/CI1->nes_control/clk_div_count_45_add_4_7/CO1
                                          SLICE_R24C29D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_control/n21353                                           NET DELAY               0.555                 11.469  2       
nes_control/clk_div_count_45_add_4_9/CI0->nes_control/clk_div_count_45_add_4_9/CO0
                                          SLICE_R24C30A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_control/n51239                                           NET DELAY               0.000                 11.746  2       
nes_control/clk_div_count_45_add_4_9/CI1->nes_control/clk_div_count_45_add_4_9/CO1
                                          SLICE_R24C30A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_control/n21355                                           NET DELAY               0.000                 12.023  2       
nes_control/clk_div_count_45_add_4_11/CI0->nes_control/clk_div_count_45_add_4_11/CO0
                                          SLICE_R24C30B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
nes_control/n51242                                           NET DELAY               0.000                 12.300  2       
nes_control/clk_div_count_45_add_4_11/CI1->nes_control/clk_div_count_45_add_4_11/CO1
                                          SLICE_R24C30B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
nes_control/n21357                                           NET DELAY               0.661                 13.238  2       
nes_control/clk_div_count_45_add_4_13/D0->nes_control/clk_div_count_45_add_4_13/S0
                                          SLICE_R24C30C      D0_TO_F0_DELAY          0.476                 13.714  1       
nes_control/clk_div_count_16__N_51[11]                       NET DELAY               0.000                 13.714  1       
nes_control/clk_div_count_16__I_23/D                                                 0.000                 13.714  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                166.666  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                166.666  16      
nes_control/clk                                              NET DELAY               5.499                172.165  16      
{nes_control/clk_div_count_16__I_23/CK   nes_control/clk_div_count_16__I_22/CK}
                                                                                     0.000                172.165  1       
                                                             Uncertainty          -(0.000)                172.165  
                                                             Setup time           -(0.198)                171.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                             171.967  
Arrival Time                                                                                            -(13.713)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                      158.253  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_45__i1/Q  (SLICE_R24C29A)
Path End         : nes_control/clk_div_count_16__I_24/D  (SLICE_R24C30B)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 12
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 158.530 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
nes_control/clk                                              NET DELAY               5.499                  5.499  16      
nes_control/clk_div_count_45__i1/CK                                                  0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control/clk_div_count_45__i1/CK->nes_control/clk_div_count_45__i1/Q
                                          SLICE_R24C29A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_control/n17                                              NET DELAY               2.022                  8.909  1       
nes_control/clk_div_count_45_add_4_1/C1->nes_control/clk_div_count_45_add_4_1/CO1
                                          SLICE_R24C29A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_control/n21347                                           NET DELAY               0.000                  9.252  2       
nes_control/clk_div_count_45_add_4_3/CI0->nes_control/clk_div_count_45_add_4_3/CO0
                                          SLICE_R24C29B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_control/n51230                                           NET DELAY               0.000                  9.529  2       
nes_control/clk_div_count_45_add_4_3/CI1->nes_control/clk_div_count_45_add_4_3/CO1
                                          SLICE_R24C29B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_control/n21349                                           NET DELAY               0.000                  9.806  2       
nes_control/clk_div_count_45_add_4_5/CI0->nes_control/clk_div_count_45_add_4_5/CO0
                                          SLICE_R24C29C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_control/n51233                                           NET DELAY               0.000                 10.083  2       
nes_control/clk_div_count_45_add_4_5/CI1->nes_control/clk_div_count_45_add_4_5/CO1
                                          SLICE_R24C29C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_control/n21351                                           NET DELAY               0.000                 10.360  2       
nes_control/clk_div_count_45_add_4_7/CI0->nes_control/clk_div_count_45_add_4_7/CO0
                                          SLICE_R24C29D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_control/n51236                                           NET DELAY               0.000                 10.637  2       
nes_control/clk_div_count_45_add_4_7/CI1->nes_control/clk_div_count_45_add_4_7/CO1
                                          SLICE_R24C29D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_control/n21353                                           NET DELAY               0.555                 11.469  2       
nes_control/clk_div_count_45_add_4_9/CI0->nes_control/clk_div_count_45_add_4_9/CO0
                                          SLICE_R24C30A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_control/n51239                                           NET DELAY               0.000                 11.746  2       
nes_control/clk_div_count_45_add_4_9/CI1->nes_control/clk_div_count_45_add_4_9/CO1
                                          SLICE_R24C30A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_control/n21355                                           NET DELAY               0.000                 12.023  2       
nes_control/clk_div_count_45_add_4_11/CI0->nes_control/clk_div_count_45_add_4_11/CO0
                                          SLICE_R24C30B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
nes_control/n51242                                           NET DELAY               0.661                 12.961  2       
nes_control/clk_div_count_45_add_4_11/D1->nes_control/clk_div_count_45_add_4_11/S1
                                          SLICE_R24C30B      D1_TO_F1_DELAY          0.476                 13.437  1       
nes_control/clk_div_count_16__N_51[10]                       NET DELAY               0.000                 13.437  1       
nes_control/clk_div_count_16__I_24/D                                                 0.000                 13.437  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                166.666  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                166.666  16      
nes_control/clk                                              NET DELAY               5.499                172.165  16      
{nes_control/clk_div_count_16__I_25/CK   nes_control/clk_div_count_16__I_24/CK}
                                                                                     0.000                172.165  1       
                                                             Uncertainty          -(0.000)                172.165  
                                                             Setup time           -(0.198)                171.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                             171.967  
Arrival Time                                                                                            -(13.436)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                      158.530  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_45__i1/Q  (SLICE_R24C29A)
Path End         : nes_control/clk_div_count_16__I_25/D  (SLICE_R24C30B)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 11
Delay Ratio      : 42.3% (route), 57.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 158.807 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
nes_control/clk                                              NET DELAY               5.499                  5.499  16      
nes_control/clk_div_count_45__i1/CK                                                  0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control/clk_div_count_45__i1/CK->nes_control/clk_div_count_45__i1/Q
                                          SLICE_R24C29A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_control/n17                                              NET DELAY               2.022                  8.909  1       
nes_control/clk_div_count_45_add_4_1/C1->nes_control/clk_div_count_45_add_4_1/CO1
                                          SLICE_R24C29A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_control/n21347                                           NET DELAY               0.000                  9.252  2       
nes_control/clk_div_count_45_add_4_3/CI0->nes_control/clk_div_count_45_add_4_3/CO0
                                          SLICE_R24C29B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_control/n51230                                           NET DELAY               0.000                  9.529  2       
nes_control/clk_div_count_45_add_4_3/CI1->nes_control/clk_div_count_45_add_4_3/CO1
                                          SLICE_R24C29B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_control/n21349                                           NET DELAY               0.000                  9.806  2       
nes_control/clk_div_count_45_add_4_5/CI0->nes_control/clk_div_count_45_add_4_5/CO0
                                          SLICE_R24C29C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_control/n51233                                           NET DELAY               0.000                 10.083  2       
nes_control/clk_div_count_45_add_4_5/CI1->nes_control/clk_div_count_45_add_4_5/CO1
                                          SLICE_R24C29C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_control/n21351                                           NET DELAY               0.000                 10.360  2       
nes_control/clk_div_count_45_add_4_7/CI0->nes_control/clk_div_count_45_add_4_7/CO0
                                          SLICE_R24C29D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_control/n51236                                           NET DELAY               0.000                 10.637  2       
nes_control/clk_div_count_45_add_4_7/CI1->nes_control/clk_div_count_45_add_4_7/CO1
                                          SLICE_R24C29D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_control/n21353                                           NET DELAY               0.555                 11.469  2       
nes_control/clk_div_count_45_add_4_9/CI0->nes_control/clk_div_count_45_add_4_9/CO0
                                          SLICE_R24C30A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_control/n51239                                           NET DELAY               0.000                 11.746  2       
nes_control/clk_div_count_45_add_4_9/CI1->nes_control/clk_div_count_45_add_4_9/CO1
                                          SLICE_R24C30A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_control/n21355                                           NET DELAY               0.661                 12.684  2       
nes_control/clk_div_count_45_add_4_11/D0->nes_control/clk_div_count_45_add_4_11/S0
                                          SLICE_R24C30B      D0_TO_F0_DELAY          0.476                 13.160  1       
nes_control/clk_div_count_16__N_51[9]                        NET DELAY               0.000                 13.160  1       
nes_control/clk_div_count_16__I_25/D                                                 0.000                 13.160  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                166.666  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                166.666  16      
nes_control/clk                                              NET DELAY               5.499                172.165  16      
{nes_control/clk_div_count_16__I_25/CK   nes_control/clk_div_count_16__I_24/CK}
                                                                                     0.000                172.165  1       
                                                             Uncertainty          -(0.000)                172.165  
                                                             Setup time           -(0.198)                171.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                             171.967  
Arrival Time                                                                                            -(13.159)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                      158.807  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_45__i1/Q  (SLICE_R24C29A)
Path End         : nes_control/clk_div_count_16__I_26/D  (SLICE_R24C30A)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 10
Delay Ratio      : 43.9% (route), 56.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 159.084 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
nes_control/clk                                              NET DELAY               5.499                  5.499  16      
nes_control/clk_div_count_45__i1/CK                                                  0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control/clk_div_count_45__i1/CK->nes_control/clk_div_count_45__i1/Q
                                          SLICE_R24C29A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_control/n17                                              NET DELAY               2.022                  8.909  1       
nes_control/clk_div_count_45_add_4_1/C1->nes_control/clk_div_count_45_add_4_1/CO1
                                          SLICE_R24C29A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_control/n21347                                           NET DELAY               0.000                  9.252  2       
nes_control/clk_div_count_45_add_4_3/CI0->nes_control/clk_div_count_45_add_4_3/CO0
                                          SLICE_R24C29B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_control/n51230                                           NET DELAY               0.000                  9.529  2       
nes_control/clk_div_count_45_add_4_3/CI1->nes_control/clk_div_count_45_add_4_3/CO1
                                          SLICE_R24C29B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_control/n21349                                           NET DELAY               0.000                  9.806  2       
nes_control/clk_div_count_45_add_4_5/CI0->nes_control/clk_div_count_45_add_4_5/CO0
                                          SLICE_R24C29C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_control/n51233                                           NET DELAY               0.000                 10.083  2       
nes_control/clk_div_count_45_add_4_5/CI1->nes_control/clk_div_count_45_add_4_5/CO1
                                          SLICE_R24C29C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_control/n21351                                           NET DELAY               0.000                 10.360  2       
nes_control/clk_div_count_45_add_4_7/CI0->nes_control/clk_div_count_45_add_4_7/CO0
                                          SLICE_R24C29D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_control/n51236                                           NET DELAY               0.000                 10.637  2       
nes_control/clk_div_count_45_add_4_7/CI1->nes_control/clk_div_count_45_add_4_7/CO1
                                          SLICE_R24C29D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_control/n21353                                           NET DELAY               0.555                 11.469  2       
nes_control/clk_div_count_45_add_4_9/CI0->nes_control/clk_div_count_45_add_4_9/CO0
                                          SLICE_R24C30A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_control/n51239                                           NET DELAY               0.661                 12.407  2       
nes_control/clk_div_count_45_add_4_9/D1->nes_control/clk_div_count_45_add_4_9/S1
                                          SLICE_R24C30A      D1_TO_F1_DELAY          0.476                 12.883  1       
nes_control/clk_div_count_16__N_51[8]                        NET DELAY               0.000                 12.883  1       
nes_control/clk_div_count_16__I_26/D                                                 0.000                 12.883  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                166.666  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                166.666  16      
nes_control/clk                                              NET DELAY               5.499                172.165  16      
{nes_control/clk_div_count_16__I_27/CK   nes_control/clk_div_count_16__I_26/CK}
                                                                                     0.000                172.165  1       
                                                             Uncertainty          -(0.000)                172.165  
                                                             Setup time           -(0.198)                171.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                             171.967  
Arrival Time                                                                                            -(12.882)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                      159.084  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_45__i1/Q  (SLICE_R24C29A)
Path End         : nes_control/clk_div_count_16__I_27/D  (SLICE_R24C30A)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 9
Delay Ratio      : 45.6% (route), 54.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 159.361 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
nes_control/clk                                              NET DELAY               5.499                  5.499  16      
nes_control/clk_div_count_45__i1/CK                                                  0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_control/clk_div_count_45__i1/CK->nes_control/clk_div_count_45__i1/Q
                                          SLICE_R24C29A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_control/n17                                              NET DELAY               2.022                  8.909  1       
nes_control/clk_div_count_45_add_4_1/C1->nes_control/clk_div_count_45_add_4_1/CO1
                                          SLICE_R24C29A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_control/n21347                                           NET DELAY               0.000                  9.252  2       
nes_control/clk_div_count_45_add_4_3/CI0->nes_control/clk_div_count_45_add_4_3/CO0
                                          SLICE_R24C29B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_control/n51230                                           NET DELAY               0.000                  9.529  2       
nes_control/clk_div_count_45_add_4_3/CI1->nes_control/clk_div_count_45_add_4_3/CO1
                                          SLICE_R24C29B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_control/n21349                                           NET DELAY               0.000                  9.806  2       
nes_control/clk_div_count_45_add_4_5/CI0->nes_control/clk_div_count_45_add_4_5/CO0
                                          SLICE_R24C29C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_control/n51233                                           NET DELAY               0.000                 10.083  2       
nes_control/clk_div_count_45_add_4_5/CI1->nes_control/clk_div_count_45_add_4_5/CO1
                                          SLICE_R24C29C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_control/n21351                                           NET DELAY               0.000                 10.360  2       
nes_control/clk_div_count_45_add_4_7/CI0->nes_control/clk_div_count_45_add_4_7/CO0
                                          SLICE_R24C29D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_control/n51236                                           NET DELAY               0.000                 10.637  2       
nes_control/clk_div_count_45_add_4_7/CI1->nes_control/clk_div_count_45_add_4_7/CO1
                                          SLICE_R24C29D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_control/n21353                                           NET DELAY               1.216                 12.130  2       
nes_control/clk_div_count_45_add_4_9/D0->nes_control/clk_div_count_45_add_4_9/S0
                                          SLICE_R24C30A      D0_TO_F0_DELAY          0.476                 12.606  1       
nes_control/clk_div_count_16__N_51[7]                        NET DELAY               0.000                 12.606  1       
nes_control/clk_div_count_16__I_27/D                                                 0.000                 12.606  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                166.666  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                166.666  16      
nes_control/clk                                              NET DELAY               5.499                172.165  16      
{nes_control/clk_div_count_16__I_27/CK   nes_control/clk_div_count_16__I_26/CK}
                                                                                     0.000                172.165  1       
                                                             Uncertainty          -(0.000)                172.165  
                                                             Setup time           -(0.198)                171.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                             171.967  
Arrival Time                                                                                            -(12.605)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                      159.361  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
nes_control/clk_div_count_9__I_0/D       |    1.743 ns 
nes_control/clk_div_count_8__I_0/D       |    1.743 ns 
nes_control/clk_div_count_13__I_0/D      |    1.743 ns 
nes_control/clk_div_count_12__I_0/D      |    1.743 ns 
nes_control/clk_div_count_15__I_0/D      |    1.743 ns 
nes_control/clk_div_count_14__I_0/D      |    1.743 ns 
nes_control/clk_div_count_16__I_0/D      |    1.743 ns 
nes_control/clk_div_count_16__I_20/D     |    1.913 ns 
nes_control/clk_div_count_16__I_19/D     |    1.913 ns 
nes_control/clk_div_count_16__I_0_2/D    |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : nes_control/clk_div_count_16__I_25/Q  (SLICE_R24C30B)
Path End         : nes_control/clk_div_count_9__I_0/D  (SLICE_R23C31D)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_16__I_25/CK   nes_control/clk_div_count_16__I_24/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control/clk_div_count_16__I_25/CK->nes_control/clk_div_count_16__I_25/Q
                                          SLICE_R24C30B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
nes_control/clk_div_count[9]                                 NET DELAY        0.712                  4.575  2       
nes_control.SLICE_997/D0->nes_control.SLICE_997/F0
                                          SLICE_R23C31D      D0_TO_F0_DELAY   0.252                  4.827  1       
nes_control.clk_div_count[9].sig_015.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
nes_control/clk_div_count_9__I_0/D                                            0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_9__I_0/CK   nes_control/clk_div_count_8__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_16__I_26/Q  (SLICE_R24C30A)
Path End         : nes_control/clk_div_count_8__I_0/D  (SLICE_R23C31D)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_16__I_27/CK   nes_control/clk_div_count_16__I_26/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control/clk_div_count_16__I_26/CK->nes_control/clk_div_count_16__I_26/Q
                                          SLICE_R24C30A      CLK_TO_Q1_DELAY  0.779                  3.863  2       
nes_control/clk_div_count[8]                                 NET DELAY        0.712                  4.575  2       
nes_control.SLICE_997/D1->nes_control.SLICE_997/F1
                                          SLICE_R23C31D      D1_TO_F1_DELAY   0.252                  4.827  1       
nes_control.clk_div_count[8].sig_016.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
nes_control/clk_div_count_8__I_0/D                                            0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_9__I_0/CK   nes_control/clk_div_count_8__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_16__I_21/Q  (SLICE_R24C30D)
Path End         : nes_control/clk_div_count_13__I_0/D  (SLICE_R24C31C)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_16__I_21/CK   nes_control/clk_div_count_16__I_20/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control/clk_div_count_16__I_21/CK->nes_control/clk_div_count_16__I_21/Q
                                          SLICE_R24C30D      CLK_TO_Q0_DELAY  0.779                  3.863  2       
nes_control/clk_div_count[13]                                NET DELAY        0.712                  4.575  2       
nes_control.SLICE_994/D0->nes_control.SLICE_994/F0
                                          SLICE_R24C31C      D0_TO_F0_DELAY   0.252                  4.827  1       
nes_control.clk_div_count[13].sig_012.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
nes_control/clk_div_count_13__I_0/D                                           0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_13__I_0/CK   nes_control/clk_div_count_12__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_16__I_22/Q  (SLICE_R24C30C)
Path End         : nes_control/clk_div_count_12__I_0/D  (SLICE_R24C31C)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_16__I_23/CK   nes_control/clk_div_count_16__I_22/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control/clk_div_count_16__I_22/CK->nes_control/clk_div_count_16__I_22/Q
                                          SLICE_R24C30C      CLK_TO_Q1_DELAY  0.779                  3.863  2       
nes_control/clk_div_count[12]                                NET DELAY        0.712                  4.575  2       
nes_control.SLICE_994/D1->nes_control.SLICE_994/F1
                                          SLICE_R24C31C      D1_TO_F1_DELAY   0.252                  4.827  1       
nes_control.clk_div_count[12].sig_013.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
nes_control/clk_div_count_12__I_0/D                                           0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_13__I_0/CK   nes_control/clk_div_count_12__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_16__I_19/Q  (SLICE_R24C31A)
Path End         : nes_control/clk_div_count_15__I_0/D  (SLICE_R23C31B)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_16__I_19/CK   nes_control/clk_div_count_16__I_0_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control/clk_div_count_16__I_19/CK->nes_control/clk_div_count_16__I_19/Q
                                          SLICE_R24C31A      CLK_TO_Q0_DELAY  0.779                  3.863  2       
nes_control/clk_div_count[15]                                NET DELAY        0.712                  4.575  2       
nes_control.SLICE_992/D0->nes_control.SLICE_992/F0
                                          SLICE_R23C31B      D0_TO_F0_DELAY   0.252                  4.827  1       
nes_control.clk_div_count[15].sig_010.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
nes_control/clk_div_count_15__I_0/D                                           0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_15__I_0/CK   nes_control/clk_div_count_14__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_16__I_20/Q  (SLICE_R24C30D)
Path End         : nes_control/clk_div_count_14__I_0/D  (SLICE_R23C31B)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_16__I_21/CK   nes_control/clk_div_count_16__I_20/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control/clk_div_count_16__I_20/CK->nes_control/clk_div_count_16__I_20/Q
                                          SLICE_R24C30D      CLK_TO_Q1_DELAY  0.779                  3.863  2       
nes_control/clk_div_count[14]                                NET DELAY        0.712                  4.575  2       
nes_control.SLICE_992/D1->nes_control.SLICE_992/F1
                                          SLICE_R23C31B      D1_TO_F1_DELAY   0.252                  4.827  1       
nes_control.clk_div_count[14].sig_011.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
nes_control/clk_div_count_14__I_0/D                                           0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_15__I_0/CK   nes_control/clk_div_count_14__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_16__I_0_2/Q  (SLICE_R24C31A)
Path End         : nes_control/clk_div_count_16__I_0/D  (SLICE_R23C31A)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_16__I_19/CK   nes_control/clk_div_count_16__I_0_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control/clk_div_count_16__I_0_2/CK->nes_control/clk_div_count_16__I_0_2/Q
                                          SLICE_R24C31A      CLK_TO_Q1_DELAY  0.779                  3.863  2       
nes_control/clk_div_count[16]                                NET DELAY        0.712                  4.575  2       
nes_control.SLICE_991/D0->nes_control.SLICE_991/F0
                                          SLICE_R23C31A      D0_TO_F0_DELAY   0.252                  4.827  1       
nes_control.clk_div_count[16].sig_009.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
nes_control/clk_div_count_16__I_0/D                                           0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
nes_control/clk_div_count_16__I_0/CK                                          0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_16__I_20/Q  (SLICE_R24C30D)
Path End         : nes_control/clk_div_count_16__I_20/D  (SLICE_R24C30D)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_16__I_21/CK   nes_control/clk_div_count_16__I_20/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control/clk_div_count_16__I_20/CK->nes_control/clk_div_count_16__I_20/Q
                                          SLICE_R24C30D      CLK_TO_Q1_DELAY  0.779                  3.863  2       
nes_control/clk_div_count[14]                                NET DELAY        0.882                  4.745  2       
nes_control/clk_div_count_45_add_4_15/C1->nes_control/clk_div_count_45_add_4_15/S1
                                          SLICE_R24C30D      C1_TO_F1_DELAY   0.252                  4.997  1       
nes_control/clk_div_count_16__N_51[14]                       NET DELAY        0.000                  4.997  1       
nes_control/clk_div_count_16__I_20/D                                          0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_16__I_21/CK   nes_control/clk_div_count_16__I_20/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_16__I_19/Q  (SLICE_R24C31A)
Path End         : nes_control/clk_div_count_16__I_19/D  (SLICE_R24C31A)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_16__I_19/CK   nes_control/clk_div_count_16__I_0_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control/clk_div_count_16__I_19/CK->nes_control/clk_div_count_16__I_19/Q
                                          SLICE_R24C31A      CLK_TO_Q0_DELAY  0.779                  3.863  2       
nes_control/clk_div_count[15]                                NET DELAY        0.882                  4.745  2       
nes_control/clk_div_count_45_add_4_17/C0->nes_control/clk_div_count_45_add_4_17/S0
                                          SLICE_R24C31A      C0_TO_F0_DELAY   0.252                  4.997  1       
nes_control/clk_div_count_16__N_51[15]                       NET DELAY        0.000                  4.997  1       
nes_control/clk_div_count_16__I_19/D                                          0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_16__I_19/CK   nes_control/clk_div_count_16__I_0_2/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_control/clk_div_count_16__I_0_2/Q  (SLICE_R24C31A)
Path End         : nes_control/clk_div_count_16__I_0_2/D  (SLICE_R24C31A)
Source Clock     : nes_control/clk (R)
Destination Clock: nes_control/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_16__I_19/CK   nes_control/clk_div_count_16__I_0_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_control/clk_div_count_16__I_0_2/CK->nes_control/clk_div_count_16__I_0_2/Q
                                          SLICE_R24C31A      CLK_TO_Q1_DELAY  0.779                  3.863  2       
nes_control/clk_div_count[16]                                NET DELAY        0.882                  4.745  2       
nes_control/clk_div_count_45_add_4_17/C1->nes_control/clk_div_count_45_add_4_17/S1
                                          SLICE_R24C31A      C1_TO_F1_DELAY   0.252                  4.997  1       
nes_control/clk_div_count_16__N_51[16]                       NET DELAY        0.000                  4.997  1       
nes_control/clk_div_count_16__I_0_2/D                                         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_control.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
nes_control/clk                                              NET DELAY        3.084                  3.084  17      
{nes_control/clk_div_count_16__I_19/CK   nes_control/clk_div_count_16__I_0_2/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



