{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717600250560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717600250560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 12:10:50 2024 " "Processing started: Wed Jun  5 12:10:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717600250560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600250560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600250560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717600250813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717600250813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h main.v(3) " "Verilog HDL Declaration information at main.v(3): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717600255955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M m main.v(3) " "Verilog HDL Declaration information at main.v(3): object \"M\" differs only in case from object \"m\" in the same scope" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717600255955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "L l main.v(3) " "Verilog HDL Declaration information at main.v(3): object \"L\" differs only in case from object \"l\" in the same scope" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717600255955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600255971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600255971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dFlipFlop.v 1 1 " "Found 1 design units, including 1 entities, in source file dFlipFlop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "dFlipFlop.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/dFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600255992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600255992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600256032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600256032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_sec " "Found entity 1: unit_sec" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600256033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600256033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divisor " "Found entity 1: frequency_divisor" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600256053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600256053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duzen_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file duzen_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 duzen_sec " "Found entity 1: duzen_sec" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600256058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600256058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_min.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_min " "Found entity 1: unit_min" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600256070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600256070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duzen_min.v 1 1 " "Found 1 design units, including 1 entities, in source file duzen_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 duzen_min " "Found entity 1: duzen_min" {  } { { "duzen_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600256070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600256070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Levl_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file Levl_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Levl_to_pulse " "Found entity 1: Levl_to_pulse" {  } { { "Levl_to_pulse.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/Levl_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600256071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duzen_min_set_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file duzen_min_set_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 duzen_min_set_reset " "Found entity 1: duzen_min_set_reset" {  } { { "duzen_min_set_reset.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_min_set_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600256071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1_ main.v(31) " "Verilog HDL Implicit Net warning at main.v(31): created implicit net for \"D1_\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2_ main.v(32) " "Verilog HDL Implicit Net warning at main.v(32): created implicit net for \"D2_\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D3_ main.v(33) " "Verilog HDL Implicit Net warning at main.v(33): created implicit net for \"D3_\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D4_ main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"D4_\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUS7 main.v(46) " "Verilog HDL Implicit Net warning at main.v(46): created implicit net for \"AUS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BUS7 main.v(47) " "Verilog HDL Implicit Net warning at main.v(47): created implicit net for \"BUS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CUS7 main.v(48) " "Verilog HDL Implicit Net warning at main.v(48): created implicit net for \"CUS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DUS7 main.v(49) " "Verilog HDL Implicit Net warning at main.v(49): created implicit net for \"DUS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EUS7 main.v(50) " "Verilog HDL Implicit Net warning at main.v(50): created implicit net for \"EUS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FUS7 main.v(51) " "Verilog HDL Implicit Net warning at main.v(51): created implicit net for \"FUS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GUS7 main.v(52) " "Verilog HDL Implicit Net warning at main.v(52): created implicit net for \"GUS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADS7 main.v(57) " "Verilog HDL Implicit Net warning at main.v(57): created implicit net for \"ADS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BDS7 main.v(58) " "Verilog HDL Implicit Net warning at main.v(58): created implicit net for \"BDS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CDS7 main.v(59) " "Verilog HDL Implicit Net warning at main.v(59): created implicit net for \"CDS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DDS7 main.v(60) " "Verilog HDL Implicit Net warning at main.v(60): created implicit net for \"DDS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EDS7 main.v(61) " "Verilog HDL Implicit Net warning at main.v(61): created implicit net for \"EDS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FDS7 main.v(62) " "Verilog HDL Implicit Net warning at main.v(62): created implicit net for \"FDS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GDS7 main.v(63) " "Verilog HDL Implicit Net warning at main.v(63): created implicit net for \"GDS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUM7 main.v(68) " "Verilog HDL Implicit Net warning at main.v(68): created implicit net for \"AUM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BUM7 main.v(69) " "Verilog HDL Implicit Net warning at main.v(69): created implicit net for \"BUM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CUM7 main.v(70) " "Verilog HDL Implicit Net warning at main.v(70): created implicit net for \"CUM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DUM7 main.v(71) " "Verilog HDL Implicit Net warning at main.v(71): created implicit net for \"DUM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EUM7 main.v(72) " "Verilog HDL Implicit Net warning at main.v(72): created implicit net for \"EUM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FUM7 main.v(73) " "Verilog HDL Implicit Net warning at main.v(73): created implicit net for \"FUM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GUM7 main.v(74) " "Verilog HDL Implicit Net warning at main.v(74): created implicit net for \"GUM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADM7 main.v(79) " "Verilog HDL Implicit Net warning at main.v(79): created implicit net for \"ADM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BDM7 main.v(80) " "Verilog HDL Implicit Net warning at main.v(80): created implicit net for \"BDM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CDM7 main.v(81) " "Verilog HDL Implicit Net warning at main.v(81): created implicit net for \"CDM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DDM7 main.v(82) " "Verilog HDL Implicit Net warning at main.v(82): created implicit net for \"DDM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EDM7 main.v(83) " "Verilog HDL Implicit Net warning at main.v(83): created implicit net for \"EDM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FDM7 main.v(84) " "Verilog HDL Implicit Net warning at main.v(84): created implicit net for \"FDM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GDM7 main.v(85) " "Verilog HDL Implicit Net warning at main.v(85): created implicit net for \"GDM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 unit_sec.v(22) " "Verilog HDL Implicit Net warning at unit_sec.v(22): created implicit net for \"A1\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 unit_sec.v(23) " "Verilog HDL Implicit Net warning at unit_sec.v(23): created implicit net for \"A2\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 unit_sec.v(27) " "Verilog HDL Implicit Net warning at unit_sec.v(27): created implicit net for \"B1\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2 unit_sec.v(28) " "Verilog HDL Implicit Net warning at unit_sec.v(28): created implicit net for \"B2\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 unit_sec.v(35) " "Verilog HDL Implicit Net warning at unit_sec.v(35): created implicit net for \"D1\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 unit_sec.v(36) " "Verilog HDL Implicit Net warning at unit_sec.v(36): created implicit net for \"D2\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D3 unit_sec.v(37) " "Verilog HDL Implicit Net warning at unit_sec.v(37): created implicit net for \"D3\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 unit_sec.v(41) " "Verilog HDL Implicit Net warning at unit_sec.v(41): created implicit net for \"E1\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 unit_sec.v(45) " "Verilog HDL Implicit Net warning at unit_sec.v(45): created implicit net for \"F1\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2 unit_sec.v(46) " "Verilog HDL Implicit Net warning at unit_sec.v(46): created implicit net for \"F2\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F3 unit_sec.v(47) " "Verilog HDL Implicit Net warning at unit_sec.v(47): created implicit net for \"F3\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 unit_sec.v(51) " "Verilog HDL Implicit Net warning at unit_sec.v(51): created implicit net for \"G1\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 unit_sec.v(55) " "Verilog HDL Implicit Net warning at unit_sec.v(55): created implicit net for \"R1\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 unit_sec.v(56) " "Verilog HDL Implicit Net warning at unit_sec.v(56): created implicit net for \"R2\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3 unit_sec.v(57) " "Verilog HDL Implicit Net warning at unit_sec.v(57): created implicit net for \"R3\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OUT1 frequency_divisor.v(8) " "Verilog HDL Implicit Net warning at frequency_divisor.v(8): created implicit net for \"CLK_OUT1\"" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OUT2 frequency_divisor.v(9) " "Verilog HDL Implicit Net warning at frequency_divisor.v(9): created implicit net for \"CLK_OUT2\"" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OUT3 frequency_divisor.v(10) " "Verilog HDL Implicit Net warning at frequency_divisor.v(10): created implicit net for \"CLK_OUT3\"" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OUT4 frequency_divisor.v(12) " "Verilog HDL Implicit Net warning at frequency_divisor.v(12): created implicit net for \"CLK_OUT4\"" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q_F0 frequency_divisor.v(15) " "Verilog HDL Implicit Net warning at frequency_divisor.v(15): created implicit net for \"Q_F0\"" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q_F1 frequency_divisor.v(24) " "Verilog HDL Implicit Net warning at frequency_divisor.v(24): created implicit net for \"Q_F1\"" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OUT5 frequency_divisor.v(28) " "Verilog HDL Implicit Net warning at frequency_divisor.v(28): created implicit net for \"CLK_OUT5\"" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 duzen_sec.v(16) " "Verilog HDL Implicit Net warning at duzen_sec.v(16): created implicit net for \"A1\"" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 duzen_sec.v(17) " "Verilog HDL Implicit Net warning at duzen_sec.v(17): created implicit net for \"A2\"" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 duzen_sec.v(27) " "Verilog HDL Implicit Net warning at duzen_sec.v(27): created implicit net for \"D1\"" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 duzen_sec.v(28) " "Verilog HDL Implicit Net warning at duzen_sec.v(28): created implicit net for \"D2\"" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 duzen_sec.v(32) " "Verilog HDL Implicit Net warning at duzen_sec.v(32): created implicit net for \"E1\"" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 duzen_sec.v(36) " "Verilog HDL Implicit Net warning at duzen_sec.v(36): created implicit net for \"F1\"" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 duzen_sec.v(43) " "Verilog HDL Implicit Net warning at duzen_sec.v(43): created implicit net for \"R1\"" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 unit_min.v(20) " "Verilog HDL Implicit Net warning at unit_min.v(20): created implicit net for \"w2\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 unit_min.v(24) " "Verilog HDL Implicit Net warning at unit_min.v(24): created implicit net for \"w3\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 unit_min.v(25) " "Verilog HDL Implicit Net warning at unit_min.v(25): created implicit net for \"w4\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 unit_min.v(36) " "Verilog HDL Implicit Net warning at unit_min.v(36): created implicit net for \"A1\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 unit_min.v(37) " "Verilog HDL Implicit Net warning at unit_min.v(37): created implicit net for \"A2\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 unit_min.v(41) " "Verilog HDL Implicit Net warning at unit_min.v(41): created implicit net for \"B1\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2 unit_min.v(42) " "Verilog HDL Implicit Net warning at unit_min.v(42): created implicit net for \"B2\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 unit_min.v(49) " "Verilog HDL Implicit Net warning at unit_min.v(49): created implicit net for \"D1\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 unit_min.v(50) " "Verilog HDL Implicit Net warning at unit_min.v(50): created implicit net for \"D2\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D3 unit_min.v(51) " "Verilog HDL Implicit Net warning at unit_min.v(51): created implicit net for \"D3\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 unit_min.v(55) " "Verilog HDL Implicit Net warning at unit_min.v(55): created implicit net for \"E1\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 unit_min.v(59) " "Verilog HDL Implicit Net warning at unit_min.v(59): created implicit net for \"F1\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2 unit_min.v(60) " "Verilog HDL Implicit Net warning at unit_min.v(60): created implicit net for \"F2\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F3 unit_min.v(61) " "Verilog HDL Implicit Net warning at unit_min.v(61): created implicit net for \"F3\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 unit_min.v(65) " "Verilog HDL Implicit Net warning at unit_min.v(65): created implicit net for \"G1\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 unit_min.v(69) " "Verilog HDL Implicit Net warning at unit_min.v(69): created implicit net for \"R1\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 unit_min.v(70) " "Verilog HDL Implicit Net warning at unit_min.v(70): created implicit net for \"R2\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q Levl_to_pulse.v(5) " "Verilog HDL Implicit Net warning at Levl_to_pulse.v(5): created implicit net for \"q\"" {  } { { "Levl_to_pulse.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/Levl_to_pulse.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_ Levl_to_pulse.v(5) " "Verilog HDL Implicit Net warning at Levl_to_pulse.v(5): created implicit net for \"q_\"" {  } { { "Levl_to_pulse.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/Levl_to_pulse.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6 duzen_min_set_reset.v(15) " "Verilog HDL Implicit Net warning at duzen_min_set_reset.v(15): created implicit net for \"and6\"" {  } { { "duzen_min_set_reset.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_min_set_reset.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Levl_to_pulse.v(5) " "Verilog HDL Instantiation warning at Levl_to_pulse.v(5): instance has no name" {  } { { "Levl_to_pulse.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/Levl_to_pulse.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(20) " "Verilog HDL Instantiation warning at main.v(20): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(21) " "Verilog HDL Instantiation warning at main.v(21): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(22) " "Verilog HDL Instantiation warning at main.v(22): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(23) " "Verilog HDL Instantiation warning at main.v(23): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(24) " "Verilog HDL Instantiation warning at main.v(24): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(28) " "Verilog HDL Instantiation warning at main.v(28): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(29) " "Verilog HDL Instantiation warning at main.v(29): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divisor.v(8) " "Verilog HDL Instantiation warning at frequency_divisor.v(8): instance has no name" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divisor.v(9) " "Verilog HDL Instantiation warning at frequency_divisor.v(9): instance has no name" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divisor.v(10) " "Verilog HDL Instantiation warning at frequency_divisor.v(10): instance has no name" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divisor.v(12) " "Verilog HDL Instantiation warning at frequency_divisor.v(12): instance has no name" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(41) " "Verilog HDL Instantiation warning at main.v(41): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256073 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_sec.v(15) " "Verilog HDL Instantiation warning at unit_sec.v(15): instance has no name" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256074 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_sec.v(16) " "Verilog HDL Instantiation warning at unit_sec.v(16): instance has no name" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256074 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_sec.v(17) " "Verilog HDL Instantiation warning at unit_sec.v(17): instance has no name" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256074 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_sec.v(18) " "Verilog HDL Instantiation warning at unit_sec.v(18): instance has no name" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256074 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_sec.v(11) " "Verilog HDL Instantiation warning at duzen_sec.v(11): instance has no name" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256074 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_sec.v(12) " "Verilog HDL Instantiation warning at duzen_sec.v(12): instance has no name" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256074 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_sec.v(13) " "Verilog HDL Instantiation warning at duzen_sec.v(13): instance has no name" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256074 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_min.v(30) " "Verilog HDL Instantiation warning at unit_min.v(30): instance has no name" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256074 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_min.v(31) " "Verilog HDL Instantiation warning at unit_min.v(31): instance has no name" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256074 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_min.v(32) " "Verilog HDL Instantiation warning at unit_min.v(32): instance has no name" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256074 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_min.v(33) " "Verilog HDL Instantiation warning at unit_min.v(33): instance has no name" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256074 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_min.v(11) " "Verilog HDL Instantiation warning at duzen_min.v(11): instance has no name" {  } { { "duzen_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_min.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256074 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_min.v(12) " "Verilog HDL Instantiation warning at duzen_min.v(12): instance has no name" {  } { { "duzen_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_min.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600256074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717600256149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Levl_to_pulse Levl_to_pulse:comb_3 " "Elaborating entity \"Levl_to_pulse\" for hierarchy \"Levl_to_pulse:comb_3\"" {  } { { "main.v" "comb_3" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop Levl_to_pulse:comb_3\|dFlipFlop:comb_3 " "Elaborating entity \"dFlipFlop\" for hierarchy \"Levl_to_pulse:comb_3\|dFlipFlop:comb_3\"" {  } { { "Levl_to_pulse.v" "comb_3" { Text "/home/aluno/Downloads/Cronometrov4-main/Levl_to_pulse.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divisor frequency_divisor:comb_19 " "Elaborating entity \"frequency_divisor\" for hierarchy \"frequency_divisor:comb_19\"" {  } { { "main.v" "comb_19" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay frequency_divisor:comb_19\|delay:comb_3 " "Elaborating entity \"delay\" for hierarchy \"frequency_divisor:comb_19\|delay:comb_3\"" {  } { { "frequency_divisor.v" "comb_3" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_sec unit_sec:us " "Elaborating entity \"unit_sec\" for hierarchy \"unit_sec:us\"" {  } { { "main.v" "us" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duzen_sec duzen_sec:ds " "Elaborating entity \"duzen_sec\" for hierarchy \"duzen_sec:ds\"" {  } { { "main.v" "ds" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_min unit_min:um " "Elaborating entity \"unit_min\" for hierarchy \"unit_min:um\"" {  } { { "main.v" "um" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duzen_min duzen_min:du " "Elaborating entity \"duzen_min\" for hierarchy \"duzen_min:du\"" {  } { { "main.v" "du" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duzen_min_set_reset duzen_min:du\|duzen_min_set_reset:dmsr " "Elaborating entity \"duzen_min_set_reset\" for hierarchy \"duzen_min:du\|duzen_min_set_reset:dmsr\"" {  } { { "duzen_min.v" "dmsr" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_min.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600256307 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SET1 duzen_min_set_reset.v(3) " "Output port \"SET1\" at duzen_min_set_reset.v(3) has no driver" {  } { { "duzen_min_set_reset.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_min_set_reset.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717600256307 "|main|duzen_min:du|duzen_min_set_reset:dmsr"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "unit_min:um\|RST2 " "Net \"unit_min:um\|RST2\" is missing source, defaulting to GND" {  } { { "unit_min.v" "RST2" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256317 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600256317 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256317 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600256317 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256317 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600256317 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256318 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600256318 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600256319 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600256319 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600256319 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600256319 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600256319 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256319 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600256319 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256320 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600256320 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600256320 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600256320 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "10 " "Ignored 10 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "10 " "Ignored 10 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1717600256397 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1717600256397 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dFlipFlop.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/dFlipFlop.v" 6 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1717600256666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717600256795 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717600256795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717600256795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717600256795 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/Cronometrov4-main/output_files/main.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/Cronometrov4-main/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600257182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 161 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717600257187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  5 12:10:57 2024 " "Processing ended: Wed Jun  5 12:10:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717600257187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717600257187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717600257187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600257187 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717600258820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717600258820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 12:10:57 2024 " "Processing started: Wed Jun  5 12:10:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717600258820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717600258820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717600258820 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717600259293 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1717600259301 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1717600259301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717600259413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717600259414 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EPM240T100C5 " "Selected device EPM240T100C5 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717600259437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717600259529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717600259529 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717600259665 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717600259680 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717600259935 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717600259935 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717600259935 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717600259935 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717600259935 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717600259935 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717600260056 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717600260058 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1717600260128 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1717600260128 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 37 clocks " "Found 37 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000            A " "   1.000            A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 dFlipFlop:comb_9\|q " "   1.000 dFlipFlop:comb_9\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 duzen_min:du\|dFlipFlop:comb_3\|q " "   1.000 duzen_min:du\|dFlipFlop:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 duzen_sec:ds\|dFlipFlop:comb_5\|q " "   1.000 duzen_sec:ds\|dFlipFlop:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 duzen_sec:ds\|dFlipFlop:comb_6\|q " "   1.000 duzen_sec:ds\|dFlipFlop:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F0\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F1\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F2\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F3\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F4\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F5\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F0\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F1\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F2\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F3\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F4\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F0\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F1\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F2\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F3\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F4\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F5\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F0\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F1\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F2\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F3\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F4\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F5\|q " "   1.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_19\|dFlipFlop:F0\|q " "   1.000 frequency_divisor:comb_19\|dFlipFlop:F0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 unit_min:um\|dFlipFlop:comb_14\|q " "   1.000 unit_min:um\|dFlipFlop:comb_14\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 unit_min:um\|dFlipFlop:comb_15\|q " "   1.000 unit_min:um\|dFlipFlop:comb_15\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 unit_min:um\|dFlipFlop:comb_16\|q " "   1.000 unit_min:um\|dFlipFlop:comb_16\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 unit_sec:us\|dFlipFlop:comb_7\|q " "   1.000 unit_sec:us\|dFlipFlop:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 unit_sec:us\|dFlipFlop:comb_8\|q " "   1.000 unit_sec:us\|dFlipFlop:comb_8\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 unit_sec:us\|dFlipFlop:comb_9\|q " "   1.000 unit_sec:us\|dFlipFlop:comb_9\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717600260129 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1717600260129 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717600260144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717600260145 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1717600260156 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 12 " "Automatically promoted signal \"CLK\" to use Global clock in PIN 12" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1717600260161 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q Global clock " "Automatically promoted some destinations of signal \"frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q " "Destination \"frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q\" may be non-global or may not use global clock" {  } { { "dFlipFlop.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/dFlipFlop.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717600260161 ""}  } { { "dFlipFlop.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/dFlipFlop.v" 6 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1717600260161 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "WideOr0~2 Global clock " "Automatically promoted some destinations of signal \"WideOr0~2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "unit_sec:us\|RST1 " "Destination \"unit_sec:us\|RST1\" may be non-global or may not use global clock" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717600260162 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "unit_sec:us\|dFlipFlop:comb_7\|q~0 " "Destination \"unit_sec:us\|dFlipFlop:comb_7\|q~0\" may be non-global or may not use global clock" {  } { { "dFlipFlop.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/dFlipFlop.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717600260162 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "duzen_sec:ds\|dFlipFlop:comb_5\|q~2 " "Destination \"duzen_sec:ds\|dFlipFlop:comb_5\|q~2\" may be non-global or may not use global clock" {  } { { "dFlipFlop.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/dFlipFlop.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717600260162 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "duzen_sec:ds\|RST1 " "Destination \"duzen_sec:ds\|RST1\" may be non-global or may not use global clock" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 5 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717600260162 ""}  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 26 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1717600260162 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "duzen_sec:ds\|dFlipFlop:comb_5\|q~2 Global clock " "Automatically promoted signal \"duzen_sec:ds\|dFlipFlop:comb_5\|q~2\" to use Global clock" {  } { { "dFlipFlop.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/dFlipFlop.v" 6 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1717600260162 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1717600260162 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1717600260164 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1717600260180 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1717600260219 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1717600260219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1717600260219 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717600260219 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717600260253 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1717600260319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717600260444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717600260556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717600260561 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717600261084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717600261084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717600261103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Downloads/Cronometrov4-main/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717600261232 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717600261232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717600261405 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717600261405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717600261406 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717600261422 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717600261427 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1717600261441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/Cronometrov4-main/output_files/main.fit.smsg " "Generated suppressed messages file /home/aluno/Downloads/Cronometrov4-main/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717600261508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717600261517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  5 12:11:01 2024 " "Processing ended: Wed Jun  5 12:11:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717600261517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717600261517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717600261517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717600261517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717600262770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717600262771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 12:11:02 2024 " "Processing started: Wed Jun  5 12:11:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717600262771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717600262771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717600262771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1717600262915 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717600262944 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717600262945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717600263081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  5 12:11:03 2024 " "Processing ended: Wed Jun  5 12:11:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717600263081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717600263081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717600263081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717600263081 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717600263266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717600263845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717600263845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 12:11:03 2024 " "Processing started: Wed Jun  5 12:11:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717600263845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717600263845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717600263845 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717600263874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1717600263924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717600263924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717600263979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717600263979 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717600264045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717600264126 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1717600264141 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717600264141 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F4\|q frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F4\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F4\|q frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dFlipFlop:comb_9\|q dFlipFlop:comb_9\|q " "create_clock -period 1.000 -name dFlipFlop:comb_9\|q dFlipFlop:comb_9\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unit_sec:us\|dFlipFlop:comb_8\|q unit_sec:us\|dFlipFlop:comb_8\|q " "create_clock -period 1.000 -name unit_sec:us\|dFlipFlop:comb_8\|q unit_sec:us\|dFlipFlop:comb_8\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unit_sec:us\|dFlipFlop:comb_7\|q unit_sec:us\|dFlipFlop:comb_7\|q " "create_clock -period 1.000 -name unit_sec:us\|dFlipFlop:comb_7\|q unit_sec:us\|dFlipFlop:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A A " "create_clock -period 1.000 -name A A" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unit_sec:us\|dFlipFlop:comb_9\|q unit_sec:us\|dFlipFlop:comb_9\|q " "create_clock -period 1.000 -name unit_sec:us\|dFlipFlop:comb_9\|q unit_sec:us\|dFlipFlop:comb_9\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name duzen_sec:ds\|dFlipFlop:comb_6\|q duzen_sec:ds\|dFlipFlop:comb_6\|q " "create_clock -period 1.000 -name duzen_sec:ds\|dFlipFlop:comb_6\|q duzen_sec:ds\|dFlipFlop:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name duzen_sec:ds\|dFlipFlop:comb_5\|q duzen_sec:ds\|dFlipFlop:comb_5\|q " "create_clock -period 1.000 -name duzen_sec:ds\|dFlipFlop:comb_5\|q duzen_sec:ds\|dFlipFlop:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unit_min:um\|dFlipFlop:comb_14\|q unit_min:um\|dFlipFlop:comb_14\|q " "create_clock -period 1.000 -name unit_min:um\|dFlipFlop:comb_14\|q unit_min:um\|dFlipFlop:comb_14\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name duzen_min:du\|dFlipFlop:comb_3\|q duzen_min:du\|dFlipFlop:comb_3\|q " "create_clock -period 1.000 -name duzen_min:du\|dFlipFlop:comb_3\|q duzen_min:du\|dFlipFlop:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unit_min:um\|dFlipFlop:comb_15\|q unit_min:um\|dFlipFlop:comb_15\|q " "create_clock -period 1.000 -name unit_min:um\|dFlipFlop:comb_15\|q unit_min:um\|dFlipFlop:comb_15\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unit_min:um\|dFlipFlop:comb_16\|q unit_min:um\|dFlipFlop:comb_16\|q " "create_clock -period 1.000 -name unit_min:um\|dFlipFlop:comb_16\|q unit_min:um\|dFlipFlop:comb_16\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F3\|q frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F3\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F3\|q frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F2\|q frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F2\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F2\|q frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F5\|q frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F5\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F5\|q frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F4\|q frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F4\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F4\|q frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|dFlipFlop:F0\|q frequency_divisor:comb_19\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|dFlipFlop:F0\|q frequency_divisor:comb_19\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F1\|q frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F1\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F1\|q frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F3\|q frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F3\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F3\|q frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F0\|q frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F0\|q frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F2\|q frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F2\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F2\|q frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F5\|q frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F5\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F5\|q frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F1\|q frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F1\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F1\|q frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F4\|q frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F4\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F4\|q frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F0\|q frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F0\|q frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F3\|q frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F3\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F3\|q frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F5\|q frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F5\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F5\|q frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F2\|q frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F2\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F2\|q frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F4\|q frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F4\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F4\|q frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F1\|q frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F1\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F1\|q frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F3\|q frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F3\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F3\|q frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F0\|q frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F0\|q frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F2\|q frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F2\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F2\|q frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F1\|q frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F1\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F1\|q frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F0\|q frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F0\|q frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717600264143 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717600264143 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717600264146 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1717600264178 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717600264180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.596 " "Worst-case setup slack is -1.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.596              -1.596 unit_sec:us\|dFlipFlop:comb_9\|q  " "   -1.596              -1.596 unit_sec:us\|dFlipFlop:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.522              -1.522 CLK  " "   -1.522              -1.522 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.262              -1.262 dFlipFlop:comb_9\|q  " "   -1.262              -1.262 dFlipFlop:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -1.222 unit_min:um\|dFlipFlop:comb_16\|q  " "   -1.222              -1.222 unit_min:um\|dFlipFlop:comb_16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.212              -1.212 frequency_divisor:comb_19\|dFlipFlop:F0\|q  " "   -1.212              -1.212 frequency_divisor:comb_19\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194              -1.194 duzen_min:du\|dFlipFlop:comb_3\|q  " "   -1.194              -1.194 duzen_min:du\|dFlipFlop:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193              -1.193 duzen_sec:ds\|dFlipFlop:comb_6\|q  " "   -1.193              -1.193 duzen_sec:ds\|dFlipFlop:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F3\|q  " "    0.211               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 unit_sec:us\|dFlipFlop:comb_8\|q  " "    0.218               0.000 unit_sec:us\|dFlipFlop:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 unit_min:um\|dFlipFlop:comb_15\|q  " "    0.461               0.000 unit_min:um\|dFlipFlop:comb_15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F0\|q  " "    0.466               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F1\|q  " "    0.466               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F5\|q  " "    0.466               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F2\|q  " "    0.467               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F4\|q  " "    0.467               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F0\|q  " "    0.467               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F2\|q  " "    0.467               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F1\|q  " "    0.467               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F3\|q  " "    0.468               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F4\|q  " "    0.469               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 duzen_sec:ds\|dFlipFlop:comb_5\|q  " "    0.614               0.000 duzen_sec:ds\|dFlipFlop:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 unit_sec:us\|dFlipFlop:comb_7\|q  " "    0.818               0.000 unit_sec:us\|dFlipFlop:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F3\|q  " "    0.819               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F5\|q  " "    0.819               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F1\|q  " "    0.819               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F1\|q  " "    0.825               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F2\|q  " "    0.825               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F0\|q  " "    0.825               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.875               0.000 unit_min:um\|dFlipFlop:comb_14\|q  " "    0.875               0.000 unit_min:um\|dFlipFlop:comb_14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.125               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F2\|q  " "    1.125               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.138               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F0\|q  " "    1.138               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.208               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F4\|q  " "    1.208               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.261               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F3\|q  " "    1.261               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.292               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F4\|q  " "    1.292               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.408               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F5\|q  " "    1.408               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.775               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q  " "    2.775               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.213               0.000 A  " "    4.213               0.000 A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717600264180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.267 " "Worst-case hold slack is -4.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.267              -4.267 A  " "   -4.267              -4.267 A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.085              -4.014 unit_min:um\|dFlipFlop:comb_14\|q  " "   -3.085              -4.014 unit_min:um\|dFlipFlop:comb_14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.999              -3.514 unit_min:um\|dFlipFlop:comb_15\|q  " "   -2.999              -3.514 unit_min:um\|dFlipFlop:comb_15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.997              -3.665 duzen_sec:ds\|dFlipFlop:comb_5\|q  " "   -2.997              -3.665 duzen_sec:ds\|dFlipFlop:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.972              -5.801 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q  " "   -2.972              -5.801 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.932              -2.932 duzen_sec:ds\|dFlipFlop:comb_6\|q  " "   -2.932              -2.932 duzen_sec:ds\|dFlipFlop:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.610              -2.610 frequency_divisor:comb_19\|dFlipFlop:F0\|q  " "   -2.610              -2.610 frequency_divisor:comb_19\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.301              -2.301 unit_min:um\|dFlipFlop:comb_16\|q  " "   -2.301              -2.301 unit_min:um\|dFlipFlop:comb_16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.896              -2.168 unit_sec:us\|dFlipFlop:comb_8\|q  " "   -1.896              -2.168 unit_sec:us\|dFlipFlop:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.807              -1.807 CLK  " "   -1.807              -1.807 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.717              -2.589 unit_sec:us\|dFlipFlop:comb_7\|q  " "   -1.717              -2.589 unit_sec:us\|dFlipFlop:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.686              -1.686 unit_sec:us\|dFlipFlop:comb_9\|q  " "   -1.686              -1.686 unit_sec:us\|dFlipFlop:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.462              -1.462 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F5\|q  " "   -1.462              -1.462 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.346              -1.346 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F4\|q  " "   -1.346              -1.346 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.315              -1.315 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F3\|q  " "   -1.315              -1.315 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.262              -1.262 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F4\|q  " "   -1.262              -1.262 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.192              -1.192 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F0\|q  " "   -1.192              -1.192 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.179              -1.179 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F2\|q  " "   -1.179              -1.179 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F1\|q  " "   -0.879              -0.879 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F2\|q  " "   -0.879              -0.879 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F0\|q  " "   -0.879              -0.879 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F3\|q  " "   -0.873              -0.873 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F5\|q  " "   -0.873              -0.873 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F1\|q  " "   -0.873              -0.873 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523              -0.523 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F4\|q  " "   -0.523              -0.523 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522              -0.522 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F3\|q  " "   -0.522              -0.522 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F2\|q  " "   -0.521              -0.521 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F4\|q  " "   -0.521              -0.521 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F0\|q  " "   -0.521              -0.521 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F2\|q  " "   -0.521              -0.521 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F1\|q  " "   -0.521              -0.521 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F0\|q  " "   -0.520              -0.520 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F1\|q  " "   -0.520              -0.520 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F5\|q  " "   -0.520              -0.520 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -0.265 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F3\|q  " "   -0.265              -0.265 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640               0.000 duzen_min:du\|dFlipFlop:comb_3\|q  " "    1.640               0.000 duzen_min:du\|dFlipFlop:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.708               0.000 dFlipFlop:comb_9\|q  " "    1.708               0.000 dFlipFlop:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717600264183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.916 " "Worst-case recovery slack is -8.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.916              -8.916 duzen_sec:ds\|dFlipFlop:comb_6\|q  " "   -8.916              -8.916 duzen_sec:ds\|dFlipFlop:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.714             -16.222 unit_sec:us\|dFlipFlop:comb_9\|q  " "   -8.714             -16.222 unit_sec:us\|dFlipFlop:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.692             -15.990 unit_sec:us\|dFlipFlop:comb_8\|q  " "   -8.692             -15.990 unit_sec:us\|dFlipFlop:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.329             -15.806 unit_sec:us\|dFlipFlop:comb_7\|q  " "   -8.329             -15.806 unit_sec:us\|dFlipFlop:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.263              -8.263 duzen_min:du\|dFlipFlop:comb_3\|q  " "   -8.263              -8.263 duzen_min:du\|dFlipFlop:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.255              -8.255 duzen_sec:ds\|dFlipFlop:comb_5\|q  " "   -8.255              -8.255 duzen_sec:ds\|dFlipFlop:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.364              -7.364 frequency_divisor:comb_19\|dFlipFlop:F0\|q  " "   -7.364              -7.364 frequency_divisor:comb_19\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.470              -6.470 unit_min:um\|dFlipFlop:comb_16\|q  " "   -6.470              -6.470 unit_min:um\|dFlipFlop:comb_16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.772              -9.990 unit_min:um\|dFlipFlop:comb_15\|q  " "   -5.772              -9.990 unit_min:um\|dFlipFlop:comb_15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.707              -5.707 A  " "   -5.707              -5.707 A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.686              -9.481 unit_min:um\|dFlipFlop:comb_14\|q  " "   -5.686              -9.481 unit_min:um\|dFlipFlop:comb_14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717600264186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.302 " "Worst-case removal slack is -0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -0.302 A  " "   -0.302              -0.302 A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 unit_min:um\|dFlipFlop:comb_14\|q  " "    0.728               0.000 unit_min:um\|dFlipFlop:comb_14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 duzen_sec:ds\|dFlipFlop:comb_5\|q  " "    1.149               0.000 duzen_sec:ds\|dFlipFlop:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.151               0.000 unit_min:um\|dFlipFlop:comb_15\|q  " "    1.151               0.000 unit_min:um\|dFlipFlop:comb_15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.355               0.000 frequency_divisor:comb_19\|dFlipFlop:F0\|q  " "    1.355               0.000 frequency_divisor:comb_19\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.465               0.000 unit_sec:us\|dFlipFlop:comb_8\|q  " "    1.465               0.000 unit_sec:us\|dFlipFlop:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.641               0.000 unit_sec:us\|dFlipFlop:comb_7\|q  " "    1.641               0.000 unit_sec:us\|dFlipFlop:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.675               0.000 unit_sec:us\|dFlipFlop:comb_9\|q  " "    1.675               0.000 unit_sec:us\|dFlipFlop:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.368               0.000 duzen_sec:ds\|dFlipFlop:comb_6\|q  " "    2.368               0.000 duzen_sec:ds\|dFlipFlop:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.964               0.000 unit_min:um\|dFlipFlop:comb_16\|q  " "    4.964               0.000 unit_min:um\|dFlipFlop:comb_16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.757               0.000 duzen_min:du\|dFlipFlop:comb_3\|q  " "    6.757               0.000 duzen_min:du\|dFlipFlop:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717600264188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 A  " "   -2.289              -2.289 A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK  " "   -2.289              -2.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 dFlipFlop:comb_9\|q  " "    0.234               0.000 dFlipFlop:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 duzen_min:du\|dFlipFlop:comb_3\|q  " "    0.234               0.000 duzen_min:du\|dFlipFlop:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 duzen_sec:ds\|dFlipFlop:comb_5\|q  " "    0.234               0.000 duzen_sec:ds\|dFlipFlop:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 duzen_sec:ds\|dFlipFlop:comb_6\|q  " "    0.234               0.000 duzen_sec:ds\|dFlipFlop:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|dFlipFlop:F0\|q  " "    0.234               0.000 frequency_divisor:comb_19\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F0\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F1\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F2\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F3\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F4\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F5\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_3\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F0\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F1\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F2\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F3\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F4\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_4\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F0\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F1\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F2\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F3\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F4\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F5\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_5\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F0\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F1\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F2\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F3\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F4\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F5\|q  " "    0.234               0.000 frequency_divisor:comb_19\|delay:comb_7\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 unit_min:um\|dFlipFlop:comb_14\|q  " "    0.234               0.000 unit_min:um\|dFlipFlop:comb_14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 unit_min:um\|dFlipFlop:comb_15\|q  " "    0.234               0.000 unit_min:um\|dFlipFlop:comb_15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 unit_min:um\|dFlipFlop:comb_16\|q  " "    0.234               0.000 unit_min:um\|dFlipFlop:comb_16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 unit_sec:us\|dFlipFlop:comb_7\|q  " "    0.234               0.000 unit_sec:us\|dFlipFlop:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 unit_sec:us\|dFlipFlop:comb_8\|q  " "    0.234               0.000 unit_sec:us\|dFlipFlop:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 unit_sec:us\|dFlipFlop:comb_9\|q  " "    0.234               0.000 unit_sec:us\|dFlipFlop:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717600264188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717600264188 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1717600264319 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717600264331 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717600264331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717600264354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  5 12:11:04 2024 " "Processing ended: Wed Jun  5 12:11:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717600264354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717600264354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717600264354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717600264354 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 169 s " "Quartus Prime Full Compilation was successful. 0 errors, 169 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717600264471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717600388781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717600388781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 12:13:08 2024 " "Processing started: Wed Jun  5 12:13:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717600388781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1717600388781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp main -c main --netlist_type=sgate " "Command: quartus_npp main -c main --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1717600388781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1717600388832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717600388842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  5 12:13:08 2024 " "Processing ended: Wed Jun  5 12:13:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717600388842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717600388842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717600388842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1717600388842 ""}
