---------------------------------------------------------------
>>> ========= '/SingleSource/Regression/C++/EH/exception_spec_test' Program
---------------------------------------------------------------
===-------------------------------------------------------------------------===
                          ... Statistics Collected ...
===-------------------------------------------------------------------------===

164 asm-printer    - Number of machine instrs printed
  2 branchfolding  - Number of block tails merged
  3 branchfolding  - Number of dead blocks removed
 13 codegen-dce    - Number of dead instructions deleted
  2 codegenprepare - Number of blocks eliminated
 29 dagcombine     - Number of dag nodes combined
 28 isel           - Number of blocks selected using DAG
497 isel           - Number of times dag isel has to try another path
 96 pei            - Number of bytes used for stack in all functions
  6 regalloc       - Number of cross class joins performed
  6 regalloc       - Number of identity moves eliminated after coalescing
 22 regalloc       - Number of identity moves eliminated after rewriting
 40 regalloc       - Number of instructions re-materialized
  6 regalloc       - Number of interval joins performed
346 regalloc       - Number of original intervals
 26 regalloc       - Number of registers assigned
 44 x86-codegen    - Number of floating point instructions

===-------------------------------------------------------------------------===
                      Instruction Selection and Scheduling
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0135 seconds (0.0143 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0026 ( 20.4%)   0.0001 ( 11.0%)   0.0027 ( 20.0%)   0.0033 ( 23.4%)  Instruction Creation
   0.0023 ( 17.7%)   0.0001 ( 15.1%)   0.0024 ( 17.6%)   0.0031 ( 21.7%)  Instruction Scheduling
   0.0030 ( 23.5%)   0.0001 ( 19.4%)   0.0031 ( 23.3%)   0.0026 ( 17.9%)  Instruction Selection
   0.0023 ( 17.4%)   0.0001 ( 13.9%)   0.0023 ( 17.3%)   0.0015 ( 10.3%)  DAG Legalization
   0.0021 ( 16.4%)   0.0000 (  3.3%)   0.0021 ( 15.9%)   0.0012 (  8.3%)  Vector Legalization
   0.0005 (  3.5%)   0.0001 ( 15.5%)   0.0005 (  4.0%)   0.0011 (  7.4%)  DAG Combining 1
   0.0001 (  0.7%)   0.0001 ( 13.7%)   0.0002 (  1.2%)   0.0009 (  6.5%)  Type Legalization
   0.0000 (  0.1%)   0.0000 (  2.0%)   0.0000 (  0.2%)   0.0003 (  2.3%)  DAG Combining 2
   0.0000 (  0.0%)   0.0000 (  0.6%)   0.0000 (  0.1%)   0.0002 (  1.2%)  Instruction Scheduling Cleanup
   0.0000 (  0.3%)   0.0000 (  5.5%)   0.0001 (  0.5%)   0.0001 (  1.0%)  DAG Combining after legalize types
   0.0130 (100.0%)   0.0005 (100.0%)   0.0135 (100.0%)   0.0143 (100.0%)  Total

===-------------------------------------------------------------------------===
                                 DWARF Emission
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0001 seconds (0.0010 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 ( 84.3%)  DWARF Exception Writer
   0.0001 (100.0%)   0.0000 (100.0%)   0.0001 (100.0%)   0.0002 ( 15.7%)  DWARF Debug Writer
   0.0001 (100.0%)   0.0000 (100.0%)   0.0001 (100.0%)   0.0010 (100.0%)  Total

===-------------------------------------------------------------------------===
                              Register Allocation
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0055 seconds (0.0046 wall clock)

   ---User Time---   --User+System--   ---Wall Time---  --- Name ---
   0.0023 ( 41.3%)   0.0023 ( 41.3%)   0.0020 ( 43.9%)  Seed Live Regs
   0.0021 ( 37.8%)   0.0021 ( 37.8%)   0.0012 ( 25.8%)  MBB Live Ins
   0.0005 (  9.2%)   0.0005 (  9.2%)   0.0008 ( 16.6%)  Rewriter
   0.0006 ( 11.7%)   0.0006 ( 11.7%)   0.0006 ( 13.4%)  Initialize
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.3%)  Emit Debug Info
   0.0055 (100.0%)   0.0055 (100.0%)   0.0046 (100.0%)  Total

===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0710 seconds (0.0675 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0229 ( 32.7%)   0.0007 ( 70.3%)   0.0236 ( 33.3%)   0.0235 ( 34.8%)  X86 DAG->DAG Instruction Selection
   0.0147 ( 21.0%)   0.0000 (  0.0%)   0.0147 ( 20.7%)   0.0128 ( 19.0%)  Live Variable Analysis
   0.0061 (  8.8%)   0.0000 (  0.0%)   0.0061 (  8.7%)   0.0060 (  8.8%)  Greedy Register Allocator
   0.0067 (  9.5%)   0.0000 (  0.0%)   0.0067 (  9.4%)   0.0049 (  7.2%)  Live Interval Analysis
   0.0020 (  2.8%)   0.0000 (  0.0%)   0.0020 (  2.8%)   0.0025 (  3.7%)  X86 AT&T-Style Assembly Printer
   0.0026 (  3.7%)   0.0000 (  0.0%)   0.0026 (  3.7%)   0.0023 (  3.3%)  Simple Register Coalescing
   0.0013 (  1.8%)   0.0000 (  0.0%)   0.0013 (  1.8%)   0.0013 (  2.0%)  Slot index numbering
   0.0015 (  2.1%)   0.0000 (  0.0%)   0.0015 (  2.1%)   0.0010 (  1.5%)  Machine Copy Propagation Pass
   0.0009 (  1.2%)   0.0000 (  0.0%)   0.0009 (  1.2%)   0.0010 (  1.4%)  Prolog/Epilog Insertion & Frame Finalization
   0.0016 (  2.3%)   0.0000 (  1.9%)   0.0016 (  2.3%)   0.0009 (  1.3%)  Dominator Tree Construction
   0.0006 (  0.9%)   0.0000 (  0.0%)   0.0006 (  0.9%)   0.0008 (  1.2%)  Control Flow Optimizer
   0.0006 (  0.9%)   0.0000 (  0.0%)   0.0006 (  0.9%)   0.0008 (  1.1%)  Machine Common Subexpression Elimination
   0.0000 (  0.0%)   0.0000 (  1.4%)   0.0000 (  0.0%)   0.0007 (  1.1%)  Machine Function Analysis
   0.0020 (  2.9%)   0.0000 (  0.0%)   0.0020 (  2.9%)   0.0006 (  0.9%)  Remove dead machine instructions
   0.0007 (  1.0%)   0.0001 (  5.5%)   0.0008 (  1.1%)   0.0006 (  0.9%)  Module Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.7%)  Two-Address instruction pass
   0.0006 (  0.9%)   0.0000 (  0.0%)   0.0006 (  0.9%)   0.0005 (  0.7%)  Calculate spill weights
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.6%)  Process Implicit Definitions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.5%)  Patch Machine Idempotent Regions
   0.0012 (  1.7%)   0.0000 (  0.0%)   0.0012 (  1.6%)   0.0004 (  0.5%)  X86 FP Stackifier
   0.0000 (  0.1%)   0.0000 (  3.3%)   0.0001 (  0.1%)   0.0003 (  0.5%)  Optimize for code generation
   0.0000 (  0.1%)   0.0000 (  3.3%)   0.0001 (  0.1%)   0.0003 (  0.5%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.5%)  Eliminate PHI nodes for register allocation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.5%)  MachineDominator Tree Construction
   0.0001 (  0.1%)   0.0000 (  4.3%)   0.0001 (  0.1%)   0.0003 (  0.4%)  Module Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.4%)  Execution dependency fix
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.4%)  Debug Variable Analysis
   0.0002 (  0.3%)   0.0000 (  0.0%)   0.0002 (  0.3%)   0.0002 (  0.3%)  Remove unreachable machine basic blocks
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.3%)  Machine code sinking
   0.0000 (  0.0%)   0.0000 (  2.0%)   0.0000 (  0.1%)   0.0002 (  0.3%)  Idempotence Analysis
   0.0008 (  1.1%)   0.0000 (  0.0%)   0.0008 (  1.1%)   0.0002 (  0.3%)  MachineDominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.3%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.3%)  Machine Natural Loop Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.3%)  Machine Idempotent Regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.2%)  Machine Instruction LICM
   0.0000 (  0.0%)   0.0000 (  1.6%)   0.0000 (  0.1%)   0.0001 (  0.2%)  Remove unreachable blocks from the CFG
   0.0003 (  0.5%)   0.0000 (  1.5%)   0.0003 (  0.5%)   0.0001 (  0.2%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  1.7%)   0.0000 (  0.1%)   0.0001 (  0.2%)  Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.2%)  Virtual Register Map
   0.0006 (  0.8%)   0.0000 (  0.0%)   0.0006 (  0.8%)   0.0001 (  0.2%)  Peephole Optimizations
   0.0003 (  0.4%)   0.0000 (  1.3%)   0.0003 (  0.4%)   0.0001 (  0.2%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.2%)  Bundle Machine CFG Edges
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.1%)  Bundle Machine CFG Edges
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.1%)  Spill Code Placement Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.1%)  Machine Natural Loop Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.1%)  Post-RA pseudo instruction expansion pass
   0.0000 (  0.0%)   0.0000 (  1.5%)   0.0000 (  0.0%)   0.0001 (  0.1%)  Exception handling preparation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.1%)  Post RA top-down list latency scheduler
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.1%)  Machine Instruction LICM
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.1%)  Machine Idempotent Regions
   0.0001 (  0.1%)   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0001 (  0.1%)  Tail Duplication
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.1%)  Tail Duplication
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.1%)  Stack Slot Coloring
   0.0004 (  0.6%)   0.0000 (  0.0%)   0.0004 (  0.6%)   0.0001 (  0.1%)  Machine Natural Loop Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.1%)  No Alias Analysis (always returns 'may' alias)
   0.0003 (  0.4%)   0.0000 (  0.0%)   0.0003 (  0.4%)   0.0000 (  0.1%)  Expand ISel Pseudo-instructions
   0.0000 (  0.0%)   0.0000 (  0.3%)   0.0000 (  0.0%)   0.0000 (  0.1%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.1%)  Live Stack Slot Analysis
   0.0000 (  0.0%)   0.0000 (  0.1%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Preliminary module verification
   0.0000 (  0.0%)   0.0000 (  0.1%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Insert stack protectors
   0.0004 (  0.5%)   0.0000 (  0.0%)   0.0004 (  0.5%)   0.0000 (  0.0%)  Analyze Machine Code For Garbage Collection
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Idempotent Region Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  X86 Maximal Stack Alignment Check
   0.0004 (  0.6%)   0.0000 (  0.0%)   0.0004 (  0.6%)   0.0000 (  0.0%)  Optimize machine instruction PHIs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Code Placement Optimizer
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Local Stack Slot Allocation
   0.0000 (  0.0%)   0.0000 (  0.1%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower Garbage Collection Instructions
   0.0000 (  0.0%)   0.0000 (  0.1%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Preliminary module verification
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delete Garbage Collector Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Create Garbage Collector Module Metadata
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Target Library Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Machine Module Information
   0.0700 (100.0%)   0.0010 (100.0%)   0.0710 (100.0%)   0.0675 (100.0%)  Total

