
BRICK6_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aad0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000318  0800ad70  0800ad70  0000bd70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b088  0800b088  0000c088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b090  0800b090  0000c090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b094  0800b094  0000c094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000060  24000000  0800b098  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000b30  24000060  0800b0f8  0000d060  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000b90  0800b0f8  0000db90  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d060  2**0
                  CONTENTS, READONLY
 10 .debug_info   000143d0  00000000  00000000  0000d08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000298d  00000000  00000000  0002145e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000d00  00000000  00000000  00023df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000a03  00000000  00000000  00024af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000373ef  00000000  00000000  000254f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001501e  00000000  00000000  0005c8e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015a707  00000000  00000000  00071900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cc007  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000039a4  00000000  00000000  001cc04c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  001cf9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000060 	.word	0x24000060
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800ad58 	.word	0x0800ad58

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000064 	.word	0x24000064
 80002dc:	0800ad58 	.word	0x0800ad58

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006c2:	2003      	movs	r0, #3
 80006c4:	f000 f968 	bl	8000998 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80006c8:	f004 f894 	bl	80047f4 <HAL_RCC_GetSysClockFreq>
 80006cc:	4602      	mov	r2, r0
 80006ce:	4b15      	ldr	r3, [pc, #84]	@ (8000724 <HAL_Init+0x68>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	0a1b      	lsrs	r3, r3, #8
 80006d4:	f003 030f 	and.w	r3, r3, #15
 80006d8:	4913      	ldr	r1, [pc, #76]	@ (8000728 <HAL_Init+0x6c>)
 80006da:	5ccb      	ldrb	r3, [r1, r3]
 80006dc:	f003 031f 	and.w	r3, r3, #31
 80006e0:	fa22 f303 	lsr.w	r3, r2, r3
 80006e4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80006e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <HAL_Init+0x68>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	f003 030f 	and.w	r3, r3, #15
 80006ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000728 <HAL_Init+0x6c>)
 80006f0:	5cd3      	ldrb	r3, [r2, r3]
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	fa22 f303 	lsr.w	r3, r2, r3
 80006fc:	4a0b      	ldr	r2, [pc, #44]	@ (800072c <HAL_Init+0x70>)
 80006fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000700:	4a0b      	ldr	r2, [pc, #44]	@ (8000730 <HAL_Init+0x74>)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000706:	200f      	movs	r0, #15
 8000708:	f000 f814 	bl	8000734 <HAL_InitTick>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000712:	2301      	movs	r3, #1
 8000714:	e002      	b.n	800071c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000716:	f009 fc3d 	bl	8009f94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800071a:	2300      	movs	r3, #0
}
 800071c:	4618      	mov	r0, r3
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	58024400 	.word	0x58024400
 8000728:	0800b044 	.word	0x0800b044
 800072c:	2400000c 	.word	0x2400000c
 8000730:	24000008 	.word	0x24000008

08000734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <HAL_InitTick+0x60>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d101      	bne.n	8000748 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	e021      	b.n	800078c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <HAL_InitTick+0x64>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <HAL_InitTick+0x60>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000756:	fbb3 f3f1 	udiv	r3, r3, r1
 800075a:	fbb2 f3f3 	udiv	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f000 f94d 	bl	80009fe <HAL_SYSTICK_Config>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800076a:	2301      	movs	r3, #1
 800076c:	e00e      	b.n	800078c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b0f      	cmp	r3, #15
 8000772:	d80a      	bhi.n	800078a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000774:	2200      	movs	r2, #0
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f000 f917 	bl	80009ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000780:	4a06      	ldr	r2, [pc, #24]	@ (800079c <HAL_InitTick+0x68>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	e000      	b.n	800078c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	24000004 	.word	0x24000004
 8000798:	24000008 	.word	0x24000008
 800079c:	24000000 	.word	0x24000000

080007a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <HAL_IncTick+0x20>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <HAL_IncTick+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4413      	add	r3, r2
 80007b0:	4a04      	ldr	r2, [pc, #16]	@ (80007c4 <HAL_IncTick+0x24>)
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	24000004 	.word	0x24000004
 80007c4:	2400007c 	.word	0x2400007c

080007c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  return uwTick;
 80007cc:	4b03      	ldr	r3, [pc, #12]	@ (80007dc <HAL_GetTick+0x14>)
 80007ce:	681b      	ldr	r3, [r3, #0]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	2400007c 	.word	0x2400007c

080007e0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80007e4:	4b03      	ldr	r3, [pc, #12]	@ (80007f4 <HAL_GetREVID+0x14>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	0c1b      	lsrs	r3, r3, #16
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr
 80007f4:	5c001000 	.word	0x5c001000

080007f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b085      	sub	sp, #20
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	f003 0307 	and.w	r3, r3, #7
 8000806:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000808:	4b0b      	ldr	r3, [pc, #44]	@ (8000838 <__NVIC_SetPriorityGrouping+0x40>)
 800080a:	68db      	ldr	r3, [r3, #12]
 800080c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800080e:	68ba      	ldr	r2, [r7, #8]
 8000810:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000814:	4013      	ands	r3, r2
 8000816:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000820:	4b06      	ldr	r3, [pc, #24]	@ (800083c <__NVIC_SetPriorityGrouping+0x44>)
 8000822:	4313      	orrs	r3, r2
 8000824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000826:	4a04      	ldr	r2, [pc, #16]	@ (8000838 <__NVIC_SetPriorityGrouping+0x40>)
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	60d3      	str	r3, [r2, #12]
}
 800082c:	bf00      	nop
 800082e:	3714      	adds	r7, #20
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr
 8000838:	e000ed00 	.word	0xe000ed00
 800083c:	05fa0000 	.word	0x05fa0000

08000840 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000844:	4b04      	ldr	r3, [pc, #16]	@ (8000858 <__NVIC_GetPriorityGrouping+0x18>)
 8000846:	68db      	ldr	r3, [r3, #12]
 8000848:	0a1b      	lsrs	r3, r3, #8
 800084a:	f003 0307 	and.w	r3, r3, #7
}
 800084e:	4618      	mov	r0, r3
 8000850:	46bd      	mov	sp, r7
 8000852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000856:	4770      	bx	lr
 8000858:	e000ed00 	.word	0xe000ed00

0800085c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000866:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800086a:	2b00      	cmp	r3, #0
 800086c:	db0b      	blt.n	8000886 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800086e:	88fb      	ldrh	r3, [r7, #6]
 8000870:	f003 021f 	and.w	r2, r3, #31
 8000874:	4907      	ldr	r1, [pc, #28]	@ (8000894 <__NVIC_EnableIRQ+0x38>)
 8000876:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800087a:	095b      	lsrs	r3, r3, #5
 800087c:	2001      	movs	r0, #1
 800087e:	fa00 f202 	lsl.w	r2, r0, r2
 8000882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000886:	bf00      	nop
 8000888:	370c      	adds	r7, #12
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	e000e100 	.word	0xe000e100

08000898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	6039      	str	r1, [r7, #0]
 80008a2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	db0a      	blt.n	80008c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	b2da      	uxtb	r2, r3
 80008b0:	490c      	ldr	r1, [pc, #48]	@ (80008e4 <__NVIC_SetPriority+0x4c>)
 80008b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008b6:	0112      	lsls	r2, r2, #4
 80008b8:	b2d2      	uxtb	r2, r2
 80008ba:	440b      	add	r3, r1
 80008bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008c0:	e00a      	b.n	80008d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	b2da      	uxtb	r2, r3
 80008c6:	4908      	ldr	r1, [pc, #32]	@ (80008e8 <__NVIC_SetPriority+0x50>)
 80008c8:	88fb      	ldrh	r3, [r7, #6]
 80008ca:	f003 030f 	and.w	r3, r3, #15
 80008ce:	3b04      	subs	r3, #4
 80008d0:	0112      	lsls	r2, r2, #4
 80008d2:	b2d2      	uxtb	r2, r2
 80008d4:	440b      	add	r3, r1
 80008d6:	761a      	strb	r2, [r3, #24]
}
 80008d8:	bf00      	nop
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr
 80008e4:	e000e100 	.word	0xe000e100
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b089      	sub	sp, #36	@ 0x24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60f8      	str	r0, [r7, #12]
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	f003 0307 	and.w	r3, r3, #7
 80008fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000900:	69fb      	ldr	r3, [r7, #28]
 8000902:	f1c3 0307 	rsb	r3, r3, #7
 8000906:	2b04      	cmp	r3, #4
 8000908:	bf28      	it	cs
 800090a:	2304      	movcs	r3, #4
 800090c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	3304      	adds	r3, #4
 8000912:	2b06      	cmp	r3, #6
 8000914:	d902      	bls.n	800091c <NVIC_EncodePriority+0x30>
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	3b03      	subs	r3, #3
 800091a:	e000      	b.n	800091e <NVIC_EncodePriority+0x32>
 800091c:	2300      	movs	r3, #0
 800091e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000920:	f04f 32ff 	mov.w	r2, #4294967295
 8000924:	69bb      	ldr	r3, [r7, #24]
 8000926:	fa02 f303 	lsl.w	r3, r2, r3
 800092a:	43da      	mvns	r2, r3
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	401a      	ands	r2, r3
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000934:	f04f 31ff 	mov.w	r1, #4294967295
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	fa01 f303 	lsl.w	r3, r1, r3
 800093e:	43d9      	mvns	r1, r3
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000944:	4313      	orrs	r3, r2
         );
}
 8000946:	4618      	mov	r0, r3
 8000948:	3724      	adds	r7, #36	@ 0x24
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
	...

08000954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	3b01      	subs	r3, #1
 8000960:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000964:	d301      	bcc.n	800096a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000966:	2301      	movs	r3, #1
 8000968:	e00f      	b.n	800098a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800096a:	4a0a      	ldr	r2, [pc, #40]	@ (8000994 <SysTick_Config+0x40>)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	3b01      	subs	r3, #1
 8000970:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000972:	210f      	movs	r1, #15
 8000974:	f04f 30ff 	mov.w	r0, #4294967295
 8000978:	f7ff ff8e 	bl	8000898 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800097c:	4b05      	ldr	r3, [pc, #20]	@ (8000994 <SysTick_Config+0x40>)
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000982:	4b04      	ldr	r3, [pc, #16]	@ (8000994 <SysTick_Config+0x40>)
 8000984:	2207      	movs	r2, #7
 8000986:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	e000e010 	.word	0xe000e010

08000998 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009a0:	6878      	ldr	r0, [r7, #4]
 80009a2:	f7ff ff29 	bl	80007f8 <__NVIC_SetPriorityGrouping>
}
 80009a6:	bf00      	nop
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}

080009ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009ae:	b580      	push	{r7, lr}
 80009b0:	b086      	sub	sp, #24
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	4603      	mov	r3, r0
 80009b6:	60b9      	str	r1, [r7, #8]
 80009b8:	607a      	str	r2, [r7, #4]
 80009ba:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80009bc:	f7ff ff40 	bl	8000840 <__NVIC_GetPriorityGrouping>
 80009c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009c2:	687a      	ldr	r2, [r7, #4]
 80009c4:	68b9      	ldr	r1, [r7, #8]
 80009c6:	6978      	ldr	r0, [r7, #20]
 80009c8:	f7ff ff90 	bl	80008ec <NVIC_EncodePriority>
 80009cc:	4602      	mov	r2, r0
 80009ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80009d2:	4611      	mov	r1, r2
 80009d4:	4618      	mov	r0, r3
 80009d6:	f7ff ff5f 	bl	8000898 <__NVIC_SetPriority>
}
 80009da:	bf00      	nop
 80009dc:	3718      	adds	r7, #24
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009e2:	b580      	push	{r7, lr}
 80009e4:	b082      	sub	sp, #8
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	4603      	mov	r3, r0
 80009ea:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff ff33 	bl	800085c <__NVIC_EnableIRQ>
}
 80009f6:	bf00      	nop
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b082      	sub	sp, #8
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a06:	6878      	ldr	r0, [r7, #4]
 8000a08:	f7ff ffa4 	bl	8000954 <SysTick_Config>
 8000a0c:	4603      	mov	r3, r0
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
	...

08000a18 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000a1c:	f3bf 8f5f 	dmb	sy
}
 8000a20:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000a22:	4b07      	ldr	r3, [pc, #28]	@ (8000a40 <HAL_MPU_Disable+0x28>)
 8000a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a26:	4a06      	ldr	r2, [pc, #24]	@ (8000a40 <HAL_MPU_Disable+0x28>)
 8000a28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000a2c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000a2e:	4b05      	ldr	r3, [pc, #20]	@ (8000a44 <HAL_MPU_Disable+0x2c>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	605a      	str	r2, [r3, #4]
}
 8000a34:	bf00      	nop
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	e000ed00 	.word	0xe000ed00
 8000a44:	e000ed90 	.word	0xe000ed90

08000a48 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000a50:	4a0b      	ldr	r2, [pc, #44]	@ (8000a80 <HAL_MPU_Enable+0x38>)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	f043 0301 	orr.w	r3, r3, #1
 8000a58:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a84 <HAL_MPU_Enable+0x3c>)
 8000a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a5e:	4a09      	ldr	r2, [pc, #36]	@ (8000a84 <HAL_MPU_Enable+0x3c>)
 8000a60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a64:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000a66:	f3bf 8f4f 	dsb	sy
}
 8000a6a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a6c:	f3bf 8f6f 	isb	sy
}
 8000a70:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000a72:	bf00      	nop
 8000a74:	370c      	adds	r7, #12
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	e000ed90 	.word	0xe000ed90
 8000a84:	e000ed00 	.word	0xe000ed00

08000a88 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	785a      	ldrb	r2, [r3, #1]
 8000a94:	4b1b      	ldr	r3, [pc, #108]	@ (8000b04 <HAL_MPU_ConfigRegion+0x7c>)
 8000a96:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000a98:	4b1a      	ldr	r3, [pc, #104]	@ (8000b04 <HAL_MPU_ConfigRegion+0x7c>)
 8000a9a:	691b      	ldr	r3, [r3, #16]
 8000a9c:	4a19      	ldr	r2, [pc, #100]	@ (8000b04 <HAL_MPU_ConfigRegion+0x7c>)
 8000a9e:	f023 0301 	bic.w	r3, r3, #1
 8000aa2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000aa4:	4a17      	ldr	r2, [pc, #92]	@ (8000b04 <HAL_MPU_ConfigRegion+0x7c>)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	7b1b      	ldrb	r3, [r3, #12]
 8000ab0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	7adb      	ldrb	r3, [r3, #11]
 8000ab6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ab8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	7a9b      	ldrb	r3, [r3, #10]
 8000abe:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000ac0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	7b5b      	ldrb	r3, [r3, #13]
 8000ac6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000ac8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	7b9b      	ldrb	r3, [r3, #14]
 8000ace:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000ad0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	7bdb      	ldrb	r3, [r3, #15]
 8000ad6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000ad8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	7a5b      	ldrb	r3, [r3, #9]
 8000ade:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000ae0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	7a1b      	ldrb	r3, [r3, #8]
 8000ae6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000ae8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000aea:	687a      	ldr	r2, [r7, #4]
 8000aec:	7812      	ldrb	r2, [r2, #0]
 8000aee:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000af0:	4a04      	ldr	r2, [pc, #16]	@ (8000b04 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000af2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000af4:	6113      	str	r3, [r2, #16]
}
 8000af6:	bf00      	nop
 8000af8:	370c      	adds	r7, #12
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	e000ed90 	.word	0xe000ed90

08000b08 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b086      	sub	sp, #24
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8000b10:	f7ff fe5a 	bl	80007c8 <HAL_GetTick>
 8000b14:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d101      	bne.n	8000b20 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	e316      	b.n	800114e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a66      	ldr	r2, [pc, #408]	@ (8000cc0 <HAL_DMA_Init+0x1b8>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d04a      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4a65      	ldr	r2, [pc, #404]	@ (8000cc4 <HAL_DMA_Init+0x1bc>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d045      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a63      	ldr	r2, [pc, #396]	@ (8000cc8 <HAL_DMA_Init+0x1c0>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d040      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a62      	ldr	r2, [pc, #392]	@ (8000ccc <HAL_DMA_Init+0x1c4>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d03b      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a60      	ldr	r2, [pc, #384]	@ (8000cd0 <HAL_DMA_Init+0x1c8>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d036      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a5f      	ldr	r2, [pc, #380]	@ (8000cd4 <HAL_DMA_Init+0x1cc>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d031      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a5d      	ldr	r2, [pc, #372]	@ (8000cd8 <HAL_DMA_Init+0x1d0>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d02c      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a5c      	ldr	r2, [pc, #368]	@ (8000cdc <HAL_DMA_Init+0x1d4>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d027      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a5a      	ldr	r2, [pc, #360]	@ (8000ce0 <HAL_DMA_Init+0x1d8>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d022      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a59      	ldr	r2, [pc, #356]	@ (8000ce4 <HAL_DMA_Init+0x1dc>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d01d      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a57      	ldr	r2, [pc, #348]	@ (8000ce8 <HAL_DMA_Init+0x1e0>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d018      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a56      	ldr	r2, [pc, #344]	@ (8000cec <HAL_DMA_Init+0x1e4>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d013      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a54      	ldr	r2, [pc, #336]	@ (8000cf0 <HAL_DMA_Init+0x1e8>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d00e      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a53      	ldr	r2, [pc, #332]	@ (8000cf4 <HAL_DMA_Init+0x1ec>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d009      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a51      	ldr	r2, [pc, #324]	@ (8000cf8 <HAL_DMA_Init+0x1f0>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d004      	beq.n	8000bc0 <HAL_DMA_Init+0xb8>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a50      	ldr	r2, [pc, #320]	@ (8000cfc <HAL_DMA_Init+0x1f4>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d101      	bne.n	8000bc4 <HAL_DMA_Init+0xbc>
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	e000      	b.n	8000bc6 <HAL_DMA_Init+0xbe>
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	f000 813b 	beq.w	8000e42 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2202      	movs	r2, #2
 8000bd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a37      	ldr	r2, [pc, #220]	@ (8000cc0 <HAL_DMA_Init+0x1b8>)
 8000be2:	4293      	cmp	r3, r2
 8000be4:	d04a      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a36      	ldr	r2, [pc, #216]	@ (8000cc4 <HAL_DMA_Init+0x1bc>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d045      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a34      	ldr	r2, [pc, #208]	@ (8000cc8 <HAL_DMA_Init+0x1c0>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d040      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a33      	ldr	r2, [pc, #204]	@ (8000ccc <HAL_DMA_Init+0x1c4>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d03b      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a31      	ldr	r2, [pc, #196]	@ (8000cd0 <HAL_DMA_Init+0x1c8>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d036      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a30      	ldr	r2, [pc, #192]	@ (8000cd4 <HAL_DMA_Init+0x1cc>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d031      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a2e      	ldr	r2, [pc, #184]	@ (8000cd8 <HAL_DMA_Init+0x1d0>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d02c      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4a2d      	ldr	r2, [pc, #180]	@ (8000cdc <HAL_DMA_Init+0x1d4>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d027      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a2b      	ldr	r2, [pc, #172]	@ (8000ce0 <HAL_DMA_Init+0x1d8>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d022      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a2a      	ldr	r2, [pc, #168]	@ (8000ce4 <HAL_DMA_Init+0x1dc>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d01d      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a28      	ldr	r2, [pc, #160]	@ (8000ce8 <HAL_DMA_Init+0x1e0>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d018      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4a27      	ldr	r2, [pc, #156]	@ (8000cec <HAL_DMA_Init+0x1e4>)
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d013      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a25      	ldr	r2, [pc, #148]	@ (8000cf0 <HAL_DMA_Init+0x1e8>)
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d00e      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4a24      	ldr	r2, [pc, #144]	@ (8000cf4 <HAL_DMA_Init+0x1ec>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d009      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a22      	ldr	r2, [pc, #136]	@ (8000cf8 <HAL_DMA_Init+0x1f0>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d004      	beq.n	8000c7c <HAL_DMA_Init+0x174>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a21      	ldr	r2, [pc, #132]	@ (8000cfc <HAL_DMA_Init+0x1f4>)
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	d108      	bne.n	8000c8e <HAL_DMA_Init+0x186>
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f022 0201 	bic.w	r2, r2, #1
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	e007      	b.n	8000c9e <HAL_DMA_Init+0x196>
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	681a      	ldr	r2, [r3, #0]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f022 0201 	bic.w	r2, r2, #1
 8000c9c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000c9e:	e02f      	b.n	8000d00 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000ca0:	f7ff fd92 	bl	80007c8 <HAL_GetTick>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	1ad3      	subs	r3, r2, r3
 8000caa:	2b05      	cmp	r3, #5
 8000cac:	d928      	bls.n	8000d00 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2220      	movs	r2, #32
 8000cb2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2203      	movs	r2, #3
 8000cb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	e246      	b.n	800114e <HAL_DMA_Init+0x646>
 8000cc0:	40020010 	.word	0x40020010
 8000cc4:	40020028 	.word	0x40020028
 8000cc8:	40020040 	.word	0x40020040
 8000ccc:	40020058 	.word	0x40020058
 8000cd0:	40020070 	.word	0x40020070
 8000cd4:	40020088 	.word	0x40020088
 8000cd8:	400200a0 	.word	0x400200a0
 8000cdc:	400200b8 	.word	0x400200b8
 8000ce0:	40020410 	.word	0x40020410
 8000ce4:	40020428 	.word	0x40020428
 8000ce8:	40020440 	.word	0x40020440
 8000cec:	40020458 	.word	0x40020458
 8000cf0:	40020470 	.word	0x40020470
 8000cf4:	40020488 	.word	0x40020488
 8000cf8:	400204a0 	.word	0x400204a0
 8000cfc:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d1c8      	bne.n	8000ca0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000d16:	697a      	ldr	r2, [r7, #20]
 8000d18:	4b83      	ldr	r3, [pc, #524]	@ (8000f28 <HAL_DMA_Init+0x420>)
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8000d26:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	691b      	ldr	r3, [r3, #16]
 8000d2c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d32:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d3e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	6a1b      	ldr	r3, [r3, #32]
 8000d44:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8000d46:	697a      	ldr	r2, [r7, #20]
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d50:	2b04      	cmp	r3, #4
 8000d52:	d107      	bne.n	8000d64 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	697a      	ldr	r2, [r7, #20]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8000d64:	4b71      	ldr	r3, [pc, #452]	@ (8000f2c <HAL_DMA_Init+0x424>)
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	4b71      	ldr	r3, [pc, #452]	@ (8000f30 <HAL_DMA_Init+0x428>)
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000d70:	d328      	bcc.n	8000dc4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	2b28      	cmp	r3, #40	@ 0x28
 8000d78:	d903      	bls.n	8000d82 <HAL_DMA_Init+0x27a>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	2b2e      	cmp	r3, #46	@ 0x2e
 8000d80:	d917      	bls.n	8000db2 <HAL_DMA_Init+0x2aa>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	2b3e      	cmp	r3, #62	@ 0x3e
 8000d88:	d903      	bls.n	8000d92 <HAL_DMA_Init+0x28a>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	2b42      	cmp	r3, #66	@ 0x42
 8000d90:	d90f      	bls.n	8000db2 <HAL_DMA_Init+0x2aa>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	2b46      	cmp	r3, #70	@ 0x46
 8000d98:	d903      	bls.n	8000da2 <HAL_DMA_Init+0x29a>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	2b48      	cmp	r3, #72	@ 0x48
 8000da0:	d907      	bls.n	8000db2 <HAL_DMA_Init+0x2aa>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	2b4e      	cmp	r3, #78	@ 0x4e
 8000da8:	d905      	bls.n	8000db6 <HAL_DMA_Init+0x2ae>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	2b52      	cmp	r3, #82	@ 0x52
 8000db0:	d801      	bhi.n	8000db6 <HAL_DMA_Init+0x2ae>
 8000db2:	2301      	movs	r3, #1
 8000db4:	e000      	b.n	8000db8 <HAL_DMA_Init+0x2b0>
 8000db6:	2300      	movs	r3, #0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d003      	beq.n	8000dc4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000dc2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	697a      	ldr	r2, [r7, #20]
 8000dca:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	695b      	ldr	r3, [r3, #20]
 8000dd2:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	f023 0307 	bic.w	r3, r3, #7
 8000dda:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000de0:	697a      	ldr	r2, [r7, #20]
 8000de2:	4313      	orrs	r3, r2
 8000de4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dea:	2b04      	cmp	r3, #4
 8000dec:	d117      	bne.n	8000e1e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000df2:	697a      	ldr	r2, [r7, #20]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d00e      	beq.n	8000e1e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f002 fb3f 	bl	8003484 <DMA_CheckFifoParam>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d008      	beq.n	8000e1e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2240      	movs	r2, #64	@ 0x40
 8000e10:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2201      	movs	r2, #1
 8000e16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e197      	b.n	800114e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	697a      	ldr	r2, [r7, #20]
 8000e24:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	f002 fa7a 	bl	8003320 <DMA_CalcBaseAndBitshift>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e34:	f003 031f 	and.w	r3, r3, #31
 8000e38:	223f      	movs	r2, #63	@ 0x3f
 8000e3a:	409a      	lsls	r2, r3
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	609a      	str	r2, [r3, #8]
 8000e40:	e0cd      	b.n	8000fde <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a3b      	ldr	r2, [pc, #236]	@ (8000f34 <HAL_DMA_Init+0x42c>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d022      	beq.n	8000e92 <HAL_DMA_Init+0x38a>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a39      	ldr	r2, [pc, #228]	@ (8000f38 <HAL_DMA_Init+0x430>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d01d      	beq.n	8000e92 <HAL_DMA_Init+0x38a>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a38      	ldr	r2, [pc, #224]	@ (8000f3c <HAL_DMA_Init+0x434>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d018      	beq.n	8000e92 <HAL_DMA_Init+0x38a>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a36      	ldr	r2, [pc, #216]	@ (8000f40 <HAL_DMA_Init+0x438>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d013      	beq.n	8000e92 <HAL_DMA_Init+0x38a>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a35      	ldr	r2, [pc, #212]	@ (8000f44 <HAL_DMA_Init+0x43c>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d00e      	beq.n	8000e92 <HAL_DMA_Init+0x38a>
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a33      	ldr	r2, [pc, #204]	@ (8000f48 <HAL_DMA_Init+0x440>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d009      	beq.n	8000e92 <HAL_DMA_Init+0x38a>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a32      	ldr	r2, [pc, #200]	@ (8000f4c <HAL_DMA_Init+0x444>)
 8000e84:	4293      	cmp	r3, r2
 8000e86:	d004      	beq.n	8000e92 <HAL_DMA_Init+0x38a>
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a30      	ldr	r2, [pc, #192]	@ (8000f50 <HAL_DMA_Init+0x448>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d101      	bne.n	8000e96 <HAL_DMA_Init+0x38e>
 8000e92:	2301      	movs	r3, #1
 8000e94:	e000      	b.n	8000e98 <HAL_DMA_Init+0x390>
 8000e96:	2300      	movs	r3, #0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	f000 8097 	beq.w	8000fcc <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a24      	ldr	r2, [pc, #144]	@ (8000f34 <HAL_DMA_Init+0x42c>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d021      	beq.n	8000eec <HAL_DMA_Init+0x3e4>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a22      	ldr	r2, [pc, #136]	@ (8000f38 <HAL_DMA_Init+0x430>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d01c      	beq.n	8000eec <HAL_DMA_Init+0x3e4>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a21      	ldr	r2, [pc, #132]	@ (8000f3c <HAL_DMA_Init+0x434>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d017      	beq.n	8000eec <HAL_DMA_Init+0x3e4>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a1f      	ldr	r2, [pc, #124]	@ (8000f40 <HAL_DMA_Init+0x438>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d012      	beq.n	8000eec <HAL_DMA_Init+0x3e4>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a1e      	ldr	r2, [pc, #120]	@ (8000f44 <HAL_DMA_Init+0x43c>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d00d      	beq.n	8000eec <HAL_DMA_Init+0x3e4>
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a1c      	ldr	r2, [pc, #112]	@ (8000f48 <HAL_DMA_Init+0x440>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d008      	beq.n	8000eec <HAL_DMA_Init+0x3e4>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a1b      	ldr	r2, [pc, #108]	@ (8000f4c <HAL_DMA_Init+0x444>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d003      	beq.n	8000eec <HAL_DMA_Init+0x3e4>
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a19      	ldr	r2, [pc, #100]	@ (8000f50 <HAL_DMA_Init+0x448>)
 8000eea:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2202      	movs	r2, #2
 8000ef0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8000f04:	697a      	ldr	r2, [r7, #20]
 8000f06:	4b13      	ldr	r3, [pc, #76]	@ (8000f54 <HAL_DMA_Init+0x44c>)
 8000f08:	4013      	ands	r3, r2
 8000f0a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	2b40      	cmp	r3, #64	@ 0x40
 8000f12:	d021      	beq.n	8000f58 <HAL_DMA_Init+0x450>
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	689b      	ldr	r3, [r3, #8]
 8000f18:	2b80      	cmp	r3, #128	@ 0x80
 8000f1a:	d102      	bne.n	8000f22 <HAL_DMA_Init+0x41a>
 8000f1c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f20:	e01b      	b.n	8000f5a <HAL_DMA_Init+0x452>
 8000f22:	2300      	movs	r3, #0
 8000f24:	e019      	b.n	8000f5a <HAL_DMA_Init+0x452>
 8000f26:	bf00      	nop
 8000f28:	fe10803f 	.word	0xfe10803f
 8000f2c:	5c001000 	.word	0x5c001000
 8000f30:	ffff0000 	.word	0xffff0000
 8000f34:	58025408 	.word	0x58025408
 8000f38:	5802541c 	.word	0x5802541c
 8000f3c:	58025430 	.word	0x58025430
 8000f40:	58025444 	.word	0x58025444
 8000f44:	58025458 	.word	0x58025458
 8000f48:	5802546c 	.word	0x5802546c
 8000f4c:	58025480 	.word	0x58025480
 8000f50:	58025494 	.word	0x58025494
 8000f54:	fffe000f 	.word	0xfffe000f
 8000f58:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000f5a:	687a      	ldr	r2, [r7, #4]
 8000f5c:	68d2      	ldr	r2, [r2, #12]
 8000f5e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000f60:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	691b      	ldr	r3, [r3, #16]
 8000f66:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000f68:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	695b      	ldr	r3, [r3, #20]
 8000f6e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000f70:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	699b      	ldr	r3, [r3, #24]
 8000f76:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000f78:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000f80:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6a1b      	ldr	r3, [r3, #32]
 8000f86:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000f88:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000f8a:	697a      	ldr	r2, [r7, #20]
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	697a      	ldr	r2, [r7, #20]
 8000f96:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	4b6e      	ldr	r3, [pc, #440]	@ (8001158 <HAL_DMA_Init+0x650>)
 8000fa0:	4413      	add	r3, r2
 8000fa2:	4a6e      	ldr	r2, [pc, #440]	@ (800115c <HAL_DMA_Init+0x654>)
 8000fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa8:	091b      	lsrs	r3, r3, #4
 8000faa:	009a      	lsls	r2, r3, #2
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f002 f9b5 	bl	8003320 <DMA_CalcBaseAndBitshift>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fbe:	f003 031f 	and.w	r3, r3, #31
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	409a      	lsls	r2, r3
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	e008      	b.n	8000fde <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2240      	movs	r2, #64	@ 0x40
 8000fd0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2203      	movs	r2, #3
 8000fd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e0b7      	b.n	800114e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a5f      	ldr	r2, [pc, #380]	@ (8001160 <HAL_DMA_Init+0x658>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d072      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a5d      	ldr	r2, [pc, #372]	@ (8001164 <HAL_DMA_Init+0x65c>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d06d      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a5c      	ldr	r2, [pc, #368]	@ (8001168 <HAL_DMA_Init+0x660>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d068      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a5a      	ldr	r2, [pc, #360]	@ (800116c <HAL_DMA_Init+0x664>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d063      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a59      	ldr	r2, [pc, #356]	@ (8001170 <HAL_DMA_Init+0x668>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d05e      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a57      	ldr	r2, [pc, #348]	@ (8001174 <HAL_DMA_Init+0x66c>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d059      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a56      	ldr	r2, [pc, #344]	@ (8001178 <HAL_DMA_Init+0x670>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d054      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a54      	ldr	r2, [pc, #336]	@ (800117c <HAL_DMA_Init+0x674>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d04f      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a53      	ldr	r2, [pc, #332]	@ (8001180 <HAL_DMA_Init+0x678>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d04a      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a51      	ldr	r2, [pc, #324]	@ (8001184 <HAL_DMA_Init+0x67c>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d045      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a50      	ldr	r2, [pc, #320]	@ (8001188 <HAL_DMA_Init+0x680>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d040      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a4e      	ldr	r2, [pc, #312]	@ (800118c <HAL_DMA_Init+0x684>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d03b      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a4d      	ldr	r2, [pc, #308]	@ (8001190 <HAL_DMA_Init+0x688>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d036      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a4b      	ldr	r2, [pc, #300]	@ (8001194 <HAL_DMA_Init+0x68c>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d031      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a4a      	ldr	r2, [pc, #296]	@ (8001198 <HAL_DMA_Init+0x690>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d02c      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a48      	ldr	r2, [pc, #288]	@ (800119c <HAL_DMA_Init+0x694>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d027      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a47      	ldr	r2, [pc, #284]	@ (80011a0 <HAL_DMA_Init+0x698>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d022      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a45      	ldr	r2, [pc, #276]	@ (80011a4 <HAL_DMA_Init+0x69c>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d01d      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a44      	ldr	r2, [pc, #272]	@ (80011a8 <HAL_DMA_Init+0x6a0>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d018      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a42      	ldr	r2, [pc, #264]	@ (80011ac <HAL_DMA_Init+0x6a4>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d013      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a41      	ldr	r2, [pc, #260]	@ (80011b0 <HAL_DMA_Init+0x6a8>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d00e      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a3f      	ldr	r2, [pc, #252]	@ (80011b4 <HAL_DMA_Init+0x6ac>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d009      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a3e      	ldr	r2, [pc, #248]	@ (80011b8 <HAL_DMA_Init+0x6b0>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d004      	beq.n	80010ce <HAL_DMA_Init+0x5c6>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a3c      	ldr	r2, [pc, #240]	@ (80011bc <HAL_DMA_Init+0x6b4>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d101      	bne.n	80010d2 <HAL_DMA_Init+0x5ca>
 80010ce:	2301      	movs	r3, #1
 80010d0:	e000      	b.n	80010d4 <HAL_DMA_Init+0x5cc>
 80010d2:	2300      	movs	r3, #0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d032      	beq.n	800113e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f002 fa4f 	bl	800357c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	2b80      	cmp	r3, #128	@ 0x80
 80010e4:	d102      	bne.n	80010ec <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2200      	movs	r2, #0
 80010ea:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	685a      	ldr	r2, [r3, #4]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010f4:	b2d2      	uxtb	r2, r2
 80010f6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001100:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d010      	beq.n	800112c <HAL_DMA_Init+0x624>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	2b08      	cmp	r3, #8
 8001110:	d80c      	bhi.n	800112c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f002 facc 	bl	80036b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001128:	605a      	str	r2, [r3, #4]
 800112a:	e008      	b.n	800113e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2200      	movs	r2, #0
 8001130:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2200      	movs	r2, #0
 8001136:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2200      	movs	r2, #0
 800113c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2200      	movs	r2, #0
 8001142:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2201      	movs	r2, #1
 8001148:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	3718      	adds	r7, #24
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	a7fdabf8 	.word	0xa7fdabf8
 800115c:	cccccccd 	.word	0xcccccccd
 8001160:	40020010 	.word	0x40020010
 8001164:	40020028 	.word	0x40020028
 8001168:	40020040 	.word	0x40020040
 800116c:	40020058 	.word	0x40020058
 8001170:	40020070 	.word	0x40020070
 8001174:	40020088 	.word	0x40020088
 8001178:	400200a0 	.word	0x400200a0
 800117c:	400200b8 	.word	0x400200b8
 8001180:	40020410 	.word	0x40020410
 8001184:	40020428 	.word	0x40020428
 8001188:	40020440 	.word	0x40020440
 800118c:	40020458 	.word	0x40020458
 8001190:	40020470 	.word	0x40020470
 8001194:	40020488 	.word	0x40020488
 8001198:	400204a0 	.word	0x400204a0
 800119c:	400204b8 	.word	0x400204b8
 80011a0:	58025408 	.word	0x58025408
 80011a4:	5802541c 	.word	0x5802541c
 80011a8:	58025430 	.word	0x58025430
 80011ac:	58025444 	.word	0x58025444
 80011b0:	58025458 	.word	0x58025458
 80011b4:	5802546c 	.word	0x5802546c
 80011b8:	58025480 	.word	0x58025480
 80011bc:	58025494 	.word	0x58025494

080011c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b086      	sub	sp, #24
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
 80011cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80011ce:	2300      	movs	r3, #0
 80011d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d101      	bne.n	80011dc <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e226      	b.n	800162a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d101      	bne.n	80011ea <HAL_DMA_Start_IT+0x2a>
 80011e6:	2302      	movs	r3, #2
 80011e8:	e21f      	b.n	800162a <HAL_DMA_Start_IT+0x46a>
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	2201      	movs	r2, #1
 80011ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	f040 820a 	bne.w	8001614 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2202      	movs	r2, #2
 8001204:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	2200      	movs	r2, #0
 800120c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a68      	ldr	r2, [pc, #416]	@ (80013b4 <HAL_DMA_Start_IT+0x1f4>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d04a      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a66      	ldr	r2, [pc, #408]	@ (80013b8 <HAL_DMA_Start_IT+0x1f8>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d045      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a65      	ldr	r2, [pc, #404]	@ (80013bc <HAL_DMA_Start_IT+0x1fc>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d040      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a63      	ldr	r2, [pc, #396]	@ (80013c0 <HAL_DMA_Start_IT+0x200>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d03b      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a62      	ldr	r2, [pc, #392]	@ (80013c4 <HAL_DMA_Start_IT+0x204>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d036      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a60      	ldr	r2, [pc, #384]	@ (80013c8 <HAL_DMA_Start_IT+0x208>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d031      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a5f      	ldr	r2, [pc, #380]	@ (80013cc <HAL_DMA_Start_IT+0x20c>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d02c      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a5d      	ldr	r2, [pc, #372]	@ (80013d0 <HAL_DMA_Start_IT+0x210>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d027      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a5c      	ldr	r2, [pc, #368]	@ (80013d4 <HAL_DMA_Start_IT+0x214>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d022      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a5a      	ldr	r2, [pc, #360]	@ (80013d8 <HAL_DMA_Start_IT+0x218>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d01d      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a59      	ldr	r2, [pc, #356]	@ (80013dc <HAL_DMA_Start_IT+0x21c>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d018      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a57      	ldr	r2, [pc, #348]	@ (80013e0 <HAL_DMA_Start_IT+0x220>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d013      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4a56      	ldr	r2, [pc, #344]	@ (80013e4 <HAL_DMA_Start_IT+0x224>)
 800128c:	4293      	cmp	r3, r2
 800128e:	d00e      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a54      	ldr	r2, [pc, #336]	@ (80013e8 <HAL_DMA_Start_IT+0x228>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d009      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a53      	ldr	r2, [pc, #332]	@ (80013ec <HAL_DMA_Start_IT+0x22c>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d004      	beq.n	80012ae <HAL_DMA_Start_IT+0xee>
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a51      	ldr	r2, [pc, #324]	@ (80013f0 <HAL_DMA_Start_IT+0x230>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d108      	bne.n	80012c0 <HAL_DMA_Start_IT+0x100>
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f022 0201 	bic.w	r2, r2, #1
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	e007      	b.n	80012d0 <HAL_DMA_Start_IT+0x110>
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f022 0201 	bic.w	r2, r2, #1
 80012ce:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	68b9      	ldr	r1, [r7, #8]
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	f001 fe76 	bl	8002fc8 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a34      	ldr	r2, [pc, #208]	@ (80013b4 <HAL_DMA_Start_IT+0x1f4>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d04a      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a33      	ldr	r2, [pc, #204]	@ (80013b8 <HAL_DMA_Start_IT+0x1f8>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d045      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a31      	ldr	r2, [pc, #196]	@ (80013bc <HAL_DMA_Start_IT+0x1fc>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d040      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a30      	ldr	r2, [pc, #192]	@ (80013c0 <HAL_DMA_Start_IT+0x200>)
 8001300:	4293      	cmp	r3, r2
 8001302:	d03b      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a2e      	ldr	r2, [pc, #184]	@ (80013c4 <HAL_DMA_Start_IT+0x204>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d036      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a2d      	ldr	r2, [pc, #180]	@ (80013c8 <HAL_DMA_Start_IT+0x208>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d031      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a2b      	ldr	r2, [pc, #172]	@ (80013cc <HAL_DMA_Start_IT+0x20c>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d02c      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a2a      	ldr	r2, [pc, #168]	@ (80013d0 <HAL_DMA_Start_IT+0x210>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d027      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a28      	ldr	r2, [pc, #160]	@ (80013d4 <HAL_DMA_Start_IT+0x214>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d022      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a27      	ldr	r2, [pc, #156]	@ (80013d8 <HAL_DMA_Start_IT+0x218>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d01d      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a25      	ldr	r2, [pc, #148]	@ (80013dc <HAL_DMA_Start_IT+0x21c>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d018      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a24      	ldr	r2, [pc, #144]	@ (80013e0 <HAL_DMA_Start_IT+0x220>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d013      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a22      	ldr	r2, [pc, #136]	@ (80013e4 <HAL_DMA_Start_IT+0x224>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d00e      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a21      	ldr	r2, [pc, #132]	@ (80013e8 <HAL_DMA_Start_IT+0x228>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d009      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a1f      	ldr	r2, [pc, #124]	@ (80013ec <HAL_DMA_Start_IT+0x22c>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d004      	beq.n	800137c <HAL_DMA_Start_IT+0x1bc>
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a1e      	ldr	r2, [pc, #120]	@ (80013f0 <HAL_DMA_Start_IT+0x230>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d101      	bne.n	8001380 <HAL_DMA_Start_IT+0x1c0>
 800137c:	2301      	movs	r3, #1
 800137e:	e000      	b.n	8001382 <HAL_DMA_Start_IT+0x1c2>
 8001380:	2300      	movs	r3, #0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d036      	beq.n	80013f4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f023 021e 	bic.w	r2, r3, #30
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f042 0216 	orr.w	r2, r2, #22
 8001398:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d03e      	beq.n	8001420 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f042 0208 	orr.w	r2, r2, #8
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	e035      	b.n	8001420 <HAL_DMA_Start_IT+0x260>
 80013b4:	40020010 	.word	0x40020010
 80013b8:	40020028 	.word	0x40020028
 80013bc:	40020040 	.word	0x40020040
 80013c0:	40020058 	.word	0x40020058
 80013c4:	40020070 	.word	0x40020070
 80013c8:	40020088 	.word	0x40020088
 80013cc:	400200a0 	.word	0x400200a0
 80013d0:	400200b8 	.word	0x400200b8
 80013d4:	40020410 	.word	0x40020410
 80013d8:	40020428 	.word	0x40020428
 80013dc:	40020440 	.word	0x40020440
 80013e0:	40020458 	.word	0x40020458
 80013e4:	40020470 	.word	0x40020470
 80013e8:	40020488 	.word	0x40020488
 80013ec:	400204a0 	.word	0x400204a0
 80013f0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f023 020e 	bic.w	r2, r3, #14
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f042 020a 	orr.w	r2, r2, #10
 8001406:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140c:	2b00      	cmp	r3, #0
 800140e:	d007      	beq.n	8001420 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f042 0204 	orr.w	r2, r2, #4
 800141e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a83      	ldr	r2, [pc, #524]	@ (8001634 <HAL_DMA_Start_IT+0x474>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d072      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a82      	ldr	r2, [pc, #520]	@ (8001638 <HAL_DMA_Start_IT+0x478>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d06d      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a80      	ldr	r2, [pc, #512]	@ (800163c <HAL_DMA_Start_IT+0x47c>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d068      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a7f      	ldr	r2, [pc, #508]	@ (8001640 <HAL_DMA_Start_IT+0x480>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d063      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a7d      	ldr	r2, [pc, #500]	@ (8001644 <HAL_DMA_Start_IT+0x484>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d05e      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a7c      	ldr	r2, [pc, #496]	@ (8001648 <HAL_DMA_Start_IT+0x488>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d059      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a7a      	ldr	r2, [pc, #488]	@ (800164c <HAL_DMA_Start_IT+0x48c>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d054      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a79      	ldr	r2, [pc, #484]	@ (8001650 <HAL_DMA_Start_IT+0x490>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d04f      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a77      	ldr	r2, [pc, #476]	@ (8001654 <HAL_DMA_Start_IT+0x494>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d04a      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a76      	ldr	r2, [pc, #472]	@ (8001658 <HAL_DMA_Start_IT+0x498>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d045      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a74      	ldr	r2, [pc, #464]	@ (800165c <HAL_DMA_Start_IT+0x49c>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d040      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a73      	ldr	r2, [pc, #460]	@ (8001660 <HAL_DMA_Start_IT+0x4a0>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d03b      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a71      	ldr	r2, [pc, #452]	@ (8001664 <HAL_DMA_Start_IT+0x4a4>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d036      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4a70      	ldr	r2, [pc, #448]	@ (8001668 <HAL_DMA_Start_IT+0x4a8>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d031      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a6e      	ldr	r2, [pc, #440]	@ (800166c <HAL_DMA_Start_IT+0x4ac>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d02c      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a6d      	ldr	r2, [pc, #436]	@ (8001670 <HAL_DMA_Start_IT+0x4b0>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d027      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a6b      	ldr	r2, [pc, #428]	@ (8001674 <HAL_DMA_Start_IT+0x4b4>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d022      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a6a      	ldr	r2, [pc, #424]	@ (8001678 <HAL_DMA_Start_IT+0x4b8>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d01d      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a68      	ldr	r2, [pc, #416]	@ (800167c <HAL_DMA_Start_IT+0x4bc>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d018      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a67      	ldr	r2, [pc, #412]	@ (8001680 <HAL_DMA_Start_IT+0x4c0>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d013      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a65      	ldr	r2, [pc, #404]	@ (8001684 <HAL_DMA_Start_IT+0x4c4>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d00e      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a64      	ldr	r2, [pc, #400]	@ (8001688 <HAL_DMA_Start_IT+0x4c8>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d009      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a62      	ldr	r2, [pc, #392]	@ (800168c <HAL_DMA_Start_IT+0x4cc>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d004      	beq.n	8001510 <HAL_DMA_Start_IT+0x350>
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a61      	ldr	r2, [pc, #388]	@ (8001690 <HAL_DMA_Start_IT+0x4d0>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d101      	bne.n	8001514 <HAL_DMA_Start_IT+0x354>
 8001510:	2301      	movs	r3, #1
 8001512:	e000      	b.n	8001516 <HAL_DMA_Start_IT+0x356>
 8001514:	2300      	movs	r3, #0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d01a      	beq.n	8001550 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d007      	beq.n	8001538 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001532:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001536:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800153c:	2b00      	cmp	r3, #0
 800153e:	d007      	beq.n	8001550 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800154a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800154e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a37      	ldr	r2, [pc, #220]	@ (8001634 <HAL_DMA_Start_IT+0x474>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d04a      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a36      	ldr	r2, [pc, #216]	@ (8001638 <HAL_DMA_Start_IT+0x478>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d045      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a34      	ldr	r2, [pc, #208]	@ (800163c <HAL_DMA_Start_IT+0x47c>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d040      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a33      	ldr	r2, [pc, #204]	@ (8001640 <HAL_DMA_Start_IT+0x480>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d03b      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a31      	ldr	r2, [pc, #196]	@ (8001644 <HAL_DMA_Start_IT+0x484>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d036      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a30      	ldr	r2, [pc, #192]	@ (8001648 <HAL_DMA_Start_IT+0x488>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d031      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a2e      	ldr	r2, [pc, #184]	@ (800164c <HAL_DMA_Start_IT+0x48c>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d02c      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a2d      	ldr	r2, [pc, #180]	@ (8001650 <HAL_DMA_Start_IT+0x490>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d027      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001654 <HAL_DMA_Start_IT+0x494>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d022      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a2a      	ldr	r2, [pc, #168]	@ (8001658 <HAL_DMA_Start_IT+0x498>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d01d      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a28      	ldr	r2, [pc, #160]	@ (800165c <HAL_DMA_Start_IT+0x49c>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d018      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a27      	ldr	r2, [pc, #156]	@ (8001660 <HAL_DMA_Start_IT+0x4a0>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d013      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a25      	ldr	r2, [pc, #148]	@ (8001664 <HAL_DMA_Start_IT+0x4a4>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d00e      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a24      	ldr	r2, [pc, #144]	@ (8001668 <HAL_DMA_Start_IT+0x4a8>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d009      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a22      	ldr	r2, [pc, #136]	@ (800166c <HAL_DMA_Start_IT+0x4ac>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d004      	beq.n	80015f0 <HAL_DMA_Start_IT+0x430>
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a21      	ldr	r2, [pc, #132]	@ (8001670 <HAL_DMA_Start_IT+0x4b0>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d108      	bne.n	8001602 <HAL_DMA_Start_IT+0x442>
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f042 0201 	orr.w	r2, r2, #1
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	e012      	b.n	8001628 <HAL_DMA_Start_IT+0x468>
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f042 0201 	orr.w	r2, r2, #1
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	e009      	b.n	8001628 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800161a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2200      	movs	r2, #0
 8001620:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001628:	7dfb      	ldrb	r3, [r7, #23]
}
 800162a:	4618      	mov	r0, r3
 800162c:	3718      	adds	r7, #24
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40020010 	.word	0x40020010
 8001638:	40020028 	.word	0x40020028
 800163c:	40020040 	.word	0x40020040
 8001640:	40020058 	.word	0x40020058
 8001644:	40020070 	.word	0x40020070
 8001648:	40020088 	.word	0x40020088
 800164c:	400200a0 	.word	0x400200a0
 8001650:	400200b8 	.word	0x400200b8
 8001654:	40020410 	.word	0x40020410
 8001658:	40020428 	.word	0x40020428
 800165c:	40020440 	.word	0x40020440
 8001660:	40020458 	.word	0x40020458
 8001664:	40020470 	.word	0x40020470
 8001668:	40020488 	.word	0x40020488
 800166c:	400204a0 	.word	0x400204a0
 8001670:	400204b8 	.word	0x400204b8
 8001674:	58025408 	.word	0x58025408
 8001678:	5802541c 	.word	0x5802541c
 800167c:	58025430 	.word	0x58025430
 8001680:	58025444 	.word	0x58025444
 8001684:	58025458 	.word	0x58025458
 8001688:	5802546c 	.word	0x5802546c
 800168c:	58025480 	.word	0x58025480
 8001690:	58025494 	.word	0x58025494

08001694 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800169c:	f7ff f894 	bl	80007c8 <HAL_GetTick>
 80016a0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d101      	bne.n	80016ac <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e2dc      	b.n	8001c66 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d008      	beq.n	80016ca <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2280      	movs	r2, #128	@ 0x80
 80016bc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2200      	movs	r2, #0
 80016c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e2cd      	b.n	8001c66 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a76      	ldr	r2, [pc, #472]	@ (80018a8 <HAL_DMA_Abort+0x214>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d04a      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a74      	ldr	r2, [pc, #464]	@ (80018ac <HAL_DMA_Abort+0x218>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d045      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a73      	ldr	r2, [pc, #460]	@ (80018b0 <HAL_DMA_Abort+0x21c>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d040      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a71      	ldr	r2, [pc, #452]	@ (80018b4 <HAL_DMA_Abort+0x220>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d03b      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a70      	ldr	r2, [pc, #448]	@ (80018b8 <HAL_DMA_Abort+0x224>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d036      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a6e      	ldr	r2, [pc, #440]	@ (80018bc <HAL_DMA_Abort+0x228>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d031      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a6d      	ldr	r2, [pc, #436]	@ (80018c0 <HAL_DMA_Abort+0x22c>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d02c      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a6b      	ldr	r2, [pc, #428]	@ (80018c4 <HAL_DMA_Abort+0x230>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d027      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a6a      	ldr	r2, [pc, #424]	@ (80018c8 <HAL_DMA_Abort+0x234>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d022      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a68      	ldr	r2, [pc, #416]	@ (80018cc <HAL_DMA_Abort+0x238>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d01d      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a67      	ldr	r2, [pc, #412]	@ (80018d0 <HAL_DMA_Abort+0x23c>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d018      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a65      	ldr	r2, [pc, #404]	@ (80018d4 <HAL_DMA_Abort+0x240>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d013      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a64      	ldr	r2, [pc, #400]	@ (80018d8 <HAL_DMA_Abort+0x244>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d00e      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a62      	ldr	r2, [pc, #392]	@ (80018dc <HAL_DMA_Abort+0x248>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d009      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a61      	ldr	r2, [pc, #388]	@ (80018e0 <HAL_DMA_Abort+0x24c>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d004      	beq.n	800176a <HAL_DMA_Abort+0xd6>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a5f      	ldr	r2, [pc, #380]	@ (80018e4 <HAL_DMA_Abort+0x250>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d101      	bne.n	800176e <HAL_DMA_Abort+0xda>
 800176a:	2301      	movs	r3, #1
 800176c:	e000      	b.n	8001770 <HAL_DMA_Abort+0xdc>
 800176e:	2300      	movs	r3, #0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d013      	beq.n	800179c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f022 021e 	bic.w	r2, r2, #30
 8001782:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	695a      	ldr	r2, [r3, #20]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001792:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	617b      	str	r3, [r7, #20]
 800179a:	e00a      	b.n	80017b2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f022 020e 	bic.w	r2, r2, #14
 80017aa:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a3c      	ldr	r2, [pc, #240]	@ (80018a8 <HAL_DMA_Abort+0x214>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d072      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a3a      	ldr	r2, [pc, #232]	@ (80018ac <HAL_DMA_Abort+0x218>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d06d      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a39      	ldr	r2, [pc, #228]	@ (80018b0 <HAL_DMA_Abort+0x21c>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d068      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a37      	ldr	r2, [pc, #220]	@ (80018b4 <HAL_DMA_Abort+0x220>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d063      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a36      	ldr	r2, [pc, #216]	@ (80018b8 <HAL_DMA_Abort+0x224>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d05e      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a34      	ldr	r2, [pc, #208]	@ (80018bc <HAL_DMA_Abort+0x228>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d059      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a33      	ldr	r2, [pc, #204]	@ (80018c0 <HAL_DMA_Abort+0x22c>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d054      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a31      	ldr	r2, [pc, #196]	@ (80018c4 <HAL_DMA_Abort+0x230>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d04f      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a30      	ldr	r2, [pc, #192]	@ (80018c8 <HAL_DMA_Abort+0x234>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d04a      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a2e      	ldr	r2, [pc, #184]	@ (80018cc <HAL_DMA_Abort+0x238>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d045      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a2d      	ldr	r2, [pc, #180]	@ (80018d0 <HAL_DMA_Abort+0x23c>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d040      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a2b      	ldr	r2, [pc, #172]	@ (80018d4 <HAL_DMA_Abort+0x240>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d03b      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a2a      	ldr	r2, [pc, #168]	@ (80018d8 <HAL_DMA_Abort+0x244>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d036      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a28      	ldr	r2, [pc, #160]	@ (80018dc <HAL_DMA_Abort+0x248>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d031      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a27      	ldr	r2, [pc, #156]	@ (80018e0 <HAL_DMA_Abort+0x24c>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d02c      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a25      	ldr	r2, [pc, #148]	@ (80018e4 <HAL_DMA_Abort+0x250>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d027      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a24      	ldr	r2, [pc, #144]	@ (80018e8 <HAL_DMA_Abort+0x254>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d022      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a22      	ldr	r2, [pc, #136]	@ (80018ec <HAL_DMA_Abort+0x258>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d01d      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a21      	ldr	r2, [pc, #132]	@ (80018f0 <HAL_DMA_Abort+0x25c>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d018      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a1f      	ldr	r2, [pc, #124]	@ (80018f4 <HAL_DMA_Abort+0x260>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d013      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a1e      	ldr	r2, [pc, #120]	@ (80018f8 <HAL_DMA_Abort+0x264>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d00e      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a1c      	ldr	r2, [pc, #112]	@ (80018fc <HAL_DMA_Abort+0x268>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d009      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a1b      	ldr	r2, [pc, #108]	@ (8001900 <HAL_DMA_Abort+0x26c>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d004      	beq.n	80018a2 <HAL_DMA_Abort+0x20e>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a19      	ldr	r2, [pc, #100]	@ (8001904 <HAL_DMA_Abort+0x270>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d132      	bne.n	8001908 <HAL_DMA_Abort+0x274>
 80018a2:	2301      	movs	r3, #1
 80018a4:	e031      	b.n	800190a <HAL_DMA_Abort+0x276>
 80018a6:	bf00      	nop
 80018a8:	40020010 	.word	0x40020010
 80018ac:	40020028 	.word	0x40020028
 80018b0:	40020040 	.word	0x40020040
 80018b4:	40020058 	.word	0x40020058
 80018b8:	40020070 	.word	0x40020070
 80018bc:	40020088 	.word	0x40020088
 80018c0:	400200a0 	.word	0x400200a0
 80018c4:	400200b8 	.word	0x400200b8
 80018c8:	40020410 	.word	0x40020410
 80018cc:	40020428 	.word	0x40020428
 80018d0:	40020440 	.word	0x40020440
 80018d4:	40020458 	.word	0x40020458
 80018d8:	40020470 	.word	0x40020470
 80018dc:	40020488 	.word	0x40020488
 80018e0:	400204a0 	.word	0x400204a0
 80018e4:	400204b8 	.word	0x400204b8
 80018e8:	58025408 	.word	0x58025408
 80018ec:	5802541c 	.word	0x5802541c
 80018f0:	58025430 	.word	0x58025430
 80018f4:	58025444 	.word	0x58025444
 80018f8:	58025458 	.word	0x58025458
 80018fc:	5802546c 	.word	0x5802546c
 8001900:	58025480 	.word	0x58025480
 8001904:	58025494 	.word	0x58025494
 8001908:	2300      	movs	r3, #0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d007      	beq.n	800191e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001918:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800191c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a6d      	ldr	r2, [pc, #436]	@ (8001ad8 <HAL_DMA_Abort+0x444>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d04a      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a6b      	ldr	r2, [pc, #428]	@ (8001adc <HAL_DMA_Abort+0x448>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d045      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a6a      	ldr	r2, [pc, #424]	@ (8001ae0 <HAL_DMA_Abort+0x44c>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d040      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a68      	ldr	r2, [pc, #416]	@ (8001ae4 <HAL_DMA_Abort+0x450>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d03b      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a67      	ldr	r2, [pc, #412]	@ (8001ae8 <HAL_DMA_Abort+0x454>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d036      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a65      	ldr	r2, [pc, #404]	@ (8001aec <HAL_DMA_Abort+0x458>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d031      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a64      	ldr	r2, [pc, #400]	@ (8001af0 <HAL_DMA_Abort+0x45c>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d02c      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a62      	ldr	r2, [pc, #392]	@ (8001af4 <HAL_DMA_Abort+0x460>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d027      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a61      	ldr	r2, [pc, #388]	@ (8001af8 <HAL_DMA_Abort+0x464>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d022      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a5f      	ldr	r2, [pc, #380]	@ (8001afc <HAL_DMA_Abort+0x468>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d01d      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a5e      	ldr	r2, [pc, #376]	@ (8001b00 <HAL_DMA_Abort+0x46c>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d018      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a5c      	ldr	r2, [pc, #368]	@ (8001b04 <HAL_DMA_Abort+0x470>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d013      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a5b      	ldr	r2, [pc, #364]	@ (8001b08 <HAL_DMA_Abort+0x474>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d00e      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a59      	ldr	r2, [pc, #356]	@ (8001b0c <HAL_DMA_Abort+0x478>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d009      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a58      	ldr	r2, [pc, #352]	@ (8001b10 <HAL_DMA_Abort+0x47c>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d004      	beq.n	80019be <HAL_DMA_Abort+0x32a>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a56      	ldr	r2, [pc, #344]	@ (8001b14 <HAL_DMA_Abort+0x480>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d108      	bne.n	80019d0 <HAL_DMA_Abort+0x33c>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f022 0201 	bic.w	r2, r2, #1
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	e007      	b.n	80019e0 <HAL_DMA_Abort+0x34c>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f022 0201 	bic.w	r2, r2, #1
 80019de:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80019e0:	e013      	b.n	8001a0a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019e2:	f7fe fef1 	bl	80007c8 <HAL_GetTick>
 80019e6:	4602      	mov	r2, r0
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	2b05      	cmp	r3, #5
 80019ee:	d90c      	bls.n	8001a0a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2220      	movs	r2, #32
 80019f4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2203      	movs	r2, #3
 80019fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e12d      	b.n	8001c66 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d1e5      	bne.n	80019e2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a2f      	ldr	r2, [pc, #188]	@ (8001ad8 <HAL_DMA_Abort+0x444>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d04a      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a2d      	ldr	r2, [pc, #180]	@ (8001adc <HAL_DMA_Abort+0x448>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d045      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a2c      	ldr	r2, [pc, #176]	@ (8001ae0 <HAL_DMA_Abort+0x44c>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d040      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a2a      	ldr	r2, [pc, #168]	@ (8001ae4 <HAL_DMA_Abort+0x450>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d03b      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a29      	ldr	r2, [pc, #164]	@ (8001ae8 <HAL_DMA_Abort+0x454>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d036      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a27      	ldr	r2, [pc, #156]	@ (8001aec <HAL_DMA_Abort+0x458>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d031      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a26      	ldr	r2, [pc, #152]	@ (8001af0 <HAL_DMA_Abort+0x45c>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d02c      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a24      	ldr	r2, [pc, #144]	@ (8001af4 <HAL_DMA_Abort+0x460>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d027      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a23      	ldr	r2, [pc, #140]	@ (8001af8 <HAL_DMA_Abort+0x464>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d022      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a21      	ldr	r2, [pc, #132]	@ (8001afc <HAL_DMA_Abort+0x468>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d01d      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a20      	ldr	r2, [pc, #128]	@ (8001b00 <HAL_DMA_Abort+0x46c>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d018      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a1e      	ldr	r2, [pc, #120]	@ (8001b04 <HAL_DMA_Abort+0x470>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d013      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a1d      	ldr	r2, [pc, #116]	@ (8001b08 <HAL_DMA_Abort+0x474>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d00e      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a1b      	ldr	r2, [pc, #108]	@ (8001b0c <HAL_DMA_Abort+0x478>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d009      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a1a      	ldr	r2, [pc, #104]	@ (8001b10 <HAL_DMA_Abort+0x47c>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d004      	beq.n	8001ab6 <HAL_DMA_Abort+0x422>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a18      	ldr	r2, [pc, #96]	@ (8001b14 <HAL_DMA_Abort+0x480>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d101      	bne.n	8001aba <HAL_DMA_Abort+0x426>
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e000      	b.n	8001abc <HAL_DMA_Abort+0x428>
 8001aba:	2300      	movs	r3, #0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d02b      	beq.n	8001b18 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aca:	f003 031f 	and.w	r3, r3, #31
 8001ace:	223f      	movs	r2, #63	@ 0x3f
 8001ad0:	409a      	lsls	r2, r3
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	609a      	str	r2, [r3, #8]
 8001ad6:	e02a      	b.n	8001b2e <HAL_DMA_Abort+0x49a>
 8001ad8:	40020010 	.word	0x40020010
 8001adc:	40020028 	.word	0x40020028
 8001ae0:	40020040 	.word	0x40020040
 8001ae4:	40020058 	.word	0x40020058
 8001ae8:	40020070 	.word	0x40020070
 8001aec:	40020088 	.word	0x40020088
 8001af0:	400200a0 	.word	0x400200a0
 8001af4:	400200b8 	.word	0x400200b8
 8001af8:	40020410 	.word	0x40020410
 8001afc:	40020428 	.word	0x40020428
 8001b00:	40020440 	.word	0x40020440
 8001b04:	40020458 	.word	0x40020458
 8001b08:	40020470 	.word	0x40020470
 8001b0c:	40020488 	.word	0x40020488
 8001b10:	400204a0 	.word	0x400204a0
 8001b14:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b22:	f003 031f 	and.w	r3, r3, #31
 8001b26:	2201      	movs	r2, #1
 8001b28:	409a      	lsls	r2, r3
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a4f      	ldr	r2, [pc, #316]	@ (8001c70 <HAL_DMA_Abort+0x5dc>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d072      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a4d      	ldr	r2, [pc, #308]	@ (8001c74 <HAL_DMA_Abort+0x5e0>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d06d      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a4c      	ldr	r2, [pc, #304]	@ (8001c78 <HAL_DMA_Abort+0x5e4>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d068      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a4a      	ldr	r2, [pc, #296]	@ (8001c7c <HAL_DMA_Abort+0x5e8>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d063      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a49      	ldr	r2, [pc, #292]	@ (8001c80 <HAL_DMA_Abort+0x5ec>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d05e      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a47      	ldr	r2, [pc, #284]	@ (8001c84 <HAL_DMA_Abort+0x5f0>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d059      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a46      	ldr	r2, [pc, #280]	@ (8001c88 <HAL_DMA_Abort+0x5f4>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d054      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a44      	ldr	r2, [pc, #272]	@ (8001c8c <HAL_DMA_Abort+0x5f8>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d04f      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a43      	ldr	r2, [pc, #268]	@ (8001c90 <HAL_DMA_Abort+0x5fc>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d04a      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a41      	ldr	r2, [pc, #260]	@ (8001c94 <HAL_DMA_Abort+0x600>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d045      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a40      	ldr	r2, [pc, #256]	@ (8001c98 <HAL_DMA_Abort+0x604>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d040      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a3e      	ldr	r2, [pc, #248]	@ (8001c9c <HAL_DMA_Abort+0x608>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d03b      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a3d      	ldr	r2, [pc, #244]	@ (8001ca0 <HAL_DMA_Abort+0x60c>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d036      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a3b      	ldr	r2, [pc, #236]	@ (8001ca4 <HAL_DMA_Abort+0x610>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d031      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a3a      	ldr	r2, [pc, #232]	@ (8001ca8 <HAL_DMA_Abort+0x614>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d02c      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a38      	ldr	r2, [pc, #224]	@ (8001cac <HAL_DMA_Abort+0x618>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d027      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a37      	ldr	r2, [pc, #220]	@ (8001cb0 <HAL_DMA_Abort+0x61c>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d022      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a35      	ldr	r2, [pc, #212]	@ (8001cb4 <HAL_DMA_Abort+0x620>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d01d      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a34      	ldr	r2, [pc, #208]	@ (8001cb8 <HAL_DMA_Abort+0x624>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d018      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a32      	ldr	r2, [pc, #200]	@ (8001cbc <HAL_DMA_Abort+0x628>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d013      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a31      	ldr	r2, [pc, #196]	@ (8001cc0 <HAL_DMA_Abort+0x62c>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d00e      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a2f      	ldr	r2, [pc, #188]	@ (8001cc4 <HAL_DMA_Abort+0x630>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d009      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a2e      	ldr	r2, [pc, #184]	@ (8001cc8 <HAL_DMA_Abort+0x634>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d004      	beq.n	8001c1e <HAL_DMA_Abort+0x58a>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a2c      	ldr	r2, [pc, #176]	@ (8001ccc <HAL_DMA_Abort+0x638>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d101      	bne.n	8001c22 <HAL_DMA_Abort+0x58e>
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e000      	b.n	8001c24 <HAL_DMA_Abort+0x590>
 8001c22:	2300      	movs	r3, #0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d015      	beq.n	8001c54 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001c30:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d00c      	beq.n	8001c54 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c48:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001c52:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2201      	movs	r2, #1
 8001c58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3718      	adds	r7, #24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40020010 	.word	0x40020010
 8001c74:	40020028 	.word	0x40020028
 8001c78:	40020040 	.word	0x40020040
 8001c7c:	40020058 	.word	0x40020058
 8001c80:	40020070 	.word	0x40020070
 8001c84:	40020088 	.word	0x40020088
 8001c88:	400200a0 	.word	0x400200a0
 8001c8c:	400200b8 	.word	0x400200b8
 8001c90:	40020410 	.word	0x40020410
 8001c94:	40020428 	.word	0x40020428
 8001c98:	40020440 	.word	0x40020440
 8001c9c:	40020458 	.word	0x40020458
 8001ca0:	40020470 	.word	0x40020470
 8001ca4:	40020488 	.word	0x40020488
 8001ca8:	400204a0 	.word	0x400204a0
 8001cac:	400204b8 	.word	0x400204b8
 8001cb0:	58025408 	.word	0x58025408
 8001cb4:	5802541c 	.word	0x5802541c
 8001cb8:	58025430 	.word	0x58025430
 8001cbc:	58025444 	.word	0x58025444
 8001cc0:	58025458 	.word	0x58025458
 8001cc4:	5802546c 	.word	0x5802546c
 8001cc8:	58025480 	.word	0x58025480
 8001ccc:	58025494 	.word	0x58025494

08001cd0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e237      	b.n	8002152 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d004      	beq.n	8001cf8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2280      	movs	r2, #128	@ 0x80
 8001cf2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e22c      	b.n	8002152 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a5c      	ldr	r2, [pc, #368]	@ (8001e70 <HAL_DMA_Abort_IT+0x1a0>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d04a      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a5b      	ldr	r2, [pc, #364]	@ (8001e74 <HAL_DMA_Abort_IT+0x1a4>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d045      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a59      	ldr	r2, [pc, #356]	@ (8001e78 <HAL_DMA_Abort_IT+0x1a8>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d040      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a58      	ldr	r2, [pc, #352]	@ (8001e7c <HAL_DMA_Abort_IT+0x1ac>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d03b      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a56      	ldr	r2, [pc, #344]	@ (8001e80 <HAL_DMA_Abort_IT+0x1b0>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d036      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a55      	ldr	r2, [pc, #340]	@ (8001e84 <HAL_DMA_Abort_IT+0x1b4>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d031      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a53      	ldr	r2, [pc, #332]	@ (8001e88 <HAL_DMA_Abort_IT+0x1b8>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d02c      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a52      	ldr	r2, [pc, #328]	@ (8001e8c <HAL_DMA_Abort_IT+0x1bc>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d027      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a50      	ldr	r2, [pc, #320]	@ (8001e90 <HAL_DMA_Abort_IT+0x1c0>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d022      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a4f      	ldr	r2, [pc, #316]	@ (8001e94 <HAL_DMA_Abort_IT+0x1c4>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d01d      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a4d      	ldr	r2, [pc, #308]	@ (8001e98 <HAL_DMA_Abort_IT+0x1c8>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d018      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a4c      	ldr	r2, [pc, #304]	@ (8001e9c <HAL_DMA_Abort_IT+0x1cc>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d013      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a4a      	ldr	r2, [pc, #296]	@ (8001ea0 <HAL_DMA_Abort_IT+0x1d0>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d00e      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a49      	ldr	r2, [pc, #292]	@ (8001ea4 <HAL_DMA_Abort_IT+0x1d4>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d009      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a47      	ldr	r2, [pc, #284]	@ (8001ea8 <HAL_DMA_Abort_IT+0x1d8>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d004      	beq.n	8001d98 <HAL_DMA_Abort_IT+0xc8>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a46      	ldr	r2, [pc, #280]	@ (8001eac <HAL_DMA_Abort_IT+0x1dc>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d101      	bne.n	8001d9c <HAL_DMA_Abort_IT+0xcc>
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e000      	b.n	8001d9e <HAL_DMA_Abort_IT+0xce>
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	f000 8086 	beq.w	8001eb0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2204      	movs	r2, #4
 8001da8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a2f      	ldr	r2, [pc, #188]	@ (8001e70 <HAL_DMA_Abort_IT+0x1a0>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d04a      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a2e      	ldr	r2, [pc, #184]	@ (8001e74 <HAL_DMA_Abort_IT+0x1a4>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d045      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a2c      	ldr	r2, [pc, #176]	@ (8001e78 <HAL_DMA_Abort_IT+0x1a8>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d040      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a2b      	ldr	r2, [pc, #172]	@ (8001e7c <HAL_DMA_Abort_IT+0x1ac>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d03b      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a29      	ldr	r2, [pc, #164]	@ (8001e80 <HAL_DMA_Abort_IT+0x1b0>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d036      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a28      	ldr	r2, [pc, #160]	@ (8001e84 <HAL_DMA_Abort_IT+0x1b4>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d031      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a26      	ldr	r2, [pc, #152]	@ (8001e88 <HAL_DMA_Abort_IT+0x1b8>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d02c      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a25      	ldr	r2, [pc, #148]	@ (8001e8c <HAL_DMA_Abort_IT+0x1bc>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d027      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a23      	ldr	r2, [pc, #140]	@ (8001e90 <HAL_DMA_Abort_IT+0x1c0>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d022      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a22      	ldr	r2, [pc, #136]	@ (8001e94 <HAL_DMA_Abort_IT+0x1c4>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d01d      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a20      	ldr	r2, [pc, #128]	@ (8001e98 <HAL_DMA_Abort_IT+0x1c8>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d018      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a1f      	ldr	r2, [pc, #124]	@ (8001e9c <HAL_DMA_Abort_IT+0x1cc>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d013      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a1d      	ldr	r2, [pc, #116]	@ (8001ea0 <HAL_DMA_Abort_IT+0x1d0>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d00e      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a1c      	ldr	r2, [pc, #112]	@ (8001ea4 <HAL_DMA_Abort_IT+0x1d4>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d009      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a1a      	ldr	r2, [pc, #104]	@ (8001ea8 <HAL_DMA_Abort_IT+0x1d8>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d004      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x17c>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a19      	ldr	r2, [pc, #100]	@ (8001eac <HAL_DMA_Abort_IT+0x1dc>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d108      	bne.n	8001e5e <HAL_DMA_Abort_IT+0x18e>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f022 0201 	bic.w	r2, r2, #1
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	e178      	b.n	8002150 <HAL_DMA_Abort_IT+0x480>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f022 0201 	bic.w	r2, r2, #1
 8001e6c:	601a      	str	r2, [r3, #0]
 8001e6e:	e16f      	b.n	8002150 <HAL_DMA_Abort_IT+0x480>
 8001e70:	40020010 	.word	0x40020010
 8001e74:	40020028 	.word	0x40020028
 8001e78:	40020040 	.word	0x40020040
 8001e7c:	40020058 	.word	0x40020058
 8001e80:	40020070 	.word	0x40020070
 8001e84:	40020088 	.word	0x40020088
 8001e88:	400200a0 	.word	0x400200a0
 8001e8c:	400200b8 	.word	0x400200b8
 8001e90:	40020410 	.word	0x40020410
 8001e94:	40020428 	.word	0x40020428
 8001e98:	40020440 	.word	0x40020440
 8001e9c:	40020458 	.word	0x40020458
 8001ea0:	40020470 	.word	0x40020470
 8001ea4:	40020488 	.word	0x40020488
 8001ea8:	400204a0 	.word	0x400204a0
 8001eac:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f022 020e 	bic.w	r2, r2, #14
 8001ebe:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a6c      	ldr	r2, [pc, #432]	@ (8002078 <HAL_DMA_Abort_IT+0x3a8>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d04a      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a6b      	ldr	r2, [pc, #428]	@ (800207c <HAL_DMA_Abort_IT+0x3ac>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d045      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a69      	ldr	r2, [pc, #420]	@ (8002080 <HAL_DMA_Abort_IT+0x3b0>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d040      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a68      	ldr	r2, [pc, #416]	@ (8002084 <HAL_DMA_Abort_IT+0x3b4>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d03b      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a66      	ldr	r2, [pc, #408]	@ (8002088 <HAL_DMA_Abort_IT+0x3b8>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d036      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a65      	ldr	r2, [pc, #404]	@ (800208c <HAL_DMA_Abort_IT+0x3bc>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d031      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a63      	ldr	r2, [pc, #396]	@ (8002090 <HAL_DMA_Abort_IT+0x3c0>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d02c      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a62      	ldr	r2, [pc, #392]	@ (8002094 <HAL_DMA_Abort_IT+0x3c4>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d027      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a60      	ldr	r2, [pc, #384]	@ (8002098 <HAL_DMA_Abort_IT+0x3c8>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d022      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a5f      	ldr	r2, [pc, #380]	@ (800209c <HAL_DMA_Abort_IT+0x3cc>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d01d      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a5d      	ldr	r2, [pc, #372]	@ (80020a0 <HAL_DMA_Abort_IT+0x3d0>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d018      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a5c      	ldr	r2, [pc, #368]	@ (80020a4 <HAL_DMA_Abort_IT+0x3d4>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d013      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a5a      	ldr	r2, [pc, #360]	@ (80020a8 <HAL_DMA_Abort_IT+0x3d8>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d00e      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a59      	ldr	r2, [pc, #356]	@ (80020ac <HAL_DMA_Abort_IT+0x3dc>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d009      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a57      	ldr	r2, [pc, #348]	@ (80020b0 <HAL_DMA_Abort_IT+0x3e0>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d004      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x290>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a56      	ldr	r2, [pc, #344]	@ (80020b4 <HAL_DMA_Abort_IT+0x3e4>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d108      	bne.n	8001f72 <HAL_DMA_Abort_IT+0x2a2>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f022 0201 	bic.w	r2, r2, #1
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	e007      	b.n	8001f82 <HAL_DMA_Abort_IT+0x2b2>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f022 0201 	bic.w	r2, r2, #1
 8001f80:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a3c      	ldr	r2, [pc, #240]	@ (8002078 <HAL_DMA_Abort_IT+0x3a8>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d072      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a3a      	ldr	r2, [pc, #232]	@ (800207c <HAL_DMA_Abort_IT+0x3ac>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d06d      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a39      	ldr	r2, [pc, #228]	@ (8002080 <HAL_DMA_Abort_IT+0x3b0>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d068      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a37      	ldr	r2, [pc, #220]	@ (8002084 <HAL_DMA_Abort_IT+0x3b4>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d063      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a36      	ldr	r2, [pc, #216]	@ (8002088 <HAL_DMA_Abort_IT+0x3b8>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d05e      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a34      	ldr	r2, [pc, #208]	@ (800208c <HAL_DMA_Abort_IT+0x3bc>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d059      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a33      	ldr	r2, [pc, #204]	@ (8002090 <HAL_DMA_Abort_IT+0x3c0>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d054      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a31      	ldr	r2, [pc, #196]	@ (8002094 <HAL_DMA_Abort_IT+0x3c4>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d04f      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a30      	ldr	r2, [pc, #192]	@ (8002098 <HAL_DMA_Abort_IT+0x3c8>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d04a      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a2e      	ldr	r2, [pc, #184]	@ (800209c <HAL_DMA_Abort_IT+0x3cc>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d045      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a2d      	ldr	r2, [pc, #180]	@ (80020a0 <HAL_DMA_Abort_IT+0x3d0>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d040      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a2b      	ldr	r2, [pc, #172]	@ (80020a4 <HAL_DMA_Abort_IT+0x3d4>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d03b      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a2a      	ldr	r2, [pc, #168]	@ (80020a8 <HAL_DMA_Abort_IT+0x3d8>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d036      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a28      	ldr	r2, [pc, #160]	@ (80020ac <HAL_DMA_Abort_IT+0x3dc>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d031      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a27      	ldr	r2, [pc, #156]	@ (80020b0 <HAL_DMA_Abort_IT+0x3e0>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d02c      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a25      	ldr	r2, [pc, #148]	@ (80020b4 <HAL_DMA_Abort_IT+0x3e4>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d027      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a24      	ldr	r2, [pc, #144]	@ (80020b8 <HAL_DMA_Abort_IT+0x3e8>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d022      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a22      	ldr	r2, [pc, #136]	@ (80020bc <HAL_DMA_Abort_IT+0x3ec>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d01d      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a21      	ldr	r2, [pc, #132]	@ (80020c0 <HAL_DMA_Abort_IT+0x3f0>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d018      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a1f      	ldr	r2, [pc, #124]	@ (80020c4 <HAL_DMA_Abort_IT+0x3f4>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d013      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a1e      	ldr	r2, [pc, #120]	@ (80020c8 <HAL_DMA_Abort_IT+0x3f8>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d00e      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a1c      	ldr	r2, [pc, #112]	@ (80020cc <HAL_DMA_Abort_IT+0x3fc>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d009      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a1b      	ldr	r2, [pc, #108]	@ (80020d0 <HAL_DMA_Abort_IT+0x400>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d004      	beq.n	8002072 <HAL_DMA_Abort_IT+0x3a2>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a19      	ldr	r2, [pc, #100]	@ (80020d4 <HAL_DMA_Abort_IT+0x404>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d132      	bne.n	80020d8 <HAL_DMA_Abort_IT+0x408>
 8002072:	2301      	movs	r3, #1
 8002074:	e031      	b.n	80020da <HAL_DMA_Abort_IT+0x40a>
 8002076:	bf00      	nop
 8002078:	40020010 	.word	0x40020010
 800207c:	40020028 	.word	0x40020028
 8002080:	40020040 	.word	0x40020040
 8002084:	40020058 	.word	0x40020058
 8002088:	40020070 	.word	0x40020070
 800208c:	40020088 	.word	0x40020088
 8002090:	400200a0 	.word	0x400200a0
 8002094:	400200b8 	.word	0x400200b8
 8002098:	40020410 	.word	0x40020410
 800209c:	40020428 	.word	0x40020428
 80020a0:	40020440 	.word	0x40020440
 80020a4:	40020458 	.word	0x40020458
 80020a8:	40020470 	.word	0x40020470
 80020ac:	40020488 	.word	0x40020488
 80020b0:	400204a0 	.word	0x400204a0
 80020b4:	400204b8 	.word	0x400204b8
 80020b8:	58025408 	.word	0x58025408
 80020bc:	5802541c 	.word	0x5802541c
 80020c0:	58025430 	.word	0x58025430
 80020c4:	58025444 	.word	0x58025444
 80020c8:	58025458 	.word	0x58025458
 80020cc:	5802546c 	.word	0x5802546c
 80020d0:	58025480 	.word	0x58025480
 80020d4:	58025494 	.word	0x58025494
 80020d8:	2300      	movs	r3, #0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d028      	beq.n	8002130 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80020ec:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020f8:	f003 031f 	and.w	r3, r3, #31
 80020fc:	2201      	movs	r2, #1
 80020fe:	409a      	lsls	r2, r3
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800210c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002112:	2b00      	cmp	r3, #0
 8002114:	d00c      	beq.n	8002130 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002120:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002124:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800212e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2201      	movs	r2, #1
 8002134:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002144:	2b00      	cmp	r3, #0
 8002146:	d003      	beq.n	8002150 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	3710      	adds	r7, #16
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop

0800215c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b08a      	sub	sp, #40	@ 0x28
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002164:	2300      	movs	r3, #0
 8002166:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002168:	4b67      	ldr	r3, [pc, #412]	@ (8002308 <HAL_DMA_IRQHandler+0x1ac>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a67      	ldr	r2, [pc, #412]	@ (800230c <HAL_DMA_IRQHandler+0x1b0>)
 800216e:	fba2 2303 	umull	r2, r3, r2, r3
 8002172:	0a9b      	lsrs	r3, r3, #10
 8002174:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800217a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002180:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002182:	6a3b      	ldr	r3, [r7, #32]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a5f      	ldr	r2, [pc, #380]	@ (8002310 <HAL_DMA_IRQHandler+0x1b4>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d04a      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a5d      	ldr	r2, [pc, #372]	@ (8002314 <HAL_DMA_IRQHandler+0x1b8>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d045      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a5c      	ldr	r2, [pc, #368]	@ (8002318 <HAL_DMA_IRQHandler+0x1bc>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d040      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a5a      	ldr	r2, [pc, #360]	@ (800231c <HAL_DMA_IRQHandler+0x1c0>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d03b      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a59      	ldr	r2, [pc, #356]	@ (8002320 <HAL_DMA_IRQHandler+0x1c4>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d036      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a57      	ldr	r2, [pc, #348]	@ (8002324 <HAL_DMA_IRQHandler+0x1c8>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d031      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a56      	ldr	r2, [pc, #344]	@ (8002328 <HAL_DMA_IRQHandler+0x1cc>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d02c      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a54      	ldr	r2, [pc, #336]	@ (800232c <HAL_DMA_IRQHandler+0x1d0>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d027      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a53      	ldr	r2, [pc, #332]	@ (8002330 <HAL_DMA_IRQHandler+0x1d4>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d022      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a51      	ldr	r2, [pc, #324]	@ (8002334 <HAL_DMA_IRQHandler+0x1d8>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d01d      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a50      	ldr	r2, [pc, #320]	@ (8002338 <HAL_DMA_IRQHandler+0x1dc>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d018      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a4e      	ldr	r2, [pc, #312]	@ (800233c <HAL_DMA_IRQHandler+0x1e0>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d013      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a4d      	ldr	r2, [pc, #308]	@ (8002340 <HAL_DMA_IRQHandler+0x1e4>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d00e      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a4b      	ldr	r2, [pc, #300]	@ (8002344 <HAL_DMA_IRQHandler+0x1e8>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d009      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a4a      	ldr	r2, [pc, #296]	@ (8002348 <HAL_DMA_IRQHandler+0x1ec>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d004      	beq.n	800222e <HAL_DMA_IRQHandler+0xd2>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a48      	ldr	r2, [pc, #288]	@ (800234c <HAL_DMA_IRQHandler+0x1f0>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d101      	bne.n	8002232 <HAL_DMA_IRQHandler+0xd6>
 800222e:	2301      	movs	r3, #1
 8002230:	e000      	b.n	8002234 <HAL_DMA_IRQHandler+0xd8>
 8002232:	2300      	movs	r3, #0
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 842b 	beq.w	8002a90 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800223e:	f003 031f 	and.w	r3, r3, #31
 8002242:	2208      	movs	r2, #8
 8002244:	409a      	lsls	r2, r3
 8002246:	69bb      	ldr	r3, [r7, #24]
 8002248:	4013      	ands	r3, r2
 800224a:	2b00      	cmp	r3, #0
 800224c:	f000 80a2 	beq.w	8002394 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a2e      	ldr	r2, [pc, #184]	@ (8002310 <HAL_DMA_IRQHandler+0x1b4>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d04a      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a2d      	ldr	r2, [pc, #180]	@ (8002314 <HAL_DMA_IRQHandler+0x1b8>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d045      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a2b      	ldr	r2, [pc, #172]	@ (8002318 <HAL_DMA_IRQHandler+0x1bc>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d040      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a2a      	ldr	r2, [pc, #168]	@ (800231c <HAL_DMA_IRQHandler+0x1c0>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d03b      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a28      	ldr	r2, [pc, #160]	@ (8002320 <HAL_DMA_IRQHandler+0x1c4>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d036      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a27      	ldr	r2, [pc, #156]	@ (8002324 <HAL_DMA_IRQHandler+0x1c8>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d031      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a25      	ldr	r2, [pc, #148]	@ (8002328 <HAL_DMA_IRQHandler+0x1cc>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d02c      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a24      	ldr	r2, [pc, #144]	@ (800232c <HAL_DMA_IRQHandler+0x1d0>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d027      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a22      	ldr	r2, [pc, #136]	@ (8002330 <HAL_DMA_IRQHandler+0x1d4>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d022      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a21      	ldr	r2, [pc, #132]	@ (8002334 <HAL_DMA_IRQHandler+0x1d8>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d01d      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a1f      	ldr	r2, [pc, #124]	@ (8002338 <HAL_DMA_IRQHandler+0x1dc>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d018      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a1e      	ldr	r2, [pc, #120]	@ (800233c <HAL_DMA_IRQHandler+0x1e0>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d013      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a1c      	ldr	r2, [pc, #112]	@ (8002340 <HAL_DMA_IRQHandler+0x1e4>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d00e      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a1b      	ldr	r2, [pc, #108]	@ (8002344 <HAL_DMA_IRQHandler+0x1e8>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d009      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a19      	ldr	r2, [pc, #100]	@ (8002348 <HAL_DMA_IRQHandler+0x1ec>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d004      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x194>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a18      	ldr	r2, [pc, #96]	@ (800234c <HAL_DMA_IRQHandler+0x1f0>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d12f      	bne.n	8002350 <HAL_DMA_IRQHandler+0x1f4>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0304 	and.w	r3, r3, #4
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	bf14      	ite	ne
 80022fe:	2301      	movne	r3, #1
 8002300:	2300      	moveq	r3, #0
 8002302:	b2db      	uxtb	r3, r3
 8002304:	e02e      	b.n	8002364 <HAL_DMA_IRQHandler+0x208>
 8002306:	bf00      	nop
 8002308:	24000008 	.word	0x24000008
 800230c:	1b4e81b5 	.word	0x1b4e81b5
 8002310:	40020010 	.word	0x40020010
 8002314:	40020028 	.word	0x40020028
 8002318:	40020040 	.word	0x40020040
 800231c:	40020058 	.word	0x40020058
 8002320:	40020070 	.word	0x40020070
 8002324:	40020088 	.word	0x40020088
 8002328:	400200a0 	.word	0x400200a0
 800232c:	400200b8 	.word	0x400200b8
 8002330:	40020410 	.word	0x40020410
 8002334:	40020428 	.word	0x40020428
 8002338:	40020440 	.word	0x40020440
 800233c:	40020458 	.word	0x40020458
 8002340:	40020470 	.word	0x40020470
 8002344:	40020488 	.word	0x40020488
 8002348:	400204a0 	.word	0x400204a0
 800234c:	400204b8 	.word	0x400204b8
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0308 	and.w	r3, r3, #8
 800235a:	2b00      	cmp	r3, #0
 800235c:	bf14      	ite	ne
 800235e:	2301      	movne	r3, #1
 8002360:	2300      	moveq	r3, #0
 8002362:	b2db      	uxtb	r3, r3
 8002364:	2b00      	cmp	r3, #0
 8002366:	d015      	beq.n	8002394 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f022 0204 	bic.w	r2, r2, #4
 8002376:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800237c:	f003 031f 	and.w	r3, r3, #31
 8002380:	2208      	movs	r2, #8
 8002382:	409a      	lsls	r2, r3
 8002384:	6a3b      	ldr	r3, [r7, #32]
 8002386:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800238c:	f043 0201 	orr.w	r2, r3, #1
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002398:	f003 031f 	and.w	r3, r3, #31
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	fa22 f303 	lsr.w	r3, r2, r3
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d06e      	beq.n	8002488 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a69      	ldr	r2, [pc, #420]	@ (8002554 <HAL_DMA_IRQHandler+0x3f8>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d04a      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a67      	ldr	r2, [pc, #412]	@ (8002558 <HAL_DMA_IRQHandler+0x3fc>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d045      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a66      	ldr	r2, [pc, #408]	@ (800255c <HAL_DMA_IRQHandler+0x400>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d040      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a64      	ldr	r2, [pc, #400]	@ (8002560 <HAL_DMA_IRQHandler+0x404>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d03b      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a63      	ldr	r2, [pc, #396]	@ (8002564 <HAL_DMA_IRQHandler+0x408>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d036      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a61      	ldr	r2, [pc, #388]	@ (8002568 <HAL_DMA_IRQHandler+0x40c>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d031      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a60      	ldr	r2, [pc, #384]	@ (800256c <HAL_DMA_IRQHandler+0x410>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d02c      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a5e      	ldr	r2, [pc, #376]	@ (8002570 <HAL_DMA_IRQHandler+0x414>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d027      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a5d      	ldr	r2, [pc, #372]	@ (8002574 <HAL_DMA_IRQHandler+0x418>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d022      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a5b      	ldr	r2, [pc, #364]	@ (8002578 <HAL_DMA_IRQHandler+0x41c>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d01d      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a5a      	ldr	r2, [pc, #360]	@ (800257c <HAL_DMA_IRQHandler+0x420>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d018      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a58      	ldr	r2, [pc, #352]	@ (8002580 <HAL_DMA_IRQHandler+0x424>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d013      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a57      	ldr	r2, [pc, #348]	@ (8002584 <HAL_DMA_IRQHandler+0x428>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d00e      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a55      	ldr	r2, [pc, #340]	@ (8002588 <HAL_DMA_IRQHandler+0x42c>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d009      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a54      	ldr	r2, [pc, #336]	@ (800258c <HAL_DMA_IRQHandler+0x430>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d004      	beq.n	800244a <HAL_DMA_IRQHandler+0x2ee>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a52      	ldr	r2, [pc, #328]	@ (8002590 <HAL_DMA_IRQHandler+0x434>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d10a      	bne.n	8002460 <HAL_DMA_IRQHandler+0x304>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	695b      	ldr	r3, [r3, #20]
 8002450:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002454:	2b00      	cmp	r3, #0
 8002456:	bf14      	ite	ne
 8002458:	2301      	movne	r3, #1
 800245a:	2300      	moveq	r3, #0
 800245c:	b2db      	uxtb	r3, r3
 800245e:	e003      	b.n	8002468 <HAL_DMA_IRQHandler+0x30c>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	2300      	movs	r3, #0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d00d      	beq.n	8002488 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002470:	f003 031f 	and.w	r3, r3, #31
 8002474:	2201      	movs	r2, #1
 8002476:	409a      	lsls	r2, r3
 8002478:	6a3b      	ldr	r3, [r7, #32]
 800247a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002480:	f043 0202 	orr.w	r2, r3, #2
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800248c:	f003 031f 	and.w	r3, r3, #31
 8002490:	2204      	movs	r2, #4
 8002492:	409a      	lsls	r2, r3
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	4013      	ands	r3, r2
 8002498:	2b00      	cmp	r3, #0
 800249a:	f000 808f 	beq.w	80025bc <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a2c      	ldr	r2, [pc, #176]	@ (8002554 <HAL_DMA_IRQHandler+0x3f8>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d04a      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a2a      	ldr	r2, [pc, #168]	@ (8002558 <HAL_DMA_IRQHandler+0x3fc>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d045      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a29      	ldr	r2, [pc, #164]	@ (800255c <HAL_DMA_IRQHandler+0x400>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d040      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a27      	ldr	r2, [pc, #156]	@ (8002560 <HAL_DMA_IRQHandler+0x404>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d03b      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a26      	ldr	r2, [pc, #152]	@ (8002564 <HAL_DMA_IRQHandler+0x408>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d036      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a24      	ldr	r2, [pc, #144]	@ (8002568 <HAL_DMA_IRQHandler+0x40c>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d031      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a23      	ldr	r2, [pc, #140]	@ (800256c <HAL_DMA_IRQHandler+0x410>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d02c      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a21      	ldr	r2, [pc, #132]	@ (8002570 <HAL_DMA_IRQHandler+0x414>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d027      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a20      	ldr	r2, [pc, #128]	@ (8002574 <HAL_DMA_IRQHandler+0x418>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d022      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a1e      	ldr	r2, [pc, #120]	@ (8002578 <HAL_DMA_IRQHandler+0x41c>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d01d      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a1d      	ldr	r2, [pc, #116]	@ (800257c <HAL_DMA_IRQHandler+0x420>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d018      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a1b      	ldr	r2, [pc, #108]	@ (8002580 <HAL_DMA_IRQHandler+0x424>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d013      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a1a      	ldr	r2, [pc, #104]	@ (8002584 <HAL_DMA_IRQHandler+0x428>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d00e      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a18      	ldr	r2, [pc, #96]	@ (8002588 <HAL_DMA_IRQHandler+0x42c>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d009      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a17      	ldr	r2, [pc, #92]	@ (800258c <HAL_DMA_IRQHandler+0x430>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d004      	beq.n	800253e <HAL_DMA_IRQHandler+0x3e2>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a15      	ldr	r2, [pc, #84]	@ (8002590 <HAL_DMA_IRQHandler+0x434>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d12a      	bne.n	8002594 <HAL_DMA_IRQHandler+0x438>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	2b00      	cmp	r3, #0
 800254a:	bf14      	ite	ne
 800254c:	2301      	movne	r3, #1
 800254e:	2300      	moveq	r3, #0
 8002550:	b2db      	uxtb	r3, r3
 8002552:	e023      	b.n	800259c <HAL_DMA_IRQHandler+0x440>
 8002554:	40020010 	.word	0x40020010
 8002558:	40020028 	.word	0x40020028
 800255c:	40020040 	.word	0x40020040
 8002560:	40020058 	.word	0x40020058
 8002564:	40020070 	.word	0x40020070
 8002568:	40020088 	.word	0x40020088
 800256c:	400200a0 	.word	0x400200a0
 8002570:	400200b8 	.word	0x400200b8
 8002574:	40020410 	.word	0x40020410
 8002578:	40020428 	.word	0x40020428
 800257c:	40020440 	.word	0x40020440
 8002580:	40020458 	.word	0x40020458
 8002584:	40020470 	.word	0x40020470
 8002588:	40020488 	.word	0x40020488
 800258c:	400204a0 	.word	0x400204a0
 8002590:	400204b8 	.word	0x400204b8
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2300      	movs	r3, #0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d00d      	beq.n	80025bc <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a4:	f003 031f 	and.w	r3, r3, #31
 80025a8:	2204      	movs	r2, #4
 80025aa:	409a      	lsls	r2, r3
 80025ac:	6a3b      	ldr	r3, [r7, #32]
 80025ae:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025b4:	f043 0204 	orr.w	r2, r3, #4
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c0:	f003 031f 	and.w	r3, r3, #31
 80025c4:	2210      	movs	r2, #16
 80025c6:	409a      	lsls	r2, r3
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	4013      	ands	r3, r2
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	f000 80a6 	beq.w	800271e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a85      	ldr	r2, [pc, #532]	@ (80027ec <HAL_DMA_IRQHandler+0x690>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d04a      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a83      	ldr	r2, [pc, #524]	@ (80027f0 <HAL_DMA_IRQHandler+0x694>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d045      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a82      	ldr	r2, [pc, #520]	@ (80027f4 <HAL_DMA_IRQHandler+0x698>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d040      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a80      	ldr	r2, [pc, #512]	@ (80027f8 <HAL_DMA_IRQHandler+0x69c>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d03b      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a7f      	ldr	r2, [pc, #508]	@ (80027fc <HAL_DMA_IRQHandler+0x6a0>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d036      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a7d      	ldr	r2, [pc, #500]	@ (8002800 <HAL_DMA_IRQHandler+0x6a4>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d031      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a7c      	ldr	r2, [pc, #496]	@ (8002804 <HAL_DMA_IRQHandler+0x6a8>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d02c      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a7a      	ldr	r2, [pc, #488]	@ (8002808 <HAL_DMA_IRQHandler+0x6ac>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d027      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a79      	ldr	r2, [pc, #484]	@ (800280c <HAL_DMA_IRQHandler+0x6b0>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d022      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a77      	ldr	r2, [pc, #476]	@ (8002810 <HAL_DMA_IRQHandler+0x6b4>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d01d      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a76      	ldr	r2, [pc, #472]	@ (8002814 <HAL_DMA_IRQHandler+0x6b8>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d018      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a74      	ldr	r2, [pc, #464]	@ (8002818 <HAL_DMA_IRQHandler+0x6bc>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d013      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a73      	ldr	r2, [pc, #460]	@ (800281c <HAL_DMA_IRQHandler+0x6c0>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d00e      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a71      	ldr	r2, [pc, #452]	@ (8002820 <HAL_DMA_IRQHandler+0x6c4>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d009      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a70      	ldr	r2, [pc, #448]	@ (8002824 <HAL_DMA_IRQHandler+0x6c8>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d004      	beq.n	8002672 <HAL_DMA_IRQHandler+0x516>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a6e      	ldr	r2, [pc, #440]	@ (8002828 <HAL_DMA_IRQHandler+0x6cc>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d10a      	bne.n	8002688 <HAL_DMA_IRQHandler+0x52c>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0308 	and.w	r3, r3, #8
 800267c:	2b00      	cmp	r3, #0
 800267e:	bf14      	ite	ne
 8002680:	2301      	movne	r3, #1
 8002682:	2300      	moveq	r3, #0
 8002684:	b2db      	uxtb	r3, r3
 8002686:	e009      	b.n	800269c <HAL_DMA_IRQHandler+0x540>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	2b00      	cmp	r3, #0
 8002694:	bf14      	ite	ne
 8002696:	2301      	movne	r3, #1
 8002698:	2300      	moveq	r3, #0
 800269a:	b2db      	uxtb	r3, r3
 800269c:	2b00      	cmp	r3, #0
 800269e:	d03e      	beq.n	800271e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026a4:	f003 031f 	and.w	r3, r3, #31
 80026a8:	2210      	movs	r2, #16
 80026aa:	409a      	lsls	r2, r3
 80026ac:	6a3b      	ldr	r3, [r7, #32]
 80026ae:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d018      	beq.n	80026f0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d108      	bne.n	80026de <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d024      	beq.n	800271e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	4798      	blx	r3
 80026dc:	e01f      	b.n	800271e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d01b      	beq.n	800271e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	4798      	blx	r3
 80026ee:	e016      	b.n	800271e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d107      	bne.n	800270e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f022 0208 	bic.w	r2, r2, #8
 800270c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002712:	2b00      	cmp	r3, #0
 8002714:	d003      	beq.n	800271e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002722:	f003 031f 	and.w	r3, r3, #31
 8002726:	2220      	movs	r2, #32
 8002728:	409a      	lsls	r2, r3
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	4013      	ands	r3, r2
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 8110 	beq.w	8002954 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a2c      	ldr	r2, [pc, #176]	@ (80027ec <HAL_DMA_IRQHandler+0x690>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d04a      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a2b      	ldr	r2, [pc, #172]	@ (80027f0 <HAL_DMA_IRQHandler+0x694>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d045      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a29      	ldr	r2, [pc, #164]	@ (80027f4 <HAL_DMA_IRQHandler+0x698>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d040      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a28      	ldr	r2, [pc, #160]	@ (80027f8 <HAL_DMA_IRQHandler+0x69c>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d03b      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a26      	ldr	r2, [pc, #152]	@ (80027fc <HAL_DMA_IRQHandler+0x6a0>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d036      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a25      	ldr	r2, [pc, #148]	@ (8002800 <HAL_DMA_IRQHandler+0x6a4>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d031      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a23      	ldr	r2, [pc, #140]	@ (8002804 <HAL_DMA_IRQHandler+0x6a8>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d02c      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a22      	ldr	r2, [pc, #136]	@ (8002808 <HAL_DMA_IRQHandler+0x6ac>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d027      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a20      	ldr	r2, [pc, #128]	@ (800280c <HAL_DMA_IRQHandler+0x6b0>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d022      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a1f      	ldr	r2, [pc, #124]	@ (8002810 <HAL_DMA_IRQHandler+0x6b4>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d01d      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a1d      	ldr	r2, [pc, #116]	@ (8002814 <HAL_DMA_IRQHandler+0x6b8>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d018      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a1c      	ldr	r2, [pc, #112]	@ (8002818 <HAL_DMA_IRQHandler+0x6bc>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d013      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a1a      	ldr	r2, [pc, #104]	@ (800281c <HAL_DMA_IRQHandler+0x6c0>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d00e      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a19      	ldr	r2, [pc, #100]	@ (8002820 <HAL_DMA_IRQHandler+0x6c4>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d009      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a17      	ldr	r2, [pc, #92]	@ (8002824 <HAL_DMA_IRQHandler+0x6c8>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d004      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x678>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a16      	ldr	r2, [pc, #88]	@ (8002828 <HAL_DMA_IRQHandler+0x6cc>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d12b      	bne.n	800282c <HAL_DMA_IRQHandler+0x6d0>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0310 	and.w	r3, r3, #16
 80027de:	2b00      	cmp	r3, #0
 80027e0:	bf14      	ite	ne
 80027e2:	2301      	movne	r3, #1
 80027e4:	2300      	moveq	r3, #0
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	e02a      	b.n	8002840 <HAL_DMA_IRQHandler+0x6e4>
 80027ea:	bf00      	nop
 80027ec:	40020010 	.word	0x40020010
 80027f0:	40020028 	.word	0x40020028
 80027f4:	40020040 	.word	0x40020040
 80027f8:	40020058 	.word	0x40020058
 80027fc:	40020070 	.word	0x40020070
 8002800:	40020088 	.word	0x40020088
 8002804:	400200a0 	.word	0x400200a0
 8002808:	400200b8 	.word	0x400200b8
 800280c:	40020410 	.word	0x40020410
 8002810:	40020428 	.word	0x40020428
 8002814:	40020440 	.word	0x40020440
 8002818:	40020458 	.word	0x40020458
 800281c:	40020470 	.word	0x40020470
 8002820:	40020488 	.word	0x40020488
 8002824:	400204a0 	.word	0x400204a0
 8002828:	400204b8 	.word	0x400204b8
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	2b00      	cmp	r3, #0
 8002838:	bf14      	ite	ne
 800283a:	2301      	movne	r3, #1
 800283c:	2300      	moveq	r3, #0
 800283e:	b2db      	uxtb	r3, r3
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 8087 	beq.w	8002954 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800284a:	f003 031f 	and.w	r3, r3, #31
 800284e:	2220      	movs	r2, #32
 8002850:	409a      	lsls	r2, r3
 8002852:	6a3b      	ldr	r3, [r7, #32]
 8002854:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800285c:	b2db      	uxtb	r3, r3
 800285e:	2b04      	cmp	r3, #4
 8002860:	d139      	bne.n	80028d6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f022 0216 	bic.w	r2, r2, #22
 8002870:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	695a      	ldr	r2, [r3, #20]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002880:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002886:	2b00      	cmp	r3, #0
 8002888:	d103      	bne.n	8002892 <HAL_DMA_IRQHandler+0x736>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800288e:	2b00      	cmp	r3, #0
 8002890:	d007      	beq.n	80028a2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f022 0208 	bic.w	r2, r2, #8
 80028a0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028a6:	f003 031f 	and.w	r3, r3, #31
 80028aa:	223f      	movs	r2, #63	@ 0x3f
 80028ac:	409a      	lsls	r2, r3
 80028ae:	6a3b      	ldr	r3, [r7, #32]
 80028b0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2201      	movs	r2, #1
 80028b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	f000 834a 	beq.w	8002f60 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	4798      	blx	r3
          }
          return;
 80028d4:	e344      	b.n	8002f60 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d018      	beq.n	8002916 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d108      	bne.n	8002904 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d02c      	beq.n	8002954 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	4798      	blx	r3
 8002902:	e027      	b.n	8002954 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002908:	2b00      	cmp	r3, #0
 800290a:	d023      	beq.n	8002954 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	4798      	blx	r3
 8002914:	e01e      	b.n	8002954 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002920:	2b00      	cmp	r3, #0
 8002922:	d10f      	bne.n	8002944 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 0210 	bic.w	r2, r2, #16
 8002932:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002948:	2b00      	cmp	r3, #0
 800294a:	d003      	beq.n	8002954 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002958:	2b00      	cmp	r3, #0
 800295a:	f000 8306 	beq.w	8002f6a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002962:	f003 0301 	and.w	r3, r3, #1
 8002966:	2b00      	cmp	r3, #0
 8002968:	f000 8088 	beq.w	8002a7c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2204      	movs	r2, #4
 8002970:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a7a      	ldr	r2, [pc, #488]	@ (8002b64 <HAL_DMA_IRQHandler+0xa08>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d04a      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a79      	ldr	r2, [pc, #484]	@ (8002b68 <HAL_DMA_IRQHandler+0xa0c>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d045      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a77      	ldr	r2, [pc, #476]	@ (8002b6c <HAL_DMA_IRQHandler+0xa10>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d040      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a76      	ldr	r2, [pc, #472]	@ (8002b70 <HAL_DMA_IRQHandler+0xa14>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d03b      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a74      	ldr	r2, [pc, #464]	@ (8002b74 <HAL_DMA_IRQHandler+0xa18>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d036      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a73      	ldr	r2, [pc, #460]	@ (8002b78 <HAL_DMA_IRQHandler+0xa1c>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d031      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a71      	ldr	r2, [pc, #452]	@ (8002b7c <HAL_DMA_IRQHandler+0xa20>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d02c      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a70      	ldr	r2, [pc, #448]	@ (8002b80 <HAL_DMA_IRQHandler+0xa24>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d027      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a6e      	ldr	r2, [pc, #440]	@ (8002b84 <HAL_DMA_IRQHandler+0xa28>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d022      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a6d      	ldr	r2, [pc, #436]	@ (8002b88 <HAL_DMA_IRQHandler+0xa2c>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d01d      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a6b      	ldr	r2, [pc, #428]	@ (8002b8c <HAL_DMA_IRQHandler+0xa30>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d018      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a6a      	ldr	r2, [pc, #424]	@ (8002b90 <HAL_DMA_IRQHandler+0xa34>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d013      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a68      	ldr	r2, [pc, #416]	@ (8002b94 <HAL_DMA_IRQHandler+0xa38>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d00e      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a67      	ldr	r2, [pc, #412]	@ (8002b98 <HAL_DMA_IRQHandler+0xa3c>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d009      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a65      	ldr	r2, [pc, #404]	@ (8002b9c <HAL_DMA_IRQHandler+0xa40>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d004      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x8b8>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a64      	ldr	r2, [pc, #400]	@ (8002ba0 <HAL_DMA_IRQHandler+0xa44>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d108      	bne.n	8002a26 <HAL_DMA_IRQHandler+0x8ca>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f022 0201 	bic.w	r2, r2, #1
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	e007      	b.n	8002a36 <HAL_DMA_IRQHandler+0x8da>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f022 0201 	bic.w	r2, r2, #1
 8002a34:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	60fb      	str	r3, [r7, #12]
 8002a3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d307      	bcc.n	8002a52 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0301 	and.w	r3, r3, #1
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d1f2      	bne.n	8002a36 <HAL_DMA_IRQHandler+0x8da>
 8002a50:	e000      	b.n	8002a54 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002a52:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d004      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2203      	movs	r2, #3
 8002a66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8002a6a:	e003      	b.n	8002a74 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f000 8272 	beq.w	8002f6a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	4798      	blx	r3
 8002a8e:	e26c      	b.n	8002f6a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a43      	ldr	r2, [pc, #268]	@ (8002ba4 <HAL_DMA_IRQHandler+0xa48>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d022      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x984>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a42      	ldr	r2, [pc, #264]	@ (8002ba8 <HAL_DMA_IRQHandler+0xa4c>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d01d      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x984>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a40      	ldr	r2, [pc, #256]	@ (8002bac <HAL_DMA_IRQHandler+0xa50>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d018      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x984>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a3f      	ldr	r2, [pc, #252]	@ (8002bb0 <HAL_DMA_IRQHandler+0xa54>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d013      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x984>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a3d      	ldr	r2, [pc, #244]	@ (8002bb4 <HAL_DMA_IRQHandler+0xa58>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d00e      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x984>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a3c      	ldr	r2, [pc, #240]	@ (8002bb8 <HAL_DMA_IRQHandler+0xa5c>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d009      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x984>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a3a      	ldr	r2, [pc, #232]	@ (8002bbc <HAL_DMA_IRQHandler+0xa60>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d004      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x984>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a39      	ldr	r2, [pc, #228]	@ (8002bc0 <HAL_DMA_IRQHandler+0xa64>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d101      	bne.n	8002ae4 <HAL_DMA_IRQHandler+0x988>
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e000      	b.n	8002ae6 <HAL_DMA_IRQHandler+0x98a>
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f000 823f 	beq.w	8002f6a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002af8:	f003 031f 	and.w	r3, r3, #31
 8002afc:	2204      	movs	r2, #4
 8002afe:	409a      	lsls	r2, r3
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	4013      	ands	r3, r2
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	f000 80cd 	beq.w	8002ca4 <HAL_DMA_IRQHandler+0xb48>
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	f003 0304 	and.w	r3, r3, #4
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	f000 80c7 	beq.w	8002ca4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b1a:	f003 031f 	and.w	r3, r3, #31
 8002b1e:	2204      	movs	r2, #4
 8002b20:	409a      	lsls	r2, r3
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d049      	beq.n	8002bc4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d109      	bne.n	8002b4e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	f000 8210 	beq.w	8002f64 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002b4c:	e20a      	b.n	8002f64 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	f000 8206 	beq.w	8002f64 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002b60:	e200      	b.n	8002f64 <HAL_DMA_IRQHandler+0xe08>
 8002b62:	bf00      	nop
 8002b64:	40020010 	.word	0x40020010
 8002b68:	40020028 	.word	0x40020028
 8002b6c:	40020040 	.word	0x40020040
 8002b70:	40020058 	.word	0x40020058
 8002b74:	40020070 	.word	0x40020070
 8002b78:	40020088 	.word	0x40020088
 8002b7c:	400200a0 	.word	0x400200a0
 8002b80:	400200b8 	.word	0x400200b8
 8002b84:	40020410 	.word	0x40020410
 8002b88:	40020428 	.word	0x40020428
 8002b8c:	40020440 	.word	0x40020440
 8002b90:	40020458 	.word	0x40020458
 8002b94:	40020470 	.word	0x40020470
 8002b98:	40020488 	.word	0x40020488
 8002b9c:	400204a0 	.word	0x400204a0
 8002ba0:	400204b8 	.word	0x400204b8
 8002ba4:	58025408 	.word	0x58025408
 8002ba8:	5802541c 	.word	0x5802541c
 8002bac:	58025430 	.word	0x58025430
 8002bb0:	58025444 	.word	0x58025444
 8002bb4:	58025458 	.word	0x58025458
 8002bb8:	5802546c 	.word	0x5802546c
 8002bbc:	58025480 	.word	0x58025480
 8002bc0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	f003 0320 	and.w	r3, r3, #32
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d160      	bne.n	8002c90 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a7f      	ldr	r2, [pc, #508]	@ (8002dd0 <HAL_DMA_IRQHandler+0xc74>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d04a      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a7d      	ldr	r2, [pc, #500]	@ (8002dd4 <HAL_DMA_IRQHandler+0xc78>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d045      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a7c      	ldr	r2, [pc, #496]	@ (8002dd8 <HAL_DMA_IRQHandler+0xc7c>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d040      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a7a      	ldr	r2, [pc, #488]	@ (8002ddc <HAL_DMA_IRQHandler+0xc80>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d03b      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a79      	ldr	r2, [pc, #484]	@ (8002de0 <HAL_DMA_IRQHandler+0xc84>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d036      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a77      	ldr	r2, [pc, #476]	@ (8002de4 <HAL_DMA_IRQHandler+0xc88>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d031      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a76      	ldr	r2, [pc, #472]	@ (8002de8 <HAL_DMA_IRQHandler+0xc8c>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d02c      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a74      	ldr	r2, [pc, #464]	@ (8002dec <HAL_DMA_IRQHandler+0xc90>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d027      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a73      	ldr	r2, [pc, #460]	@ (8002df0 <HAL_DMA_IRQHandler+0xc94>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d022      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a71      	ldr	r2, [pc, #452]	@ (8002df4 <HAL_DMA_IRQHandler+0xc98>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d01d      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a70      	ldr	r2, [pc, #448]	@ (8002df8 <HAL_DMA_IRQHandler+0xc9c>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d018      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a6e      	ldr	r2, [pc, #440]	@ (8002dfc <HAL_DMA_IRQHandler+0xca0>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d013      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a6d      	ldr	r2, [pc, #436]	@ (8002e00 <HAL_DMA_IRQHandler+0xca4>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d00e      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a6b      	ldr	r2, [pc, #428]	@ (8002e04 <HAL_DMA_IRQHandler+0xca8>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d009      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a6a      	ldr	r2, [pc, #424]	@ (8002e08 <HAL_DMA_IRQHandler+0xcac>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d004      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xb12>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a68      	ldr	r2, [pc, #416]	@ (8002e0c <HAL_DMA_IRQHandler+0xcb0>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d108      	bne.n	8002c80 <HAL_DMA_IRQHandler+0xb24>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f022 0208 	bic.w	r2, r2, #8
 8002c7c:	601a      	str	r2, [r3, #0]
 8002c7e:	e007      	b.n	8002c90 <HAL_DMA_IRQHandler+0xb34>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f022 0204 	bic.w	r2, r2, #4
 8002c8e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f000 8165 	beq.w	8002f64 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ca2:	e15f      	b.n	8002f64 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ca8:	f003 031f 	and.w	r3, r3, #31
 8002cac:	2202      	movs	r2, #2
 8002cae:	409a      	lsls	r2, r3
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f000 80c5 	beq.w	8002e44 <HAL_DMA_IRQHandler+0xce8>
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	f003 0302 	and.w	r3, r3, #2
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	f000 80bf 	beq.w	8002e44 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cca:	f003 031f 	and.w	r3, r3, #31
 8002cce:	2202      	movs	r2, #2
 8002cd0:	409a      	lsls	r2, r3
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d018      	beq.n	8002d12 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d109      	bne.n	8002cfe <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f000 813a 	beq.w	8002f68 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002cfc:	e134      	b.n	8002f68 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	f000 8130 	beq.w	8002f68 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d10:	e12a      	b.n	8002f68 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	f003 0320 	and.w	r3, r3, #32
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f040 8089 	bne.w	8002e30 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a2b      	ldr	r2, [pc, #172]	@ (8002dd0 <HAL_DMA_IRQHandler+0xc74>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d04a      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a29      	ldr	r2, [pc, #164]	@ (8002dd4 <HAL_DMA_IRQHandler+0xc78>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d045      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a28      	ldr	r2, [pc, #160]	@ (8002dd8 <HAL_DMA_IRQHandler+0xc7c>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d040      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a26      	ldr	r2, [pc, #152]	@ (8002ddc <HAL_DMA_IRQHandler+0xc80>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d03b      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a25      	ldr	r2, [pc, #148]	@ (8002de0 <HAL_DMA_IRQHandler+0xc84>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d036      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a23      	ldr	r2, [pc, #140]	@ (8002de4 <HAL_DMA_IRQHandler+0xc88>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d031      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a22      	ldr	r2, [pc, #136]	@ (8002de8 <HAL_DMA_IRQHandler+0xc8c>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d02c      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a20      	ldr	r2, [pc, #128]	@ (8002dec <HAL_DMA_IRQHandler+0xc90>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d027      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a1f      	ldr	r2, [pc, #124]	@ (8002df0 <HAL_DMA_IRQHandler+0xc94>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d022      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a1d      	ldr	r2, [pc, #116]	@ (8002df4 <HAL_DMA_IRQHandler+0xc98>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d01d      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a1c      	ldr	r2, [pc, #112]	@ (8002df8 <HAL_DMA_IRQHandler+0xc9c>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d018      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a1a      	ldr	r2, [pc, #104]	@ (8002dfc <HAL_DMA_IRQHandler+0xca0>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d013      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a19      	ldr	r2, [pc, #100]	@ (8002e00 <HAL_DMA_IRQHandler+0xca4>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d00e      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a17      	ldr	r2, [pc, #92]	@ (8002e04 <HAL_DMA_IRQHandler+0xca8>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d009      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a16      	ldr	r2, [pc, #88]	@ (8002e08 <HAL_DMA_IRQHandler+0xcac>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d004      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xc62>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a14      	ldr	r2, [pc, #80]	@ (8002e0c <HAL_DMA_IRQHandler+0xcb0>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d128      	bne.n	8002e10 <HAL_DMA_IRQHandler+0xcb4>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f022 0214 	bic.w	r2, r2, #20
 8002dcc:	601a      	str	r2, [r3, #0]
 8002dce:	e027      	b.n	8002e20 <HAL_DMA_IRQHandler+0xcc4>
 8002dd0:	40020010 	.word	0x40020010
 8002dd4:	40020028 	.word	0x40020028
 8002dd8:	40020040 	.word	0x40020040
 8002ddc:	40020058 	.word	0x40020058
 8002de0:	40020070 	.word	0x40020070
 8002de4:	40020088 	.word	0x40020088
 8002de8:	400200a0 	.word	0x400200a0
 8002dec:	400200b8 	.word	0x400200b8
 8002df0:	40020410 	.word	0x40020410
 8002df4:	40020428 	.word	0x40020428
 8002df8:	40020440 	.word	0x40020440
 8002dfc:	40020458 	.word	0x40020458
 8002e00:	40020470 	.word	0x40020470
 8002e04:	40020488 	.word	0x40020488
 8002e08:	400204a0 	.word	0x400204a0
 8002e0c:	400204b8 	.word	0x400204b8
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 020a 	bic.w	r2, r2, #10
 8002e1e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f000 8097 	beq.w	8002f68 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002e42:	e091      	b.n	8002f68 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e48:	f003 031f 	and.w	r3, r3, #31
 8002e4c:	2208      	movs	r2, #8
 8002e4e:	409a      	lsls	r2, r3
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	4013      	ands	r3, r2
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	f000 8088 	beq.w	8002f6a <HAL_DMA_IRQHandler+0xe0e>
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	f003 0308 	and.w	r3, r3, #8
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	f000 8082 	beq.w	8002f6a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a41      	ldr	r2, [pc, #260]	@ (8002f70 <HAL_DMA_IRQHandler+0xe14>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d04a      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a3f      	ldr	r2, [pc, #252]	@ (8002f74 <HAL_DMA_IRQHandler+0xe18>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d045      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a3e      	ldr	r2, [pc, #248]	@ (8002f78 <HAL_DMA_IRQHandler+0xe1c>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d040      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a3c      	ldr	r2, [pc, #240]	@ (8002f7c <HAL_DMA_IRQHandler+0xe20>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d03b      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a3b      	ldr	r2, [pc, #236]	@ (8002f80 <HAL_DMA_IRQHandler+0xe24>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d036      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a39      	ldr	r2, [pc, #228]	@ (8002f84 <HAL_DMA_IRQHandler+0xe28>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d031      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a38      	ldr	r2, [pc, #224]	@ (8002f88 <HAL_DMA_IRQHandler+0xe2c>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d02c      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a36      	ldr	r2, [pc, #216]	@ (8002f8c <HAL_DMA_IRQHandler+0xe30>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d027      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a35      	ldr	r2, [pc, #212]	@ (8002f90 <HAL_DMA_IRQHandler+0xe34>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d022      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a33      	ldr	r2, [pc, #204]	@ (8002f94 <HAL_DMA_IRQHandler+0xe38>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d01d      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a32      	ldr	r2, [pc, #200]	@ (8002f98 <HAL_DMA_IRQHandler+0xe3c>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d018      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a30      	ldr	r2, [pc, #192]	@ (8002f9c <HAL_DMA_IRQHandler+0xe40>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d013      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a2f      	ldr	r2, [pc, #188]	@ (8002fa0 <HAL_DMA_IRQHandler+0xe44>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d00e      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a2d      	ldr	r2, [pc, #180]	@ (8002fa4 <HAL_DMA_IRQHandler+0xe48>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d009      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a2c      	ldr	r2, [pc, #176]	@ (8002fa8 <HAL_DMA_IRQHandler+0xe4c>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d004      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xdaa>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a2a      	ldr	r2, [pc, #168]	@ (8002fac <HAL_DMA_IRQHandler+0xe50>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d108      	bne.n	8002f18 <HAL_DMA_IRQHandler+0xdbc>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f022 021c 	bic.w	r2, r2, #28
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	e007      	b.n	8002f28 <HAL_DMA_IRQHandler+0xdcc>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f022 020e 	bic.w	r2, r2, #14
 8002f26:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2c:	f003 031f 	and.w	r3, r3, #31
 8002f30:	2201      	movs	r2, #1
 8002f32:	409a      	lsls	r2, r3
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d009      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	4798      	blx	r3
 8002f5e:	e004      	b.n	8002f6a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002f60:	bf00      	nop
 8002f62:	e002      	b.n	8002f6a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002f64:	bf00      	nop
 8002f66:	e000      	b.n	8002f6a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002f68:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002f6a:	3728      	adds	r7, #40	@ 0x28
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	40020010 	.word	0x40020010
 8002f74:	40020028 	.word	0x40020028
 8002f78:	40020040 	.word	0x40020040
 8002f7c:	40020058 	.word	0x40020058
 8002f80:	40020070 	.word	0x40020070
 8002f84:	40020088 	.word	0x40020088
 8002f88:	400200a0 	.word	0x400200a0
 8002f8c:	400200b8 	.word	0x400200b8
 8002f90:	40020410 	.word	0x40020410
 8002f94:	40020428 	.word	0x40020428
 8002f98:	40020440 	.word	0x40020440
 8002f9c:	40020458 	.word	0x40020458
 8002fa0:	40020470 	.word	0x40020470
 8002fa4:	40020488 	.word	0x40020488
 8002fa8:	400204a0 	.word	0x400204a0
 8002fac:	400204b8 	.word	0x400204b8

08002fb0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b087      	sub	sp, #28
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]
 8002fd4:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fda:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fe0:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a7f      	ldr	r2, [pc, #508]	@ (80031e4 <DMA_SetConfig+0x21c>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d072      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a7d      	ldr	r2, [pc, #500]	@ (80031e8 <DMA_SetConfig+0x220>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d06d      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a7c      	ldr	r2, [pc, #496]	@ (80031ec <DMA_SetConfig+0x224>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d068      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a7a      	ldr	r2, [pc, #488]	@ (80031f0 <DMA_SetConfig+0x228>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d063      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a79      	ldr	r2, [pc, #484]	@ (80031f4 <DMA_SetConfig+0x22c>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d05e      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a77      	ldr	r2, [pc, #476]	@ (80031f8 <DMA_SetConfig+0x230>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d059      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a76      	ldr	r2, [pc, #472]	@ (80031fc <DMA_SetConfig+0x234>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d054      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a74      	ldr	r2, [pc, #464]	@ (8003200 <DMA_SetConfig+0x238>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d04f      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a73      	ldr	r2, [pc, #460]	@ (8003204 <DMA_SetConfig+0x23c>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d04a      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a71      	ldr	r2, [pc, #452]	@ (8003208 <DMA_SetConfig+0x240>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d045      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a70      	ldr	r2, [pc, #448]	@ (800320c <DMA_SetConfig+0x244>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d040      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a6e      	ldr	r2, [pc, #440]	@ (8003210 <DMA_SetConfig+0x248>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d03b      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a6d      	ldr	r2, [pc, #436]	@ (8003214 <DMA_SetConfig+0x24c>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d036      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a6b      	ldr	r2, [pc, #428]	@ (8003218 <DMA_SetConfig+0x250>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d031      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a6a      	ldr	r2, [pc, #424]	@ (800321c <DMA_SetConfig+0x254>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d02c      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a68      	ldr	r2, [pc, #416]	@ (8003220 <DMA_SetConfig+0x258>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d027      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a67      	ldr	r2, [pc, #412]	@ (8003224 <DMA_SetConfig+0x25c>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d022      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a65      	ldr	r2, [pc, #404]	@ (8003228 <DMA_SetConfig+0x260>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d01d      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a64      	ldr	r2, [pc, #400]	@ (800322c <DMA_SetConfig+0x264>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d018      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a62      	ldr	r2, [pc, #392]	@ (8003230 <DMA_SetConfig+0x268>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d013      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a61      	ldr	r2, [pc, #388]	@ (8003234 <DMA_SetConfig+0x26c>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d00e      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a5f      	ldr	r2, [pc, #380]	@ (8003238 <DMA_SetConfig+0x270>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d009      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a5e      	ldr	r2, [pc, #376]	@ (800323c <DMA_SetConfig+0x274>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d004      	beq.n	80030d2 <DMA_SetConfig+0x10a>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a5c      	ldr	r2, [pc, #368]	@ (8003240 <DMA_SetConfig+0x278>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d101      	bne.n	80030d6 <DMA_SetConfig+0x10e>
 80030d2:	2301      	movs	r3, #1
 80030d4:	e000      	b.n	80030d8 <DMA_SetConfig+0x110>
 80030d6:	2300      	movs	r3, #0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d00d      	beq.n	80030f8 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80030e0:	68fa      	ldr	r2, [r7, #12]
 80030e2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80030e4:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d004      	beq.n	80030f8 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030f2:	68fa      	ldr	r2, [r7, #12]
 80030f4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80030f6:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a39      	ldr	r2, [pc, #228]	@ (80031e4 <DMA_SetConfig+0x21c>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d04a      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a38      	ldr	r2, [pc, #224]	@ (80031e8 <DMA_SetConfig+0x220>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d045      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a36      	ldr	r2, [pc, #216]	@ (80031ec <DMA_SetConfig+0x224>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d040      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a35      	ldr	r2, [pc, #212]	@ (80031f0 <DMA_SetConfig+0x228>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d03b      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a33      	ldr	r2, [pc, #204]	@ (80031f4 <DMA_SetConfig+0x22c>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d036      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a32      	ldr	r2, [pc, #200]	@ (80031f8 <DMA_SetConfig+0x230>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d031      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a30      	ldr	r2, [pc, #192]	@ (80031fc <DMA_SetConfig+0x234>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d02c      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a2f      	ldr	r2, [pc, #188]	@ (8003200 <DMA_SetConfig+0x238>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d027      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a2d      	ldr	r2, [pc, #180]	@ (8003204 <DMA_SetConfig+0x23c>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d022      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a2c      	ldr	r2, [pc, #176]	@ (8003208 <DMA_SetConfig+0x240>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d01d      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a2a      	ldr	r2, [pc, #168]	@ (800320c <DMA_SetConfig+0x244>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d018      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a29      	ldr	r2, [pc, #164]	@ (8003210 <DMA_SetConfig+0x248>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d013      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a27      	ldr	r2, [pc, #156]	@ (8003214 <DMA_SetConfig+0x24c>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d00e      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a26      	ldr	r2, [pc, #152]	@ (8003218 <DMA_SetConfig+0x250>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d009      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a24      	ldr	r2, [pc, #144]	@ (800321c <DMA_SetConfig+0x254>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d004      	beq.n	8003198 <DMA_SetConfig+0x1d0>
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a23      	ldr	r2, [pc, #140]	@ (8003220 <DMA_SetConfig+0x258>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d101      	bne.n	800319c <DMA_SetConfig+0x1d4>
 8003198:	2301      	movs	r3, #1
 800319a:	e000      	b.n	800319e <DMA_SetConfig+0x1d6>
 800319c:	2300      	movs	r3, #0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d059      	beq.n	8003256 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a6:	f003 031f 	and.w	r3, r3, #31
 80031aa:	223f      	movs	r2, #63	@ 0x3f
 80031ac:	409a      	lsls	r2, r3
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80031c0:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	683a      	ldr	r2, [r7, #0]
 80031c8:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	2b40      	cmp	r3, #64	@ 0x40
 80031d0:	d138      	bne.n	8003244 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68ba      	ldr	r2, [r7, #8]
 80031e0:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80031e2:	e086      	b.n	80032f2 <DMA_SetConfig+0x32a>
 80031e4:	40020010 	.word	0x40020010
 80031e8:	40020028 	.word	0x40020028
 80031ec:	40020040 	.word	0x40020040
 80031f0:	40020058 	.word	0x40020058
 80031f4:	40020070 	.word	0x40020070
 80031f8:	40020088 	.word	0x40020088
 80031fc:	400200a0 	.word	0x400200a0
 8003200:	400200b8 	.word	0x400200b8
 8003204:	40020410 	.word	0x40020410
 8003208:	40020428 	.word	0x40020428
 800320c:	40020440 	.word	0x40020440
 8003210:	40020458 	.word	0x40020458
 8003214:	40020470 	.word	0x40020470
 8003218:	40020488 	.word	0x40020488
 800321c:	400204a0 	.word	0x400204a0
 8003220:	400204b8 	.word	0x400204b8
 8003224:	58025408 	.word	0x58025408
 8003228:	5802541c 	.word	0x5802541c
 800322c:	58025430 	.word	0x58025430
 8003230:	58025444 	.word	0x58025444
 8003234:	58025458 	.word	0x58025458
 8003238:	5802546c 	.word	0x5802546c
 800323c:	58025480 	.word	0x58025480
 8003240:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	68ba      	ldr	r2, [r7, #8]
 800324a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	60da      	str	r2, [r3, #12]
}
 8003254:	e04d      	b.n	80032f2 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a29      	ldr	r2, [pc, #164]	@ (8003300 <DMA_SetConfig+0x338>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d022      	beq.n	80032a6 <DMA_SetConfig+0x2de>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a27      	ldr	r2, [pc, #156]	@ (8003304 <DMA_SetConfig+0x33c>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d01d      	beq.n	80032a6 <DMA_SetConfig+0x2de>
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a26      	ldr	r2, [pc, #152]	@ (8003308 <DMA_SetConfig+0x340>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d018      	beq.n	80032a6 <DMA_SetConfig+0x2de>
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a24      	ldr	r2, [pc, #144]	@ (800330c <DMA_SetConfig+0x344>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d013      	beq.n	80032a6 <DMA_SetConfig+0x2de>
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a23      	ldr	r2, [pc, #140]	@ (8003310 <DMA_SetConfig+0x348>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d00e      	beq.n	80032a6 <DMA_SetConfig+0x2de>
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a21      	ldr	r2, [pc, #132]	@ (8003314 <DMA_SetConfig+0x34c>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d009      	beq.n	80032a6 <DMA_SetConfig+0x2de>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a20      	ldr	r2, [pc, #128]	@ (8003318 <DMA_SetConfig+0x350>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d004      	beq.n	80032a6 <DMA_SetConfig+0x2de>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a1e      	ldr	r2, [pc, #120]	@ (800331c <DMA_SetConfig+0x354>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d101      	bne.n	80032aa <DMA_SetConfig+0x2e2>
 80032a6:	2301      	movs	r3, #1
 80032a8:	e000      	b.n	80032ac <DMA_SetConfig+0x2e4>
 80032aa:	2300      	movs	r3, #0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d020      	beq.n	80032f2 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b4:	f003 031f 	and.w	r3, r3, #31
 80032b8:	2201      	movs	r2, #1
 80032ba:	409a      	lsls	r2, r3
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	683a      	ldr	r2, [r7, #0]
 80032c6:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	2b40      	cmp	r3, #64	@ 0x40
 80032ce:	d108      	bne.n	80032e2 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	68ba      	ldr	r2, [r7, #8]
 80032de:	60da      	str	r2, [r3, #12]
}
 80032e0:	e007      	b.n	80032f2 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68ba      	ldr	r2, [r7, #8]
 80032e8:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	60da      	str	r2, [r3, #12]
}
 80032f2:	bf00      	nop
 80032f4:	371c      	adds	r7, #28
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	58025408 	.word	0x58025408
 8003304:	5802541c 	.word	0x5802541c
 8003308:	58025430 	.word	0x58025430
 800330c:	58025444 	.word	0x58025444
 8003310:	58025458 	.word	0x58025458
 8003314:	5802546c 	.word	0x5802546c
 8003318:	58025480 	.word	0x58025480
 800331c:	58025494 	.word	0x58025494

08003320 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a42      	ldr	r2, [pc, #264]	@ (8003438 <DMA_CalcBaseAndBitshift+0x118>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d04a      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a41      	ldr	r2, [pc, #260]	@ (800343c <DMA_CalcBaseAndBitshift+0x11c>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d045      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a3f      	ldr	r2, [pc, #252]	@ (8003440 <DMA_CalcBaseAndBitshift+0x120>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d040      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a3e      	ldr	r2, [pc, #248]	@ (8003444 <DMA_CalcBaseAndBitshift+0x124>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d03b      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a3c      	ldr	r2, [pc, #240]	@ (8003448 <DMA_CalcBaseAndBitshift+0x128>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d036      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a3b      	ldr	r2, [pc, #236]	@ (800344c <DMA_CalcBaseAndBitshift+0x12c>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d031      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a39      	ldr	r2, [pc, #228]	@ (8003450 <DMA_CalcBaseAndBitshift+0x130>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d02c      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a38      	ldr	r2, [pc, #224]	@ (8003454 <DMA_CalcBaseAndBitshift+0x134>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d027      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a36      	ldr	r2, [pc, #216]	@ (8003458 <DMA_CalcBaseAndBitshift+0x138>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d022      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a35      	ldr	r2, [pc, #212]	@ (800345c <DMA_CalcBaseAndBitshift+0x13c>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d01d      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a33      	ldr	r2, [pc, #204]	@ (8003460 <DMA_CalcBaseAndBitshift+0x140>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d018      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a32      	ldr	r2, [pc, #200]	@ (8003464 <DMA_CalcBaseAndBitshift+0x144>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d013      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a30      	ldr	r2, [pc, #192]	@ (8003468 <DMA_CalcBaseAndBitshift+0x148>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d00e      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a2f      	ldr	r2, [pc, #188]	@ (800346c <DMA_CalcBaseAndBitshift+0x14c>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d009      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a2d      	ldr	r2, [pc, #180]	@ (8003470 <DMA_CalcBaseAndBitshift+0x150>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d004      	beq.n	80033c8 <DMA_CalcBaseAndBitshift+0xa8>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003474 <DMA_CalcBaseAndBitshift+0x154>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d101      	bne.n	80033cc <DMA_CalcBaseAndBitshift+0xac>
 80033c8:	2301      	movs	r3, #1
 80033ca:	e000      	b.n	80033ce <DMA_CalcBaseAndBitshift+0xae>
 80033cc:	2300      	movs	r3, #0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d024      	beq.n	800341c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	3b10      	subs	r3, #16
 80033da:	4a27      	ldr	r2, [pc, #156]	@ (8003478 <DMA_CalcBaseAndBitshift+0x158>)
 80033dc:	fba2 2303 	umull	r2, r3, r2, r3
 80033e0:	091b      	lsrs	r3, r3, #4
 80033e2:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f003 0307 	and.w	r3, r3, #7
 80033ea:	4a24      	ldr	r2, [pc, #144]	@ (800347c <DMA_CalcBaseAndBitshift+0x15c>)
 80033ec:	5cd3      	ldrb	r3, [r2, r3]
 80033ee:	461a      	mov	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2b03      	cmp	r3, #3
 80033f8:	d908      	bls.n	800340c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	461a      	mov	r2, r3
 8003400:	4b1f      	ldr	r3, [pc, #124]	@ (8003480 <DMA_CalcBaseAndBitshift+0x160>)
 8003402:	4013      	ands	r3, r2
 8003404:	1d1a      	adds	r2, r3, #4
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	659a      	str	r2, [r3, #88]	@ 0x58
 800340a:	e00d      	b.n	8003428 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	461a      	mov	r2, r3
 8003412:	4b1b      	ldr	r3, [pc, #108]	@ (8003480 <DMA_CalcBaseAndBitshift+0x160>)
 8003414:	4013      	ands	r3, r2
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	6593      	str	r3, [r2, #88]	@ 0x58
 800341a:	e005      	b.n	8003428 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800342c:	4618      	mov	r0, r3
 800342e:	3714      	adds	r7, #20
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr
 8003438:	40020010 	.word	0x40020010
 800343c:	40020028 	.word	0x40020028
 8003440:	40020040 	.word	0x40020040
 8003444:	40020058 	.word	0x40020058
 8003448:	40020070 	.word	0x40020070
 800344c:	40020088 	.word	0x40020088
 8003450:	400200a0 	.word	0x400200a0
 8003454:	400200b8 	.word	0x400200b8
 8003458:	40020410 	.word	0x40020410
 800345c:	40020428 	.word	0x40020428
 8003460:	40020440 	.word	0x40020440
 8003464:	40020458 	.word	0x40020458
 8003468:	40020470 	.word	0x40020470
 800346c:	40020488 	.word	0x40020488
 8003470:	400204a0 	.word	0x400204a0
 8003474:	400204b8 	.word	0x400204b8
 8003478:	aaaaaaab 	.word	0xaaaaaaab
 800347c:	0800ae14 	.word	0x0800ae14
 8003480:	fffffc00 	.word	0xfffffc00

08003484 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800348c:	2300      	movs	r3, #0
 800348e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d120      	bne.n	80034da <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800349c:	2b03      	cmp	r3, #3
 800349e:	d858      	bhi.n	8003552 <DMA_CheckFifoParam+0xce>
 80034a0:	a201      	add	r2, pc, #4	@ (adr r2, 80034a8 <DMA_CheckFifoParam+0x24>)
 80034a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034a6:	bf00      	nop
 80034a8:	080034b9 	.word	0x080034b9
 80034ac:	080034cb 	.word	0x080034cb
 80034b0:	080034b9 	.word	0x080034b9
 80034b4:	08003553 	.word	0x08003553
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d048      	beq.n	8003556 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80034c8:	e045      	b.n	8003556 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ce:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80034d2:	d142      	bne.n	800355a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80034d8:	e03f      	b.n	800355a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034e2:	d123      	bne.n	800352c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e8:	2b03      	cmp	r3, #3
 80034ea:	d838      	bhi.n	800355e <DMA_CheckFifoParam+0xda>
 80034ec:	a201      	add	r2, pc, #4	@ (adr r2, 80034f4 <DMA_CheckFifoParam+0x70>)
 80034ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f2:	bf00      	nop
 80034f4:	08003505 	.word	0x08003505
 80034f8:	0800350b 	.word	0x0800350b
 80034fc:	08003505 	.word	0x08003505
 8003500:	0800351d 	.word	0x0800351d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	73fb      	strb	r3, [r7, #15]
        break;
 8003508:	e030      	b.n	800356c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800350e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d025      	beq.n	8003562 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800351a:	e022      	b.n	8003562 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003520:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003524:	d11f      	bne.n	8003566 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800352a:	e01c      	b.n	8003566 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003530:	2b02      	cmp	r3, #2
 8003532:	d902      	bls.n	800353a <DMA_CheckFifoParam+0xb6>
 8003534:	2b03      	cmp	r3, #3
 8003536:	d003      	beq.n	8003540 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003538:	e018      	b.n	800356c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	73fb      	strb	r3, [r7, #15]
        break;
 800353e:	e015      	b.n	800356c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003544:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00e      	beq.n	800356a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	73fb      	strb	r3, [r7, #15]
    break;
 8003550:	e00b      	b.n	800356a <DMA_CheckFifoParam+0xe6>
        break;
 8003552:	bf00      	nop
 8003554:	e00a      	b.n	800356c <DMA_CheckFifoParam+0xe8>
        break;
 8003556:	bf00      	nop
 8003558:	e008      	b.n	800356c <DMA_CheckFifoParam+0xe8>
        break;
 800355a:	bf00      	nop
 800355c:	e006      	b.n	800356c <DMA_CheckFifoParam+0xe8>
        break;
 800355e:	bf00      	nop
 8003560:	e004      	b.n	800356c <DMA_CheckFifoParam+0xe8>
        break;
 8003562:	bf00      	nop
 8003564:	e002      	b.n	800356c <DMA_CheckFifoParam+0xe8>
        break;
 8003566:	bf00      	nop
 8003568:	e000      	b.n	800356c <DMA_CheckFifoParam+0xe8>
    break;
 800356a:	bf00      	nop
    }
  }

  return status;
 800356c:	7bfb      	ldrb	r3, [r7, #15]
}
 800356e:	4618      	mov	r0, r3
 8003570:	3714      	adds	r7, #20
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop

0800357c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800357c:	b480      	push	{r7}
 800357e:	b085      	sub	sp, #20
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a38      	ldr	r2, [pc, #224]	@ (8003670 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d022      	beq.n	80035da <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a36      	ldr	r2, [pc, #216]	@ (8003674 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d01d      	beq.n	80035da <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a35      	ldr	r2, [pc, #212]	@ (8003678 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d018      	beq.n	80035da <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a33      	ldr	r2, [pc, #204]	@ (800367c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d013      	beq.n	80035da <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a32      	ldr	r2, [pc, #200]	@ (8003680 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d00e      	beq.n	80035da <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a30      	ldr	r2, [pc, #192]	@ (8003684 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d009      	beq.n	80035da <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a2f      	ldr	r2, [pc, #188]	@ (8003688 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d004      	beq.n	80035da <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a2d      	ldr	r2, [pc, #180]	@ (800368c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d101      	bne.n	80035de <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80035da:	2301      	movs	r3, #1
 80035dc:	e000      	b.n	80035e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80035de:	2300      	movs	r3, #0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d01a      	beq.n	800361a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	3b08      	subs	r3, #8
 80035ec:	4a28      	ldr	r2, [pc, #160]	@ (8003690 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80035ee:	fba2 2303 	umull	r2, r3, r2, r3
 80035f2:	091b      	lsrs	r3, r3, #4
 80035f4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80035f6:	68fa      	ldr	r2, [r7, #12]
 80035f8:	4b26      	ldr	r3, [pc, #152]	@ (8003694 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80035fa:	4413      	add	r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	461a      	mov	r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a24      	ldr	r2, [pc, #144]	@ (8003698 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003608:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f003 031f 	and.w	r3, r3, #31
 8003610:	2201      	movs	r2, #1
 8003612:	409a      	lsls	r2, r3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003618:	e024      	b.n	8003664 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	b2db      	uxtb	r3, r3
 8003620:	3b10      	subs	r3, #16
 8003622:	4a1e      	ldr	r2, [pc, #120]	@ (800369c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003624:	fba2 2303 	umull	r2, r3, r2, r3
 8003628:	091b      	lsrs	r3, r3, #4
 800362a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	4a1c      	ldr	r2, [pc, #112]	@ (80036a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d806      	bhi.n	8003642 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	4a1b      	ldr	r2, [pc, #108]	@ (80036a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d902      	bls.n	8003642 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	3308      	adds	r3, #8
 8003640:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	4b18      	ldr	r3, [pc, #96]	@ (80036a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8003646:	4413      	add	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	461a      	mov	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	4a16      	ldr	r2, [pc, #88]	@ (80036ac <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003654:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	f003 031f 	and.w	r3, r3, #31
 800365c:	2201      	movs	r2, #1
 800365e:	409a      	lsls	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003664:	bf00      	nop
 8003666:	3714      	adds	r7, #20
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr
 8003670:	58025408 	.word	0x58025408
 8003674:	5802541c 	.word	0x5802541c
 8003678:	58025430 	.word	0x58025430
 800367c:	58025444 	.word	0x58025444
 8003680:	58025458 	.word	0x58025458
 8003684:	5802546c 	.word	0x5802546c
 8003688:	58025480 	.word	0x58025480
 800368c:	58025494 	.word	0x58025494
 8003690:	cccccccd 	.word	0xcccccccd
 8003694:	16009600 	.word	0x16009600
 8003698:	58025880 	.word	0x58025880
 800369c:	aaaaaaab 	.word	0xaaaaaaab
 80036a0:	400204b8 	.word	0x400204b8
 80036a4:	4002040f 	.word	0x4002040f
 80036a8:	10008200 	.word	0x10008200
 80036ac:	40020880 	.word	0x40020880

080036b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b085      	sub	sp, #20
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d04a      	beq.n	800375c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2b08      	cmp	r3, #8
 80036ca:	d847      	bhi.n	800375c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a25      	ldr	r2, [pc, #148]	@ (8003768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d022      	beq.n	800371c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a24      	ldr	r2, [pc, #144]	@ (800376c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d01d      	beq.n	800371c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a22      	ldr	r2, [pc, #136]	@ (8003770 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d018      	beq.n	800371c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a21      	ldr	r2, [pc, #132]	@ (8003774 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d013      	beq.n	800371c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a1f      	ldr	r2, [pc, #124]	@ (8003778 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d00e      	beq.n	800371c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a1e      	ldr	r2, [pc, #120]	@ (800377c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d009      	beq.n	800371c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a1c      	ldr	r2, [pc, #112]	@ (8003780 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d004      	beq.n	800371c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a1b      	ldr	r2, [pc, #108]	@ (8003784 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d101      	bne.n	8003720 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800371c:	2301      	movs	r3, #1
 800371e:	e000      	b.n	8003722 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003720:	2300      	movs	r3, #0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00a      	beq.n	800373c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	4b17      	ldr	r3, [pc, #92]	@ (8003788 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800372a:	4413      	add	r3, r2
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	461a      	mov	r2, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	4a15      	ldr	r2, [pc, #84]	@ (800378c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003738:	671a      	str	r2, [r3, #112]	@ 0x70
 800373a:	e009      	b.n	8003750 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	4b14      	ldr	r3, [pc, #80]	@ (8003790 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003740:	4413      	add	r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	461a      	mov	r2, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a11      	ldr	r2, [pc, #68]	@ (8003794 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800374e:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	3b01      	subs	r3, #1
 8003754:	2201      	movs	r2, #1
 8003756:	409a      	lsls	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800375c:	bf00      	nop
 800375e:	3714      	adds	r7, #20
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr
 8003768:	58025408 	.word	0x58025408
 800376c:	5802541c 	.word	0x5802541c
 8003770:	58025430 	.word	0x58025430
 8003774:	58025444 	.word	0x58025444
 8003778:	58025458 	.word	0x58025458
 800377c:	5802546c 	.word	0x5802546c
 8003780:	58025480 	.word	0x58025480
 8003784:	58025494 	.word	0x58025494
 8003788:	1600963f 	.word	0x1600963f
 800378c:	58025940 	.word	0x58025940
 8003790:	1000823f 	.word	0x1000823f
 8003794:	40020940 	.word	0x40020940

08003798 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003798:	b480      	push	{r7}
 800379a:	b089      	sub	sp, #36	@ 0x24
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80037a2:	2300      	movs	r3, #0
 80037a4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80037a6:	4b89      	ldr	r3, [pc, #548]	@ (80039cc <HAL_GPIO_Init+0x234>)
 80037a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80037aa:	e194      	b.n	8003ad6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	2101      	movs	r1, #1
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	fa01 f303 	lsl.w	r3, r1, r3
 80037b8:	4013      	ands	r3, r2
 80037ba:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	f000 8186 	beq.w	8003ad0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f003 0303 	and.w	r3, r3, #3
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d005      	beq.n	80037dc <HAL_GPIO_Init+0x44>
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f003 0303 	and.w	r3, r3, #3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d130      	bne.n	800383e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	2203      	movs	r2, #3
 80037e8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ec:	43db      	mvns	r3, r3
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	4013      	ands	r3, r2
 80037f2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	68da      	ldr	r2, [r3, #12]
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	69ba      	ldr	r2, [r7, #24]
 8003802:	4313      	orrs	r3, r2
 8003804:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	69ba      	ldr	r2, [r7, #24]
 800380a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003812:	2201      	movs	r2, #1
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	fa02 f303 	lsl.w	r3, r2, r3
 800381a:	43db      	mvns	r3, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4013      	ands	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	091b      	lsrs	r3, r3, #4
 8003828:	f003 0201 	and.w	r2, r3, #1
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	fa02 f303 	lsl.w	r3, r2, r3
 8003832:	69ba      	ldr	r2, [r7, #24]
 8003834:	4313      	orrs	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	69ba      	ldr	r2, [r7, #24]
 800383c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f003 0303 	and.w	r3, r3, #3
 8003846:	2b03      	cmp	r3, #3
 8003848:	d017      	beq.n	800387a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	005b      	lsls	r3, r3, #1
 8003854:	2203      	movs	r2, #3
 8003856:	fa02 f303 	lsl.w	r3, r2, r3
 800385a:	43db      	mvns	r3, r3
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	4013      	ands	r3, r2
 8003860:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	689a      	ldr	r2, [r3, #8]
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	fa02 f303 	lsl.w	r3, r2, r3
 800386e:	69ba      	ldr	r2, [r7, #24]
 8003870:	4313      	orrs	r3, r2
 8003872:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	69ba      	ldr	r2, [r7, #24]
 8003878:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f003 0303 	and.w	r3, r3, #3
 8003882:	2b02      	cmp	r3, #2
 8003884:	d123      	bne.n	80038ce <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	08da      	lsrs	r2, r3, #3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	3208      	adds	r2, #8
 800388e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003892:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	f003 0307 	and.w	r3, r3, #7
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	220f      	movs	r2, #15
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43db      	mvns	r3, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4013      	ands	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	691a      	ldr	r2, [r3, #16]
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	f003 0307 	and.w	r3, r3, #7
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ba:	69ba      	ldr	r2, [r7, #24]
 80038bc:	4313      	orrs	r3, r2
 80038be:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	08da      	lsrs	r2, r3, #3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	3208      	adds	r2, #8
 80038c8:	69b9      	ldr	r1, [r7, #24]
 80038ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	005b      	lsls	r3, r3, #1
 80038d8:	2203      	movs	r2, #3
 80038da:	fa02 f303 	lsl.w	r3, r2, r3
 80038de:	43db      	mvns	r3, r3
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	4013      	ands	r3, r2
 80038e4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f003 0203 	and.w	r2, r3, #3
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	fa02 f303 	lsl.w	r3, r2, r3
 80038f6:	69ba      	ldr	r2, [r7, #24]
 80038f8:	4313      	orrs	r3, r2
 80038fa:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	69ba      	ldr	r2, [r7, #24]
 8003900:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800390a:	2b00      	cmp	r3, #0
 800390c:	f000 80e0 	beq.w	8003ad0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003910:	4b2f      	ldr	r3, [pc, #188]	@ (80039d0 <HAL_GPIO_Init+0x238>)
 8003912:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003916:	4a2e      	ldr	r2, [pc, #184]	@ (80039d0 <HAL_GPIO_Init+0x238>)
 8003918:	f043 0302 	orr.w	r3, r3, #2
 800391c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003920:	4b2b      	ldr	r3, [pc, #172]	@ (80039d0 <HAL_GPIO_Init+0x238>)
 8003922:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800392e:	4a29      	ldr	r2, [pc, #164]	@ (80039d4 <HAL_GPIO_Init+0x23c>)
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	089b      	lsrs	r3, r3, #2
 8003934:	3302      	adds	r3, #2
 8003936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800393a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	f003 0303 	and.w	r3, r3, #3
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	220f      	movs	r2, #15
 8003946:	fa02 f303 	lsl.w	r3, r2, r3
 800394a:	43db      	mvns	r3, r3
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	4013      	ands	r3, r2
 8003950:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a20      	ldr	r2, [pc, #128]	@ (80039d8 <HAL_GPIO_Init+0x240>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d052      	beq.n	8003a00 <HAL_GPIO_Init+0x268>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a1f      	ldr	r2, [pc, #124]	@ (80039dc <HAL_GPIO_Init+0x244>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d031      	beq.n	80039c6 <HAL_GPIO_Init+0x22e>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a1e      	ldr	r2, [pc, #120]	@ (80039e0 <HAL_GPIO_Init+0x248>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d02b      	beq.n	80039c2 <HAL_GPIO_Init+0x22a>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a1d      	ldr	r2, [pc, #116]	@ (80039e4 <HAL_GPIO_Init+0x24c>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d025      	beq.n	80039be <HAL_GPIO_Init+0x226>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a1c      	ldr	r2, [pc, #112]	@ (80039e8 <HAL_GPIO_Init+0x250>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d01f      	beq.n	80039ba <HAL_GPIO_Init+0x222>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a1b      	ldr	r2, [pc, #108]	@ (80039ec <HAL_GPIO_Init+0x254>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d019      	beq.n	80039b6 <HAL_GPIO_Init+0x21e>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a1a      	ldr	r2, [pc, #104]	@ (80039f0 <HAL_GPIO_Init+0x258>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d013      	beq.n	80039b2 <HAL_GPIO_Init+0x21a>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a19      	ldr	r2, [pc, #100]	@ (80039f4 <HAL_GPIO_Init+0x25c>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d00d      	beq.n	80039ae <HAL_GPIO_Init+0x216>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a18      	ldr	r2, [pc, #96]	@ (80039f8 <HAL_GPIO_Init+0x260>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d007      	beq.n	80039aa <HAL_GPIO_Init+0x212>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a17      	ldr	r2, [pc, #92]	@ (80039fc <HAL_GPIO_Init+0x264>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d101      	bne.n	80039a6 <HAL_GPIO_Init+0x20e>
 80039a2:	2309      	movs	r3, #9
 80039a4:	e02d      	b.n	8003a02 <HAL_GPIO_Init+0x26a>
 80039a6:	230a      	movs	r3, #10
 80039a8:	e02b      	b.n	8003a02 <HAL_GPIO_Init+0x26a>
 80039aa:	2308      	movs	r3, #8
 80039ac:	e029      	b.n	8003a02 <HAL_GPIO_Init+0x26a>
 80039ae:	2307      	movs	r3, #7
 80039b0:	e027      	b.n	8003a02 <HAL_GPIO_Init+0x26a>
 80039b2:	2306      	movs	r3, #6
 80039b4:	e025      	b.n	8003a02 <HAL_GPIO_Init+0x26a>
 80039b6:	2305      	movs	r3, #5
 80039b8:	e023      	b.n	8003a02 <HAL_GPIO_Init+0x26a>
 80039ba:	2304      	movs	r3, #4
 80039bc:	e021      	b.n	8003a02 <HAL_GPIO_Init+0x26a>
 80039be:	2303      	movs	r3, #3
 80039c0:	e01f      	b.n	8003a02 <HAL_GPIO_Init+0x26a>
 80039c2:	2302      	movs	r3, #2
 80039c4:	e01d      	b.n	8003a02 <HAL_GPIO_Init+0x26a>
 80039c6:	2301      	movs	r3, #1
 80039c8:	e01b      	b.n	8003a02 <HAL_GPIO_Init+0x26a>
 80039ca:	bf00      	nop
 80039cc:	58000080 	.word	0x58000080
 80039d0:	58024400 	.word	0x58024400
 80039d4:	58000400 	.word	0x58000400
 80039d8:	58020000 	.word	0x58020000
 80039dc:	58020400 	.word	0x58020400
 80039e0:	58020800 	.word	0x58020800
 80039e4:	58020c00 	.word	0x58020c00
 80039e8:	58021000 	.word	0x58021000
 80039ec:	58021400 	.word	0x58021400
 80039f0:	58021800 	.word	0x58021800
 80039f4:	58021c00 	.word	0x58021c00
 80039f8:	58022000 	.word	0x58022000
 80039fc:	58022400 	.word	0x58022400
 8003a00:	2300      	movs	r3, #0
 8003a02:	69fa      	ldr	r2, [r7, #28]
 8003a04:	f002 0203 	and.w	r2, r2, #3
 8003a08:	0092      	lsls	r2, r2, #2
 8003a0a:	4093      	lsls	r3, r2
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a12:	4938      	ldr	r1, [pc, #224]	@ (8003af4 <HAL_GPIO_Init+0x35c>)
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	089b      	lsrs	r3, r3, #2
 8003a18:	3302      	adds	r3, #2
 8003a1a:	69ba      	ldr	r2, [r7, #24]
 8003a1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	43db      	mvns	r3, r3
 8003a2c:	69ba      	ldr	r2, [r7, #24]
 8003a2e:	4013      	ands	r3, r2
 8003a30:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d003      	beq.n	8003a46 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003a46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003a4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	43db      	mvns	r3, r3
 8003a5a:	69ba      	ldr	r2, [r7, #24]
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d003      	beq.n	8003a74 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003a74:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	43db      	mvns	r3, r3
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	4013      	ands	r3, r2
 8003a8a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d003      	beq.n	8003aa0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	43db      	mvns	r3, r3
 8003ab0:	69ba      	ldr	r2, [r7, #24]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	69ba      	ldr	r2, [r7, #24]
 8003ace:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	fa22 f303 	lsr.w	r3, r2, r3
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f47f ae63 	bne.w	80037ac <HAL_GPIO_Init+0x14>
  }
}
 8003ae6:	bf00      	nop
 8003ae8:	bf00      	nop
 8003aea:	3724      	adds	r7, #36	@ 0x24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr
 8003af4:	58000400 	.word	0x58000400

08003af8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	460b      	mov	r3, r1
 8003b02:	807b      	strh	r3, [r7, #2]
 8003b04:	4613      	mov	r3, r2
 8003b06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b08:	787b      	ldrb	r3, [r7, #1]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d003      	beq.n	8003b16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b0e:	887a      	ldrh	r2, [r7, #2]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003b14:	e003      	b.n	8003b1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003b16:	887b      	ldrh	r3, [r7, #2]
 8003b18:	041a      	lsls	r2, r3, #16
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	619a      	str	r2, [r3, #24]
}
 8003b1e:	bf00      	nop
 8003b20:	370c      	adds	r7, #12
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr

08003b2a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b2a:	b480      	push	{r7}
 8003b2c:	b085      	sub	sp, #20
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
 8003b32:	460b      	mov	r3, r1
 8003b34:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b3c:	887a      	ldrh	r2, [r7, #2]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	4013      	ands	r3, r2
 8003b42:	041a      	lsls	r2, r3, #16
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	43d9      	mvns	r1, r3
 8003b48:	887b      	ldrh	r3, [r7, #2]
 8003b4a:	400b      	ands	r3, r1
 8003b4c:	431a      	orrs	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	619a      	str	r2, [r3, #24]
}
 8003b52:	bf00      	nop
 8003b54:	3714      	adds	r7, #20
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
	...

08003b60 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003b68:	4b19      	ldr	r3, [pc, #100]	@ (8003bd0 <HAL_PWREx_ConfigSupply+0x70>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	f003 0304 	and.w	r3, r3, #4
 8003b70:	2b04      	cmp	r3, #4
 8003b72:	d00a      	beq.n	8003b8a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003b74:	4b16      	ldr	r3, [pc, #88]	@ (8003bd0 <HAL_PWREx_ConfigSupply+0x70>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	f003 0307 	and.w	r3, r3, #7
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d001      	beq.n	8003b86 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e01f      	b.n	8003bc6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003b86:	2300      	movs	r3, #0
 8003b88:	e01d      	b.n	8003bc6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003b8a:	4b11      	ldr	r3, [pc, #68]	@ (8003bd0 <HAL_PWREx_ConfigSupply+0x70>)
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	f023 0207 	bic.w	r2, r3, #7
 8003b92:	490f      	ldr	r1, [pc, #60]	@ (8003bd0 <HAL_PWREx_ConfigSupply+0x70>)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003b9a:	f7fc fe15 	bl	80007c8 <HAL_GetTick>
 8003b9e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003ba0:	e009      	b.n	8003bb6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003ba2:	f7fc fe11 	bl	80007c8 <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003bb0:	d901      	bls.n	8003bb6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e007      	b.n	8003bc6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003bb6:	4b06      	ldr	r3, [pc, #24]	@ (8003bd0 <HAL_PWREx_ConfigSupply+0x70>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bc2:	d1ee      	bne.n	8003ba2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003bc4:	2300      	movs	r3, #0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3710      	adds	r7, #16
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	58024800 	.word	0x58024800

08003bd4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b08c      	sub	sp, #48	@ 0x30
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d102      	bne.n	8003be8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	f000 bc48 	b.w	8004478 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	f000 8088 	beq.w	8003d06 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bf6:	4b99      	ldr	r3, [pc, #612]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003bf8:	691b      	ldr	r3, [r3, #16]
 8003bfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003c00:	4b96      	ldr	r3, [pc, #600]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c04:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c08:	2b10      	cmp	r3, #16
 8003c0a:	d007      	beq.n	8003c1c <HAL_RCC_OscConfig+0x48>
 8003c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c0e:	2b18      	cmp	r3, #24
 8003c10:	d111      	bne.n	8003c36 <HAL_RCC_OscConfig+0x62>
 8003c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c14:	f003 0303 	and.w	r3, r3, #3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d10c      	bne.n	8003c36 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c1c:	4b8f      	ldr	r3, [pc, #572]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d06d      	beq.n	8003d04 <HAL_RCC_OscConfig+0x130>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d169      	bne.n	8003d04 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	f000 bc21 	b.w	8004478 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c3e:	d106      	bne.n	8003c4e <HAL_RCC_OscConfig+0x7a>
 8003c40:	4b86      	ldr	r3, [pc, #536]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a85      	ldr	r2, [pc, #532]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003c46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c4a:	6013      	str	r3, [r2, #0]
 8003c4c:	e02e      	b.n	8003cac <HAL_RCC_OscConfig+0xd8>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d10c      	bne.n	8003c70 <HAL_RCC_OscConfig+0x9c>
 8003c56:	4b81      	ldr	r3, [pc, #516]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a80      	ldr	r2, [pc, #512]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003c5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c60:	6013      	str	r3, [r2, #0]
 8003c62:	4b7e      	ldr	r3, [pc, #504]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a7d      	ldr	r2, [pc, #500]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003c68:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c6c:	6013      	str	r3, [r2, #0]
 8003c6e:	e01d      	b.n	8003cac <HAL_RCC_OscConfig+0xd8>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c78:	d10c      	bne.n	8003c94 <HAL_RCC_OscConfig+0xc0>
 8003c7a:	4b78      	ldr	r3, [pc, #480]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a77      	ldr	r2, [pc, #476]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003c80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c84:	6013      	str	r3, [r2, #0]
 8003c86:	4b75      	ldr	r3, [pc, #468]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a74      	ldr	r2, [pc, #464]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003c8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c90:	6013      	str	r3, [r2, #0]
 8003c92:	e00b      	b.n	8003cac <HAL_RCC_OscConfig+0xd8>
 8003c94:	4b71      	ldr	r3, [pc, #452]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a70      	ldr	r2, [pc, #448]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003c9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c9e:	6013      	str	r3, [r2, #0]
 8003ca0:	4b6e      	ldr	r3, [pc, #440]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a6d      	ldr	r2, [pc, #436]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003ca6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003caa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d013      	beq.n	8003cdc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb4:	f7fc fd88 	bl	80007c8 <HAL_GetTick>
 8003cb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003cba:	e008      	b.n	8003cce <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cbc:	f7fc fd84 	bl	80007c8 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b64      	cmp	r3, #100	@ 0x64
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e3d4      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003cce:	4b63      	ldr	r3, [pc, #396]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d0f0      	beq.n	8003cbc <HAL_RCC_OscConfig+0xe8>
 8003cda:	e014      	b.n	8003d06 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cdc:	f7fc fd74 	bl	80007c8 <HAL_GetTick>
 8003ce0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003ce2:	e008      	b.n	8003cf6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ce4:	f7fc fd70 	bl	80007c8 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b64      	cmp	r3, #100	@ 0x64
 8003cf0:	d901      	bls.n	8003cf6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e3c0      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003cf6:	4b59      	ldr	r3, [pc, #356]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1f0      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x110>
 8003d02:	e000      	b.n	8003d06 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	f000 80ca 	beq.w	8003ea8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d14:	4b51      	ldr	r3, [pc, #324]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d1c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003d1e:	4b4f      	ldr	r3, [pc, #316]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d22:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003d24:	6a3b      	ldr	r3, [r7, #32]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d007      	beq.n	8003d3a <HAL_RCC_OscConfig+0x166>
 8003d2a:	6a3b      	ldr	r3, [r7, #32]
 8003d2c:	2b18      	cmp	r3, #24
 8003d2e:	d156      	bne.n	8003dde <HAL_RCC_OscConfig+0x20a>
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	f003 0303 	and.w	r3, r3, #3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d151      	bne.n	8003dde <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d3a:	4b48      	ldr	r3, [pc, #288]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0304 	and.w	r3, r3, #4
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d005      	beq.n	8003d52 <HAL_RCC_OscConfig+0x17e>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e392      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003d52:	4b42      	ldr	r3, [pc, #264]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f023 0219 	bic.w	r2, r3, #25
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	493f      	ldr	r1, [pc, #252]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d64:	f7fc fd30 	bl	80007c8 <HAL_GetTick>
 8003d68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d6a:	e008      	b.n	8003d7e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d6c:	f7fc fd2c 	bl	80007c8 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e37c      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d7e:	4b37      	ldr	r3, [pc, #220]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0304 	and.w	r3, r3, #4
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d0f0      	beq.n	8003d6c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d8a:	f7fc fd29 	bl	80007e0 <HAL_GetREVID>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d817      	bhi.n	8003dc8 <HAL_RCC_OscConfig+0x1f4>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	691b      	ldr	r3, [r3, #16]
 8003d9c:	2b40      	cmp	r3, #64	@ 0x40
 8003d9e:	d108      	bne.n	8003db2 <HAL_RCC_OscConfig+0x1de>
 8003da0:	4b2e      	ldr	r3, [pc, #184]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003da8:	4a2c      	ldr	r2, [pc, #176]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003daa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dae:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003db0:	e07a      	b.n	8003ea8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003db2:	4b2a      	ldr	r3, [pc, #168]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	691b      	ldr	r3, [r3, #16]
 8003dbe:	031b      	lsls	r3, r3, #12
 8003dc0:	4926      	ldr	r1, [pc, #152]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003dc6:	e06f      	b.n	8003ea8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dc8:	4b24      	ldr	r3, [pc, #144]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	691b      	ldr	r3, [r3, #16]
 8003dd4:	061b      	lsls	r3, r3, #24
 8003dd6:	4921      	ldr	r1, [pc, #132]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ddc:	e064      	b.n	8003ea8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d047      	beq.n	8003e76 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003de6:	4b1d      	ldr	r3, [pc, #116]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f023 0219 	bic.w	r2, r3, #25
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	491a      	ldr	r1, [pc, #104]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df8:	f7fc fce6 	bl	80007c8 <HAL_GetTick>
 8003dfc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e00:	f7fc fce2 	bl	80007c8 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e332      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e12:	4b12      	ldr	r3, [pc, #72]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0304 	and.w	r3, r3, #4
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d0f0      	beq.n	8003e00 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e1e:	f7fc fcdf 	bl	80007e0 <HAL_GetREVID>
 8003e22:	4603      	mov	r3, r0
 8003e24:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d819      	bhi.n	8003e60 <HAL_RCC_OscConfig+0x28c>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	2b40      	cmp	r3, #64	@ 0x40
 8003e32:	d108      	bne.n	8003e46 <HAL_RCC_OscConfig+0x272>
 8003e34:	4b09      	ldr	r3, [pc, #36]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003e3c:	4a07      	ldr	r2, [pc, #28]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003e3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e42:	6053      	str	r3, [r2, #4]
 8003e44:	e030      	b.n	8003ea8 <HAL_RCC_OscConfig+0x2d4>
 8003e46:	4b05      	ldr	r3, [pc, #20]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	031b      	lsls	r3, r3, #12
 8003e54:	4901      	ldr	r1, [pc, #4]	@ (8003e5c <HAL_RCC_OscConfig+0x288>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	604b      	str	r3, [r1, #4]
 8003e5a:	e025      	b.n	8003ea8 <HAL_RCC_OscConfig+0x2d4>
 8003e5c:	58024400 	.word	0x58024400
 8003e60:	4b9a      	ldr	r3, [pc, #616]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	691b      	ldr	r3, [r3, #16]
 8003e6c:	061b      	lsls	r3, r3, #24
 8003e6e:	4997      	ldr	r1, [pc, #604]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	604b      	str	r3, [r1, #4]
 8003e74:	e018      	b.n	8003ea8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e76:	4b95      	ldr	r3, [pc, #596]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a94      	ldr	r2, [pc, #592]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003e7c:	f023 0301 	bic.w	r3, r3, #1
 8003e80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e82:	f7fc fca1 	bl	80007c8 <HAL_GetTick>
 8003e86:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003e88:	e008      	b.n	8003e9c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e8a:	f7fc fc9d 	bl	80007c8 <HAL_GetTick>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d901      	bls.n	8003e9c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e2ed      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003e9c:	4b8b      	ldr	r3, [pc, #556]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d1f0      	bne.n	8003e8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0310 	and.w	r3, r3, #16
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f000 80a9 	beq.w	8004008 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003eb6:	4b85      	ldr	r3, [pc, #532]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ebe:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003ec0:	4b82      	ldr	r3, [pc, #520]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	2b08      	cmp	r3, #8
 8003eca:	d007      	beq.n	8003edc <HAL_RCC_OscConfig+0x308>
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	2b18      	cmp	r3, #24
 8003ed0:	d13a      	bne.n	8003f48 <HAL_RCC_OscConfig+0x374>
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	f003 0303 	and.w	r3, r3, #3
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d135      	bne.n	8003f48 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003edc:	4b7b      	ldr	r3, [pc, #492]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d005      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x320>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	69db      	ldr	r3, [r3, #28]
 8003eec:	2b80      	cmp	r3, #128	@ 0x80
 8003eee:	d001      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e2c1      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003ef4:	f7fc fc74 	bl	80007e0 <HAL_GetREVID>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d817      	bhi.n	8003f32 <HAL_RCC_OscConfig+0x35e>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a1b      	ldr	r3, [r3, #32]
 8003f06:	2b20      	cmp	r3, #32
 8003f08:	d108      	bne.n	8003f1c <HAL_RCC_OscConfig+0x348>
 8003f0a:	4b70      	ldr	r3, [pc, #448]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003f12:	4a6e      	ldr	r2, [pc, #440]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003f14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003f18:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003f1a:	e075      	b.n	8004008 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003f1c:	4b6b      	ldr	r3, [pc, #428]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a1b      	ldr	r3, [r3, #32]
 8003f28:	069b      	lsls	r3, r3, #26
 8003f2a:	4968      	ldr	r1, [pc, #416]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003f30:	e06a      	b.n	8004008 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003f32:	4b66      	ldr	r3, [pc, #408]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a1b      	ldr	r3, [r3, #32]
 8003f3e:	061b      	lsls	r3, r3, #24
 8003f40:	4962      	ldr	r1, [pc, #392]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003f42:	4313      	orrs	r3, r2
 8003f44:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003f46:	e05f      	b.n	8004008 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	69db      	ldr	r3, [r3, #28]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d042      	beq.n	8003fd6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003f50:	4b5e      	ldr	r3, [pc, #376]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a5d      	ldr	r2, [pc, #372]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003f56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f5c:	f7fc fc34 	bl	80007c8 <HAL_GetTick>
 8003f60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003f62:	e008      	b.n	8003f76 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003f64:	f7fc fc30 	bl	80007c8 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e280      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003f76:	4b55      	ldr	r3, [pc, #340]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d0f0      	beq.n	8003f64 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003f82:	f7fc fc2d 	bl	80007e0 <HAL_GetREVID>
 8003f86:	4603      	mov	r3, r0
 8003f88:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d817      	bhi.n	8003fc0 <HAL_RCC_OscConfig+0x3ec>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a1b      	ldr	r3, [r3, #32]
 8003f94:	2b20      	cmp	r3, #32
 8003f96:	d108      	bne.n	8003faa <HAL_RCC_OscConfig+0x3d6>
 8003f98:	4b4c      	ldr	r3, [pc, #304]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003fa0:	4a4a      	ldr	r2, [pc, #296]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003fa2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003fa6:	6053      	str	r3, [r2, #4]
 8003fa8:	e02e      	b.n	8004008 <HAL_RCC_OscConfig+0x434>
 8003faa:	4b48      	ldr	r3, [pc, #288]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a1b      	ldr	r3, [r3, #32]
 8003fb6:	069b      	lsls	r3, r3, #26
 8003fb8:	4944      	ldr	r1, [pc, #272]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	604b      	str	r3, [r1, #4]
 8003fbe:	e023      	b.n	8004008 <HAL_RCC_OscConfig+0x434>
 8003fc0:	4b42      	ldr	r3, [pc, #264]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a1b      	ldr	r3, [r3, #32]
 8003fcc:	061b      	lsls	r3, r3, #24
 8003fce:	493f      	ldr	r1, [pc, #252]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	60cb      	str	r3, [r1, #12]
 8003fd4:	e018      	b.n	8004008 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003fd6:	4b3d      	ldr	r3, [pc, #244]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a3c      	ldr	r2, [pc, #240]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003fdc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fe0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fe2:	f7fc fbf1 	bl	80007c8 <HAL_GetTick>
 8003fe6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003fe8:	e008      	b.n	8003ffc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003fea:	f7fc fbed 	bl	80007c8 <HAL_GetTick>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	2b02      	cmp	r3, #2
 8003ff6:	d901      	bls.n	8003ffc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	e23d      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003ffc:	4b33      	ldr	r3, [pc, #204]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004004:	2b00      	cmp	r3, #0
 8004006:	d1f0      	bne.n	8003fea <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0308 	and.w	r3, r3, #8
 8004010:	2b00      	cmp	r3, #0
 8004012:	d036      	beq.n	8004082 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	695b      	ldr	r3, [r3, #20]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d019      	beq.n	8004050 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800401c:	4b2b      	ldr	r3, [pc, #172]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 800401e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004020:	4a2a      	ldr	r2, [pc, #168]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8004022:	f043 0301 	orr.w	r3, r3, #1
 8004026:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004028:	f7fc fbce 	bl	80007c8 <HAL_GetTick>
 800402c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800402e:	e008      	b.n	8004042 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004030:	f7fc fbca 	bl	80007c8 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b02      	cmp	r3, #2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e21a      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004042:	4b22      	ldr	r3, [pc, #136]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8004044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004046:	f003 0302 	and.w	r3, r3, #2
 800404a:	2b00      	cmp	r3, #0
 800404c:	d0f0      	beq.n	8004030 <HAL_RCC_OscConfig+0x45c>
 800404e:	e018      	b.n	8004082 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004050:	4b1e      	ldr	r3, [pc, #120]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8004052:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004054:	4a1d      	ldr	r2, [pc, #116]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8004056:	f023 0301 	bic.w	r3, r3, #1
 800405a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800405c:	f7fc fbb4 	bl	80007c8 <HAL_GetTick>
 8004060:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004062:	e008      	b.n	8004076 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004064:	f7fc fbb0 	bl	80007c8 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b02      	cmp	r3, #2
 8004070:	d901      	bls.n	8004076 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e200      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004076:	4b15      	ldr	r3, [pc, #84]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8004078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1f0      	bne.n	8004064 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0320 	and.w	r3, r3, #32
 800408a:	2b00      	cmp	r3, #0
 800408c:	d039      	beq.n	8004102 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d01c      	beq.n	80040d0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004096:	4b0d      	ldr	r3, [pc, #52]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a0c      	ldr	r2, [pc, #48]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 800409c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80040a0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80040a2:	f7fc fb91 	bl	80007c8 <HAL_GetTick>
 80040a6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80040a8:	e008      	b.n	80040bc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040aa:	f7fc fb8d 	bl	80007c8 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d901      	bls.n	80040bc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80040b8:	2303      	movs	r3, #3
 80040ba:	e1dd      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80040bc:	4b03      	ldr	r3, [pc, #12]	@ (80040cc <HAL_RCC_OscConfig+0x4f8>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d0f0      	beq.n	80040aa <HAL_RCC_OscConfig+0x4d6>
 80040c8:	e01b      	b.n	8004102 <HAL_RCC_OscConfig+0x52e>
 80040ca:	bf00      	nop
 80040cc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80040d0:	4b9b      	ldr	r3, [pc, #620]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a9a      	ldr	r2, [pc, #616]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80040d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040da:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80040dc:	f7fc fb74 	bl	80007c8 <HAL_GetTick>
 80040e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80040e2:	e008      	b.n	80040f6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040e4:	f7fc fb70 	bl	80007c8 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e1c0      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80040f6:	4b92      	ldr	r3, [pc, #584]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1f0      	bne.n	80040e4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0304 	and.w	r3, r3, #4
 800410a:	2b00      	cmp	r3, #0
 800410c:	f000 8081 	beq.w	8004212 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004110:	4b8c      	ldr	r3, [pc, #560]	@ (8004344 <HAL_RCC_OscConfig+0x770>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a8b      	ldr	r2, [pc, #556]	@ (8004344 <HAL_RCC_OscConfig+0x770>)
 8004116:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800411a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800411c:	f7fc fb54 	bl	80007c8 <HAL_GetTick>
 8004120:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004122:	e008      	b.n	8004136 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004124:	f7fc fb50 	bl	80007c8 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	2b64      	cmp	r3, #100	@ 0x64
 8004130:	d901      	bls.n	8004136 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e1a0      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004136:	4b83      	ldr	r3, [pc, #524]	@ (8004344 <HAL_RCC_OscConfig+0x770>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800413e:	2b00      	cmp	r3, #0
 8004140:	d0f0      	beq.n	8004124 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d106      	bne.n	8004158 <HAL_RCC_OscConfig+0x584>
 800414a:	4b7d      	ldr	r3, [pc, #500]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 800414c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800414e:	4a7c      	ldr	r2, [pc, #496]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004150:	f043 0301 	orr.w	r3, r3, #1
 8004154:	6713      	str	r3, [r2, #112]	@ 0x70
 8004156:	e02d      	b.n	80041b4 <HAL_RCC_OscConfig+0x5e0>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d10c      	bne.n	800417a <HAL_RCC_OscConfig+0x5a6>
 8004160:	4b77      	ldr	r3, [pc, #476]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004162:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004164:	4a76      	ldr	r2, [pc, #472]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004166:	f023 0301 	bic.w	r3, r3, #1
 800416a:	6713      	str	r3, [r2, #112]	@ 0x70
 800416c:	4b74      	ldr	r3, [pc, #464]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 800416e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004170:	4a73      	ldr	r2, [pc, #460]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004172:	f023 0304 	bic.w	r3, r3, #4
 8004176:	6713      	str	r3, [r2, #112]	@ 0x70
 8004178:	e01c      	b.n	80041b4 <HAL_RCC_OscConfig+0x5e0>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	2b05      	cmp	r3, #5
 8004180:	d10c      	bne.n	800419c <HAL_RCC_OscConfig+0x5c8>
 8004182:	4b6f      	ldr	r3, [pc, #444]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004186:	4a6e      	ldr	r2, [pc, #440]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004188:	f043 0304 	orr.w	r3, r3, #4
 800418c:	6713      	str	r3, [r2, #112]	@ 0x70
 800418e:	4b6c      	ldr	r3, [pc, #432]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004192:	4a6b      	ldr	r2, [pc, #428]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004194:	f043 0301 	orr.w	r3, r3, #1
 8004198:	6713      	str	r3, [r2, #112]	@ 0x70
 800419a:	e00b      	b.n	80041b4 <HAL_RCC_OscConfig+0x5e0>
 800419c:	4b68      	ldr	r3, [pc, #416]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 800419e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041a0:	4a67      	ldr	r2, [pc, #412]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80041a2:	f023 0301 	bic.w	r3, r3, #1
 80041a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80041a8:	4b65      	ldr	r3, [pc, #404]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80041aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ac:	4a64      	ldr	r2, [pc, #400]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80041ae:	f023 0304 	bic.w	r3, r3, #4
 80041b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d015      	beq.n	80041e8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041bc:	f7fc fb04 	bl	80007c8 <HAL_GetTick>
 80041c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80041c2:	e00a      	b.n	80041da <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041c4:	f7fc fb00 	bl	80007c8 <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d901      	bls.n	80041da <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e14e      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80041da:	4b59      	ldr	r3, [pc, #356]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80041dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041de:	f003 0302 	and.w	r3, r3, #2
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d0ee      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5f0>
 80041e6:	e014      	b.n	8004212 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041e8:	f7fc faee 	bl	80007c8 <HAL_GetTick>
 80041ec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80041ee:	e00a      	b.n	8004206 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041f0:	f7fc faea 	bl	80007c8 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041fe:	4293      	cmp	r3, r2
 8004200:	d901      	bls.n	8004206 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e138      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004206:	4b4e      	ldr	r3, [pc, #312]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1ee      	bne.n	80041f0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004216:	2b00      	cmp	r3, #0
 8004218:	f000 812d 	beq.w	8004476 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800421c:	4b48      	ldr	r3, [pc, #288]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 800421e:	691b      	ldr	r3, [r3, #16]
 8004220:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004224:	2b18      	cmp	r3, #24
 8004226:	f000 80bd 	beq.w	80043a4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422e:	2b02      	cmp	r3, #2
 8004230:	f040 809e 	bne.w	8004370 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004234:	4b42      	ldr	r3, [pc, #264]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a41      	ldr	r2, [pc, #260]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 800423a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800423e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004240:	f7fc fac2 	bl	80007c8 <HAL_GetTick>
 8004244:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004246:	e008      	b.n	800425a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004248:	f7fc fabe 	bl	80007c8 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	2b02      	cmp	r3, #2
 8004254:	d901      	bls.n	800425a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e10e      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800425a:	4b39      	ldr	r3, [pc, #228]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d1f0      	bne.n	8004248 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004266:	4b36      	ldr	r3, [pc, #216]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004268:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800426a:	4b37      	ldr	r3, [pc, #220]	@ (8004348 <HAL_RCC_OscConfig+0x774>)
 800426c:	4013      	ands	r3, r2
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004276:	0112      	lsls	r2, r2, #4
 8004278:	430a      	orrs	r2, r1
 800427a:	4931      	ldr	r1, [pc, #196]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 800427c:	4313      	orrs	r3, r2
 800427e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004284:	3b01      	subs	r3, #1
 8004286:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800428e:	3b01      	subs	r3, #1
 8004290:	025b      	lsls	r3, r3, #9
 8004292:	b29b      	uxth	r3, r3
 8004294:	431a      	orrs	r2, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800429a:	3b01      	subs	r3, #1
 800429c:	041b      	lsls	r3, r3, #16
 800429e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80042a2:	431a      	orrs	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a8:	3b01      	subs	r3, #1
 80042aa:	061b      	lsls	r3, r3, #24
 80042ac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80042b0:	4923      	ldr	r1, [pc, #140]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80042b2:	4313      	orrs	r3, r2
 80042b4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80042b6:	4b22      	ldr	r3, [pc, #136]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80042b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ba:	4a21      	ldr	r2, [pc, #132]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80042bc:	f023 0301 	bic.w	r3, r3, #1
 80042c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80042c2:	4b1f      	ldr	r3, [pc, #124]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80042c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042c6:	4b21      	ldr	r3, [pc, #132]	@ (800434c <HAL_RCC_OscConfig+0x778>)
 80042c8:	4013      	ands	r3, r2
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80042ce:	00d2      	lsls	r2, r2, #3
 80042d0:	491b      	ldr	r1, [pc, #108]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80042d2:	4313      	orrs	r3, r2
 80042d4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80042d6:	4b1a      	ldr	r3, [pc, #104]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80042d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042da:	f023 020c 	bic.w	r2, r3, #12
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e2:	4917      	ldr	r1, [pc, #92]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80042e4:	4313      	orrs	r3, r2
 80042e6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80042e8:	4b15      	ldr	r3, [pc, #84]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80042ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ec:	f023 0202 	bic.w	r2, r3, #2
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f4:	4912      	ldr	r1, [pc, #72]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80042fa:	4b11      	ldr	r3, [pc, #68]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 80042fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fe:	4a10      	ldr	r2, [pc, #64]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004300:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004304:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004306:	4b0e      	ldr	r3, [pc, #56]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800430a:	4a0d      	ldr	r2, [pc, #52]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 800430c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004310:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004312:	4b0b      	ldr	r3, [pc, #44]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004316:	4a0a      	ldr	r2, [pc, #40]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004318:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800431c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800431e:	4b08      	ldr	r3, [pc, #32]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004322:	4a07      	ldr	r2, [pc, #28]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004324:	f043 0301 	orr.w	r3, r3, #1
 8004328:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800432a:	4b05      	ldr	r3, [pc, #20]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a04      	ldr	r2, [pc, #16]	@ (8004340 <HAL_RCC_OscConfig+0x76c>)
 8004330:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004334:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004336:	f7fc fa47 	bl	80007c8 <HAL_GetTick>
 800433a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800433c:	e011      	b.n	8004362 <HAL_RCC_OscConfig+0x78e>
 800433e:	bf00      	nop
 8004340:	58024400 	.word	0x58024400
 8004344:	58024800 	.word	0x58024800
 8004348:	fffffc0c 	.word	0xfffffc0c
 800434c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004350:	f7fc fa3a 	bl	80007c8 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b02      	cmp	r3, #2
 800435c:	d901      	bls.n	8004362 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e08a      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004362:	4b47      	ldr	r3, [pc, #284]	@ (8004480 <HAL_RCC_OscConfig+0x8ac>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d0f0      	beq.n	8004350 <HAL_RCC_OscConfig+0x77c>
 800436e:	e082      	b.n	8004476 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004370:	4b43      	ldr	r3, [pc, #268]	@ (8004480 <HAL_RCC_OscConfig+0x8ac>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a42      	ldr	r2, [pc, #264]	@ (8004480 <HAL_RCC_OscConfig+0x8ac>)
 8004376:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800437a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800437c:	f7fc fa24 	bl	80007c8 <HAL_GetTick>
 8004380:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004382:	e008      	b.n	8004396 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004384:	f7fc fa20 	bl	80007c8 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	2b02      	cmp	r3, #2
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e070      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004396:	4b3a      	ldr	r3, [pc, #232]	@ (8004480 <HAL_RCC_OscConfig+0x8ac>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d1f0      	bne.n	8004384 <HAL_RCC_OscConfig+0x7b0>
 80043a2:	e068      	b.n	8004476 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80043a4:	4b36      	ldr	r3, [pc, #216]	@ (8004480 <HAL_RCC_OscConfig+0x8ac>)
 80043a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80043aa:	4b35      	ldr	r3, [pc, #212]	@ (8004480 <HAL_RCC_OscConfig+0x8ac>)
 80043ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ae:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d031      	beq.n	800441c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	f003 0203 	and.w	r2, r3, #3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d12a      	bne.n	800441c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	091b      	lsrs	r3, r3, #4
 80043ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d122      	bne.n	800441c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d11a      	bne.n	800441c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	0a5b      	lsrs	r3, r3, #9
 80043ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043f2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d111      	bne.n	800441c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	0c1b      	lsrs	r3, r3, #16
 80043fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004404:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004406:	429a      	cmp	r2, r3
 8004408:	d108      	bne.n	800441c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	0e1b      	lsrs	r3, r3, #24
 800440e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004416:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004418:	429a      	cmp	r2, r3
 800441a:	d001      	beq.n	8004420 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e02b      	b.n	8004478 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004420:	4b17      	ldr	r3, [pc, #92]	@ (8004480 <HAL_RCC_OscConfig+0x8ac>)
 8004422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004424:	08db      	lsrs	r3, r3, #3
 8004426:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800442a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	429a      	cmp	r2, r3
 8004434:	d01f      	beq.n	8004476 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004436:	4b12      	ldr	r3, [pc, #72]	@ (8004480 <HAL_RCC_OscConfig+0x8ac>)
 8004438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800443a:	4a11      	ldr	r2, [pc, #68]	@ (8004480 <HAL_RCC_OscConfig+0x8ac>)
 800443c:	f023 0301 	bic.w	r3, r3, #1
 8004440:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004442:	f7fc f9c1 	bl	80007c8 <HAL_GetTick>
 8004446:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004448:	bf00      	nop
 800444a:	f7fc f9bd 	bl	80007c8 <HAL_GetTick>
 800444e:	4602      	mov	r2, r0
 8004450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004452:	4293      	cmp	r3, r2
 8004454:	d0f9      	beq.n	800444a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004456:	4b0a      	ldr	r3, [pc, #40]	@ (8004480 <HAL_RCC_OscConfig+0x8ac>)
 8004458:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800445a:	4b0a      	ldr	r3, [pc, #40]	@ (8004484 <HAL_RCC_OscConfig+0x8b0>)
 800445c:	4013      	ands	r3, r2
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004462:	00d2      	lsls	r2, r2, #3
 8004464:	4906      	ldr	r1, [pc, #24]	@ (8004480 <HAL_RCC_OscConfig+0x8ac>)
 8004466:	4313      	orrs	r3, r2
 8004468:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800446a:	4b05      	ldr	r3, [pc, #20]	@ (8004480 <HAL_RCC_OscConfig+0x8ac>)
 800446c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800446e:	4a04      	ldr	r2, [pc, #16]	@ (8004480 <HAL_RCC_OscConfig+0x8ac>)
 8004470:	f043 0301 	orr.w	r3, r3, #1
 8004474:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004476:	2300      	movs	r3, #0
}
 8004478:	4618      	mov	r0, r3
 800447a:	3730      	adds	r7, #48	@ 0x30
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}
 8004480:	58024400 	.word	0x58024400
 8004484:	ffff0007 	.word	0xffff0007

08004488 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b086      	sub	sp, #24
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d101      	bne.n	800449c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	e19c      	b.n	80047d6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800449c:	4b8a      	ldr	r3, [pc, #552]	@ (80046c8 <HAL_RCC_ClockConfig+0x240>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 030f 	and.w	r3, r3, #15
 80044a4:	683a      	ldr	r2, [r7, #0]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d910      	bls.n	80044cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044aa:	4b87      	ldr	r3, [pc, #540]	@ (80046c8 <HAL_RCC_ClockConfig+0x240>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f023 020f 	bic.w	r2, r3, #15
 80044b2:	4985      	ldr	r1, [pc, #532]	@ (80046c8 <HAL_RCC_ClockConfig+0x240>)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ba:	4b83      	ldr	r3, [pc, #524]	@ (80046c8 <HAL_RCC_ClockConfig+0x240>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 030f 	and.w	r3, r3, #15
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d001      	beq.n	80044cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e184      	b.n	80047d6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d010      	beq.n	80044fa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	691a      	ldr	r2, [r3, #16]
 80044dc:	4b7b      	ldr	r3, [pc, #492]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d908      	bls.n	80044fa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80044e8:	4b78      	ldr	r3, [pc, #480]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 80044ea:	699b      	ldr	r3, [r3, #24]
 80044ec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	4975      	ldr	r1, [pc, #468]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 80044f6:	4313      	orrs	r3, r2
 80044f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0308 	and.w	r3, r3, #8
 8004502:	2b00      	cmp	r3, #0
 8004504:	d010      	beq.n	8004528 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	695a      	ldr	r2, [r3, #20]
 800450a:	4b70      	ldr	r3, [pc, #448]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 800450c:	69db      	ldr	r3, [r3, #28]
 800450e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004512:	429a      	cmp	r2, r3
 8004514:	d908      	bls.n	8004528 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004516:	4b6d      	ldr	r3, [pc, #436]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 8004518:	69db      	ldr	r3, [r3, #28]
 800451a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	695b      	ldr	r3, [r3, #20]
 8004522:	496a      	ldr	r1, [pc, #424]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 8004524:	4313      	orrs	r3, r2
 8004526:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0310 	and.w	r3, r3, #16
 8004530:	2b00      	cmp	r3, #0
 8004532:	d010      	beq.n	8004556 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	699a      	ldr	r2, [r3, #24]
 8004538:	4b64      	ldr	r3, [pc, #400]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 800453a:	69db      	ldr	r3, [r3, #28]
 800453c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004540:	429a      	cmp	r2, r3
 8004542:	d908      	bls.n	8004556 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004544:	4b61      	ldr	r3, [pc, #388]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	699b      	ldr	r3, [r3, #24]
 8004550:	495e      	ldr	r1, [pc, #376]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 8004552:	4313      	orrs	r3, r2
 8004554:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0320 	and.w	r3, r3, #32
 800455e:	2b00      	cmp	r3, #0
 8004560:	d010      	beq.n	8004584 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	69da      	ldr	r2, [r3, #28]
 8004566:	4b59      	ldr	r3, [pc, #356]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800456e:	429a      	cmp	r2, r3
 8004570:	d908      	bls.n	8004584 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004572:	4b56      	ldr	r3, [pc, #344]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	69db      	ldr	r3, [r3, #28]
 800457e:	4953      	ldr	r1, [pc, #332]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 8004580:	4313      	orrs	r3, r2
 8004582:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0302 	and.w	r3, r3, #2
 800458c:	2b00      	cmp	r3, #0
 800458e:	d010      	beq.n	80045b2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	68da      	ldr	r2, [r3, #12]
 8004594:	4b4d      	ldr	r3, [pc, #308]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 8004596:	699b      	ldr	r3, [r3, #24]
 8004598:	f003 030f 	and.w	r3, r3, #15
 800459c:	429a      	cmp	r2, r3
 800459e:	d908      	bls.n	80045b2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045a0:	4b4a      	ldr	r3, [pc, #296]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	f023 020f 	bic.w	r2, r3, #15
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	4947      	ldr	r1, [pc, #284]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d055      	beq.n	800466a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80045be:	4b43      	ldr	r3, [pc, #268]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 80045c0:	699b      	ldr	r3, [r3, #24]
 80045c2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	4940      	ldr	r1, [pc, #256]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	2b02      	cmp	r3, #2
 80045d6:	d107      	bne.n	80045e8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80045d8:	4b3c      	ldr	r3, [pc, #240]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d121      	bne.n	8004628 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e0f6      	b.n	80047d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	2b03      	cmp	r3, #3
 80045ee:	d107      	bne.n	8004600 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80045f0:	4b36      	ldr	r3, [pc, #216]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d115      	bne.n	8004628 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e0ea      	b.n	80047d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	2b01      	cmp	r3, #1
 8004606:	d107      	bne.n	8004618 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004608:	4b30      	ldr	r3, [pc, #192]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004610:	2b00      	cmp	r3, #0
 8004612:	d109      	bne.n	8004628 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e0de      	b.n	80047d6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004618:	4b2c      	ldr	r3, [pc, #176]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0304 	and.w	r3, r3, #4
 8004620:	2b00      	cmp	r3, #0
 8004622:	d101      	bne.n	8004628 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e0d6      	b.n	80047d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004628:	4b28      	ldr	r3, [pc, #160]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	f023 0207 	bic.w	r2, r3, #7
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	4925      	ldr	r1, [pc, #148]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 8004636:	4313      	orrs	r3, r2
 8004638:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800463a:	f7fc f8c5 	bl	80007c8 <HAL_GetTick>
 800463e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004640:	e00a      	b.n	8004658 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004642:	f7fc f8c1 	bl	80007c8 <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004650:	4293      	cmp	r3, r2
 8004652:	d901      	bls.n	8004658 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e0be      	b.n	80047d6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004658:	4b1c      	ldr	r3, [pc, #112]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 800465a:	691b      	ldr	r3, [r3, #16]
 800465c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	00db      	lsls	r3, r3, #3
 8004666:	429a      	cmp	r2, r3
 8004668:	d1eb      	bne.n	8004642 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0302 	and.w	r3, r3, #2
 8004672:	2b00      	cmp	r3, #0
 8004674:	d010      	beq.n	8004698 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	68da      	ldr	r2, [r3, #12]
 800467a:	4b14      	ldr	r3, [pc, #80]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	f003 030f 	and.w	r3, r3, #15
 8004682:	429a      	cmp	r2, r3
 8004684:	d208      	bcs.n	8004698 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004686:	4b11      	ldr	r3, [pc, #68]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	f023 020f 	bic.w	r2, r3, #15
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	490e      	ldr	r1, [pc, #56]	@ (80046cc <HAL_RCC_ClockConfig+0x244>)
 8004694:	4313      	orrs	r3, r2
 8004696:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004698:	4b0b      	ldr	r3, [pc, #44]	@ (80046c8 <HAL_RCC_ClockConfig+0x240>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 030f 	and.w	r3, r3, #15
 80046a0:	683a      	ldr	r2, [r7, #0]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d214      	bcs.n	80046d0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046a6:	4b08      	ldr	r3, [pc, #32]	@ (80046c8 <HAL_RCC_ClockConfig+0x240>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f023 020f 	bic.w	r2, r3, #15
 80046ae:	4906      	ldr	r1, [pc, #24]	@ (80046c8 <HAL_RCC_ClockConfig+0x240>)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046b6:	4b04      	ldr	r3, [pc, #16]	@ (80046c8 <HAL_RCC_ClockConfig+0x240>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 030f 	and.w	r3, r3, #15
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d005      	beq.n	80046d0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e086      	b.n	80047d6 <HAL_RCC_ClockConfig+0x34e>
 80046c8:	52002000 	.word	0x52002000
 80046cc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0304 	and.w	r3, r3, #4
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d010      	beq.n	80046fe <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	691a      	ldr	r2, [r3, #16]
 80046e0:	4b3f      	ldr	r3, [pc, #252]	@ (80047e0 <HAL_RCC_ClockConfig+0x358>)
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d208      	bcs.n	80046fe <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80046ec:	4b3c      	ldr	r3, [pc, #240]	@ (80047e0 <HAL_RCC_ClockConfig+0x358>)
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	691b      	ldr	r3, [r3, #16]
 80046f8:	4939      	ldr	r1, [pc, #228]	@ (80047e0 <HAL_RCC_ClockConfig+0x358>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0308 	and.w	r3, r3, #8
 8004706:	2b00      	cmp	r3, #0
 8004708:	d010      	beq.n	800472c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	695a      	ldr	r2, [r3, #20]
 800470e:	4b34      	ldr	r3, [pc, #208]	@ (80047e0 <HAL_RCC_ClockConfig+0x358>)
 8004710:	69db      	ldr	r3, [r3, #28]
 8004712:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004716:	429a      	cmp	r2, r3
 8004718:	d208      	bcs.n	800472c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800471a:	4b31      	ldr	r3, [pc, #196]	@ (80047e0 <HAL_RCC_ClockConfig+0x358>)
 800471c:	69db      	ldr	r3, [r3, #28]
 800471e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	695b      	ldr	r3, [r3, #20]
 8004726:	492e      	ldr	r1, [pc, #184]	@ (80047e0 <HAL_RCC_ClockConfig+0x358>)
 8004728:	4313      	orrs	r3, r2
 800472a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0310 	and.w	r3, r3, #16
 8004734:	2b00      	cmp	r3, #0
 8004736:	d010      	beq.n	800475a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	699a      	ldr	r2, [r3, #24]
 800473c:	4b28      	ldr	r3, [pc, #160]	@ (80047e0 <HAL_RCC_ClockConfig+0x358>)
 800473e:	69db      	ldr	r3, [r3, #28]
 8004740:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004744:	429a      	cmp	r2, r3
 8004746:	d208      	bcs.n	800475a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004748:	4b25      	ldr	r3, [pc, #148]	@ (80047e0 <HAL_RCC_ClockConfig+0x358>)
 800474a:	69db      	ldr	r3, [r3, #28]
 800474c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	4922      	ldr	r1, [pc, #136]	@ (80047e0 <HAL_RCC_ClockConfig+0x358>)
 8004756:	4313      	orrs	r3, r2
 8004758:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0320 	and.w	r3, r3, #32
 8004762:	2b00      	cmp	r3, #0
 8004764:	d010      	beq.n	8004788 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	69da      	ldr	r2, [r3, #28]
 800476a:	4b1d      	ldr	r3, [pc, #116]	@ (80047e0 <HAL_RCC_ClockConfig+0x358>)
 800476c:	6a1b      	ldr	r3, [r3, #32]
 800476e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004772:	429a      	cmp	r2, r3
 8004774:	d208      	bcs.n	8004788 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004776:	4b1a      	ldr	r3, [pc, #104]	@ (80047e0 <HAL_RCC_ClockConfig+0x358>)
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	69db      	ldr	r3, [r3, #28]
 8004782:	4917      	ldr	r1, [pc, #92]	@ (80047e0 <HAL_RCC_ClockConfig+0x358>)
 8004784:	4313      	orrs	r3, r2
 8004786:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004788:	f000 f834 	bl	80047f4 <HAL_RCC_GetSysClockFreq>
 800478c:	4602      	mov	r2, r0
 800478e:	4b14      	ldr	r3, [pc, #80]	@ (80047e0 <HAL_RCC_ClockConfig+0x358>)
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	0a1b      	lsrs	r3, r3, #8
 8004794:	f003 030f 	and.w	r3, r3, #15
 8004798:	4912      	ldr	r1, [pc, #72]	@ (80047e4 <HAL_RCC_ClockConfig+0x35c>)
 800479a:	5ccb      	ldrb	r3, [r1, r3]
 800479c:	f003 031f 	and.w	r3, r3, #31
 80047a0:	fa22 f303 	lsr.w	r3, r2, r3
 80047a4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80047a6:	4b0e      	ldr	r3, [pc, #56]	@ (80047e0 <HAL_RCC_ClockConfig+0x358>)
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	f003 030f 	and.w	r3, r3, #15
 80047ae:	4a0d      	ldr	r2, [pc, #52]	@ (80047e4 <HAL_RCC_ClockConfig+0x35c>)
 80047b0:	5cd3      	ldrb	r3, [r2, r3]
 80047b2:	f003 031f 	and.w	r3, r3, #31
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	fa22 f303 	lsr.w	r3, r2, r3
 80047bc:	4a0a      	ldr	r2, [pc, #40]	@ (80047e8 <HAL_RCC_ClockConfig+0x360>)
 80047be:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80047c0:	4a0a      	ldr	r2, [pc, #40]	@ (80047ec <HAL_RCC_ClockConfig+0x364>)
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80047c6:	4b0a      	ldr	r3, [pc, #40]	@ (80047f0 <HAL_RCC_ClockConfig+0x368>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4618      	mov	r0, r3
 80047cc:	f7fb ffb2 	bl	8000734 <HAL_InitTick>
 80047d0:	4603      	mov	r3, r0
 80047d2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3718      	adds	r7, #24
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	58024400 	.word	0x58024400
 80047e4:	0800b044 	.word	0x0800b044
 80047e8:	2400000c 	.word	0x2400000c
 80047ec:	24000008 	.word	0x24000008
 80047f0:	24000000 	.word	0x24000000

080047f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b089      	sub	sp, #36	@ 0x24
 80047f8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047fa:	4bb3      	ldr	r3, [pc, #716]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047fc:	691b      	ldr	r3, [r3, #16]
 80047fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004802:	2b18      	cmp	r3, #24
 8004804:	f200 8155 	bhi.w	8004ab2 <HAL_RCC_GetSysClockFreq+0x2be>
 8004808:	a201      	add	r2, pc, #4	@ (adr r2, 8004810 <HAL_RCC_GetSysClockFreq+0x1c>)
 800480a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800480e:	bf00      	nop
 8004810:	08004875 	.word	0x08004875
 8004814:	08004ab3 	.word	0x08004ab3
 8004818:	08004ab3 	.word	0x08004ab3
 800481c:	08004ab3 	.word	0x08004ab3
 8004820:	08004ab3 	.word	0x08004ab3
 8004824:	08004ab3 	.word	0x08004ab3
 8004828:	08004ab3 	.word	0x08004ab3
 800482c:	08004ab3 	.word	0x08004ab3
 8004830:	0800489b 	.word	0x0800489b
 8004834:	08004ab3 	.word	0x08004ab3
 8004838:	08004ab3 	.word	0x08004ab3
 800483c:	08004ab3 	.word	0x08004ab3
 8004840:	08004ab3 	.word	0x08004ab3
 8004844:	08004ab3 	.word	0x08004ab3
 8004848:	08004ab3 	.word	0x08004ab3
 800484c:	08004ab3 	.word	0x08004ab3
 8004850:	080048a1 	.word	0x080048a1
 8004854:	08004ab3 	.word	0x08004ab3
 8004858:	08004ab3 	.word	0x08004ab3
 800485c:	08004ab3 	.word	0x08004ab3
 8004860:	08004ab3 	.word	0x08004ab3
 8004864:	08004ab3 	.word	0x08004ab3
 8004868:	08004ab3 	.word	0x08004ab3
 800486c:	08004ab3 	.word	0x08004ab3
 8004870:	080048a7 	.word	0x080048a7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004874:	4b94      	ldr	r3, [pc, #592]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0320 	and.w	r3, r3, #32
 800487c:	2b00      	cmp	r3, #0
 800487e:	d009      	beq.n	8004894 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004880:	4b91      	ldr	r3, [pc, #580]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	08db      	lsrs	r3, r3, #3
 8004886:	f003 0303 	and.w	r3, r3, #3
 800488a:	4a90      	ldr	r2, [pc, #576]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800488c:	fa22 f303 	lsr.w	r3, r2, r3
 8004890:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004892:	e111      	b.n	8004ab8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004894:	4b8d      	ldr	r3, [pc, #564]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004896:	61bb      	str	r3, [r7, #24]
      break;
 8004898:	e10e      	b.n	8004ab8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800489a:	4b8d      	ldr	r3, [pc, #564]	@ (8004ad0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800489c:	61bb      	str	r3, [r7, #24]
      break;
 800489e:	e10b      	b.n	8004ab8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80048a0:	4b8c      	ldr	r3, [pc, #560]	@ (8004ad4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80048a2:	61bb      	str	r3, [r7, #24]
      break;
 80048a4:	e108      	b.n	8004ab8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80048a6:	4b88      	ldr	r3, [pc, #544]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048aa:	f003 0303 	and.w	r3, r3, #3
 80048ae:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80048b0:	4b85      	ldr	r3, [pc, #532]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b4:	091b      	lsrs	r3, r3, #4
 80048b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048ba:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80048bc:	4b82      	ldr	r3, [pc, #520]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c0:	f003 0301 	and.w	r3, r3, #1
 80048c4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80048c6:	4b80      	ldr	r3, [pc, #512]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048ca:	08db      	lsrs	r3, r3, #3
 80048cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80048d0:	68fa      	ldr	r2, [r7, #12]
 80048d2:	fb02 f303 	mul.w	r3, r2, r3
 80048d6:	ee07 3a90 	vmov	s15, r3
 80048da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048de:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f000 80e1 	beq.w	8004aac <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	f000 8083 	beq.w	80049f8 <HAL_RCC_GetSysClockFreq+0x204>
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	f200 80a1 	bhi.w	8004a3c <HAL_RCC_GetSysClockFreq+0x248>
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d003      	beq.n	8004908 <HAL_RCC_GetSysClockFreq+0x114>
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	2b01      	cmp	r3, #1
 8004904:	d056      	beq.n	80049b4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004906:	e099      	b.n	8004a3c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004908:	4b6f      	ldr	r3, [pc, #444]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0320 	and.w	r3, r3, #32
 8004910:	2b00      	cmp	r3, #0
 8004912:	d02d      	beq.n	8004970 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004914:	4b6c      	ldr	r3, [pc, #432]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	08db      	lsrs	r3, r3, #3
 800491a:	f003 0303 	and.w	r3, r3, #3
 800491e:	4a6b      	ldr	r2, [pc, #428]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004920:	fa22 f303 	lsr.w	r3, r2, r3
 8004924:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	ee07 3a90 	vmov	s15, r3
 800492c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	ee07 3a90 	vmov	s15, r3
 8004936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800493a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800493e:	4b62      	ldr	r3, [pc, #392]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004946:	ee07 3a90 	vmov	s15, r3
 800494a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800494e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004952:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004ad8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004956:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800495a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800495e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004962:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800496a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800496e:	e087      	b.n	8004a80 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	ee07 3a90 	vmov	s15, r3
 8004976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800497a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004adc <HAL_RCC_GetSysClockFreq+0x2e8>
 800497e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004982:	4b51      	ldr	r3, [pc, #324]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004986:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800498a:	ee07 3a90 	vmov	s15, r3
 800498e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004992:	ed97 6a02 	vldr	s12, [r7, #8]
 8004996:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004ad8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800499a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800499e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80049b2:	e065      	b.n	8004a80 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	ee07 3a90 	vmov	s15, r3
 80049ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049be:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004ae0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80049c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049c6:	4b40      	ldr	r3, [pc, #256]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049ce:	ee07 3a90 	vmov	s15, r3
 80049d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80049da:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004ad8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80049de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80049f6:	e043      	b.n	8004a80 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	ee07 3a90 	vmov	s15, r3
 80049fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a02:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004ae4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004a06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a12:	ee07 3a90 	vmov	s15, r3
 8004a16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a1e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004ad8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004a22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004a3a:	e021      	b.n	8004a80 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	ee07 3a90 	vmov	s15, r3
 8004a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a46:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004ae0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004a4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a56:	ee07 3a90 	vmov	s15, r3
 8004a5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a62:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004ad8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004a66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004a7e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004a80:	4b11      	ldr	r3, [pc, #68]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a84:	0a5b      	lsrs	r3, r3, #9
 8004a86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	ee07 3a90 	vmov	s15, r3
 8004a94:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a98:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004aa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aa4:	ee17 3a90 	vmov	r3, s15
 8004aa8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004aaa:	e005      	b.n	8004ab8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004aac:	2300      	movs	r3, #0
 8004aae:	61bb      	str	r3, [r7, #24]
      break;
 8004ab0:	e002      	b.n	8004ab8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004ab2:	4b07      	ldr	r3, [pc, #28]	@ (8004ad0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004ab4:	61bb      	str	r3, [r7, #24]
      break;
 8004ab6:	bf00      	nop
  }

  return sysclockfreq;
 8004ab8:	69bb      	ldr	r3, [r7, #24]
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3724      	adds	r7, #36	@ 0x24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop
 8004ac8:	58024400 	.word	0x58024400
 8004acc:	03d09000 	.word	0x03d09000
 8004ad0:	003d0900 	.word	0x003d0900
 8004ad4:	017d7840 	.word	0x017d7840
 8004ad8:	46000000 	.word	0x46000000
 8004adc:	4c742400 	.word	0x4c742400
 8004ae0:	4a742400 	.word	0x4a742400
 8004ae4:	4bbebc20 	.word	0x4bbebc20

08004ae8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b082      	sub	sp, #8
 8004aec:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004aee:	f7ff fe81 	bl	80047f4 <HAL_RCC_GetSysClockFreq>
 8004af2:	4602      	mov	r2, r0
 8004af4:	4b10      	ldr	r3, [pc, #64]	@ (8004b38 <HAL_RCC_GetHCLKFreq+0x50>)
 8004af6:	699b      	ldr	r3, [r3, #24]
 8004af8:	0a1b      	lsrs	r3, r3, #8
 8004afa:	f003 030f 	and.w	r3, r3, #15
 8004afe:	490f      	ldr	r1, [pc, #60]	@ (8004b3c <HAL_RCC_GetHCLKFreq+0x54>)
 8004b00:	5ccb      	ldrb	r3, [r1, r3]
 8004b02:	f003 031f 	and.w	r3, r3, #31
 8004b06:	fa22 f303 	lsr.w	r3, r2, r3
 8004b0a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8004b38 <HAL_RCC_GetHCLKFreq+0x50>)
 8004b0e:	699b      	ldr	r3, [r3, #24]
 8004b10:	f003 030f 	and.w	r3, r3, #15
 8004b14:	4a09      	ldr	r2, [pc, #36]	@ (8004b3c <HAL_RCC_GetHCLKFreq+0x54>)
 8004b16:	5cd3      	ldrb	r3, [r2, r3]
 8004b18:	f003 031f 	and.w	r3, r3, #31
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b22:	4a07      	ldr	r2, [pc, #28]	@ (8004b40 <HAL_RCC_GetHCLKFreq+0x58>)
 8004b24:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004b26:	4a07      	ldr	r2, [pc, #28]	@ (8004b44 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004b2c:	4b04      	ldr	r3, [pc, #16]	@ (8004b40 <HAL_RCC_GetHCLKFreq+0x58>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3708      	adds	r7, #8
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	58024400 	.word	0x58024400
 8004b3c:	0800b044 	.word	0x0800b044
 8004b40:	2400000c 	.word	0x2400000c
 8004b44:	24000008 	.word	0x24000008

08004b48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004b4c:	f7ff ffcc 	bl	8004ae8 <HAL_RCC_GetHCLKFreq>
 8004b50:	4602      	mov	r2, r0
 8004b52:	4b06      	ldr	r3, [pc, #24]	@ (8004b6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	091b      	lsrs	r3, r3, #4
 8004b58:	f003 0307 	and.w	r3, r3, #7
 8004b5c:	4904      	ldr	r1, [pc, #16]	@ (8004b70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b5e:	5ccb      	ldrb	r3, [r1, r3]
 8004b60:	f003 031f 	and.w	r3, r3, #31
 8004b64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	58024400 	.word	0x58024400
 8004b70:	0800b044 	.word	0x0800b044

08004b74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004b78:	f7ff ffb6 	bl	8004ae8 <HAL_RCC_GetHCLKFreq>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	4b06      	ldr	r3, [pc, #24]	@ (8004b98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b80:	69db      	ldr	r3, [r3, #28]
 8004b82:	0a1b      	lsrs	r3, r3, #8
 8004b84:	f003 0307 	and.w	r3, r3, #7
 8004b88:	4904      	ldr	r1, [pc, #16]	@ (8004b9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004b8a:	5ccb      	ldrb	r3, [r1, r3]
 8004b8c:	f003 031f 	and.w	r3, r3, #31
 8004b90:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	58024400 	.word	0x58024400
 8004b9c:	0800b044 	.word	0x0800b044

08004ba0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ba0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ba4:	b0ca      	sub	sp, #296	@ 0x128
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004bac:	2300      	movs	r3, #0
 8004bae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004bb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004bc4:	2500      	movs	r5, #0
 8004bc6:	ea54 0305 	orrs.w	r3, r4, r5
 8004bca:	d049      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bd0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bd2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bd6:	d02f      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004bd8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bdc:	d828      	bhi.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004bde:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004be2:	d01a      	beq.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004be4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004be8:	d822      	bhi.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d003      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004bee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bf2:	d007      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004bf4:	e01c      	b.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bf6:	4bb8      	ldr	r3, [pc, #736]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bfa:	4ab7      	ldr	r2, [pc, #732]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c00:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004c02:	e01a      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c08:	3308      	adds	r3, #8
 8004c0a:	2102      	movs	r1, #2
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f002 fb61 	bl	80072d4 <RCCEx_PLL2_Config>
 8004c12:	4603      	mov	r3, r0
 8004c14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004c18:	e00f      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c1e:	3328      	adds	r3, #40	@ 0x28
 8004c20:	2102      	movs	r1, #2
 8004c22:	4618      	mov	r0, r3
 8004c24:	f002 fc08 	bl	8007438 <RCCEx_PLL3_Config>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004c2e:	e004      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c36:	e000      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004c38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10a      	bne.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004c42:	4ba5      	ldr	r3, [pc, #660]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c46:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c50:	4aa1      	ldr	r2, [pc, #644]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c52:	430b      	orrs	r3, r1
 8004c54:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c56:	e003      	b.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c68:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004c6c:	f04f 0900 	mov.w	r9, #0
 8004c70:	ea58 0309 	orrs.w	r3, r8, r9
 8004c74:	d047      	beq.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004c76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c7c:	2b04      	cmp	r3, #4
 8004c7e:	d82a      	bhi.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004c80:	a201      	add	r2, pc, #4	@ (adr r2, 8004c88 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c86:	bf00      	nop
 8004c88:	08004c9d 	.word	0x08004c9d
 8004c8c:	08004cab 	.word	0x08004cab
 8004c90:	08004cc1 	.word	0x08004cc1
 8004c94:	08004cdf 	.word	0x08004cdf
 8004c98:	08004cdf 	.word	0x08004cdf
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c9c:	4b8e      	ldr	r3, [pc, #568]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca0:	4a8d      	ldr	r2, [pc, #564]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ca2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ca6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ca8:	e01a      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cae:	3308      	adds	r3, #8
 8004cb0:	2100      	movs	r1, #0
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f002 fb0e 	bl	80072d4 <RCCEx_PLL2_Config>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cbe:	e00f      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc4:	3328      	adds	r3, #40	@ 0x28
 8004cc6:	2100      	movs	r1, #0
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f002 fbb5 	bl	8007438 <RCCEx_PLL3_Config>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cd4:	e004      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cdc:	e000      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004cde:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ce0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d10a      	bne.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ce8:	4b7b      	ldr	r3, [pc, #492]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cec:	f023 0107 	bic.w	r1, r3, #7
 8004cf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cf6:	4a78      	ldr	r2, [pc, #480]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cf8:	430b      	orrs	r3, r1
 8004cfa:	6513      	str	r3, [r2, #80]	@ 0x50
 8004cfc:	e003      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d0e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004d12:	f04f 0b00 	mov.w	fp, #0
 8004d16:	ea5a 030b 	orrs.w	r3, sl, fp
 8004d1a:	d04c      	beq.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d26:	d030      	beq.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004d28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d2c:	d829      	bhi.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004d2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d30:	d02d      	beq.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004d32:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d34:	d825      	bhi.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004d36:	2b80      	cmp	r3, #128	@ 0x80
 8004d38:	d018      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004d3a:	2b80      	cmp	r3, #128	@ 0x80
 8004d3c:	d821      	bhi.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d002      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004d42:	2b40      	cmp	r3, #64	@ 0x40
 8004d44:	d007      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004d46:	e01c      	b.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d48:	4b63      	ldr	r3, [pc, #396]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d4c:	4a62      	ldr	r2, [pc, #392]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004d54:	e01c      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d5a:	3308      	adds	r3, #8
 8004d5c:	2100      	movs	r1, #0
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f002 fab8 	bl	80072d4 <RCCEx_PLL2_Config>
 8004d64:	4603      	mov	r3, r0
 8004d66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004d6a:	e011      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d70:	3328      	adds	r3, #40	@ 0x28
 8004d72:	2100      	movs	r1, #0
 8004d74:	4618      	mov	r0, r3
 8004d76:	f002 fb5f 	bl	8007438 <RCCEx_PLL3_Config>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004d80:	e006      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d88:	e002      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004d8a:	bf00      	nop
 8004d8c:	e000      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004d8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d10a      	bne.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004d98:	4b4f      	ldr	r3, [pc, #316]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d9c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004da6:	4a4c      	ldr	r2, [pc, #304]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004da8:	430b      	orrs	r3, r1
 8004daa:	6513      	str	r3, [r2, #80]	@ 0x50
 8004dac:	e003      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004db2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004db6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dbe:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004dc2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004dcc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004dd0:	460b      	mov	r3, r1
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	d053      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dda:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004dde:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004de2:	d035      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004de4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004de8:	d82e      	bhi.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004dea:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004dee:	d031      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004df0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004df4:	d828      	bhi.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004df6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004dfa:	d01a      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004dfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e00:	d822      	bhi.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d003      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004e06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e0a:	d007      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004e0c:	e01c      	b.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e0e:	4b32      	ldr	r3, [pc, #200]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e12:	4a31      	ldr	r2, [pc, #196]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e1a:	e01c      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e20:	3308      	adds	r3, #8
 8004e22:	2100      	movs	r1, #0
 8004e24:	4618      	mov	r0, r3
 8004e26:	f002 fa55 	bl	80072d4 <RCCEx_PLL2_Config>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004e30:	e011      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e36:	3328      	adds	r3, #40	@ 0x28
 8004e38:	2100      	movs	r1, #0
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f002 fafc 	bl	8007438 <RCCEx_PLL3_Config>
 8004e40:	4603      	mov	r3, r0
 8004e42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e46:	e006      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e4e:	e002      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004e50:	bf00      	nop
 8004e52:	e000      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004e54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d10b      	bne.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004e5e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e62:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e6a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004e6e:	4a1a      	ldr	r2, [pc, #104]	@ (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e70:	430b      	orrs	r3, r1
 8004e72:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e74:	e003      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e86:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004e8a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004e8e:	2300      	movs	r3, #0
 8004e90:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004e94:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004e98:	460b      	mov	r3, r1
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	d056      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ea2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004ea6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004eaa:	d038      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004eac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004eb0:	d831      	bhi.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004eb2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004eb6:	d034      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004eb8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ebc:	d82b      	bhi.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004ebe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ec2:	d01d      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004ec4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ec8:	d825      	bhi.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d006      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004ece:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ed2:	d00a      	beq.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004ed4:	e01f      	b.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004ed6:	bf00      	nop
 8004ed8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004edc:	4ba2      	ldr	r3, [pc, #648]	@ (8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee0:	4aa1      	ldr	r2, [pc, #644]	@ (8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ee2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ee6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ee8:	e01c      	b.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eee:	3308      	adds	r3, #8
 8004ef0:	2100      	movs	r1, #0
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f002 f9ee 	bl	80072d4 <RCCEx_PLL2_Config>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004efe:	e011      	b.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f04:	3328      	adds	r3, #40	@ 0x28
 8004f06:	2100      	movs	r1, #0
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f002 fa95 	bl	8007438 <RCCEx_PLL3_Config>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f14:	e006      	b.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f1c:	e002      	b.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004f1e:	bf00      	nop
 8004f20:	e000      	b.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004f22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d10b      	bne.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004f2c:	4b8e      	ldr	r3, [pc, #568]	@ (8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f30:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004f34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f38:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004f3c:	4a8a      	ldr	r2, [pc, #552]	@ (8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f3e:	430b      	orrs	r3, r1
 8004f40:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f42:	e003      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f54:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004f58:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004f62:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004f66:	460b      	mov	r3, r1
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	d03a      	beq.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f72:	2b30      	cmp	r3, #48	@ 0x30
 8004f74:	d01f      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004f76:	2b30      	cmp	r3, #48	@ 0x30
 8004f78:	d819      	bhi.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004f7a:	2b20      	cmp	r3, #32
 8004f7c:	d00c      	beq.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004f7e:	2b20      	cmp	r3, #32
 8004f80:	d815      	bhi.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d019      	beq.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004f86:	2b10      	cmp	r3, #16
 8004f88:	d111      	bne.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f8a:	4b77      	ldr	r3, [pc, #476]	@ (8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f8e:	4a76      	ldr	r2, [pc, #472]	@ (8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004f96:	e011      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004f98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f9c:	3308      	adds	r3, #8
 8004f9e:	2102      	movs	r1, #2
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f002 f997 	bl	80072d4 <RCCEx_PLL2_Config>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004fac:	e006      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fb4:	e002      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004fb6:	bf00      	nop
 8004fb8:	e000      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004fba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d10a      	bne.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004fc4:	4b68      	ldr	r3, [pc, #416]	@ (8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fc8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fd2:	4a65      	ldr	r2, [pc, #404]	@ (8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fd4:	430b      	orrs	r3, r1
 8004fd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004fd8:	e003      	b.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fea:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004fee:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004ff8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	4313      	orrs	r3, r2
 8005000:	d051      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005002:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005006:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005008:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800500c:	d035      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800500e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005012:	d82e      	bhi.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005014:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005018:	d031      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800501a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800501e:	d828      	bhi.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005020:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005024:	d01a      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005026:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800502a:	d822      	bhi.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800502c:	2b00      	cmp	r3, #0
 800502e:	d003      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005030:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005034:	d007      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005036:	e01c      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005038:	4b4b      	ldr	r3, [pc, #300]	@ (8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800503a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800503c:	4a4a      	ldr	r2, [pc, #296]	@ (8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800503e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005042:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005044:	e01c      	b.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504a:	3308      	adds	r3, #8
 800504c:	2100      	movs	r1, #0
 800504e:	4618      	mov	r0, r3
 8005050:	f002 f940 	bl	80072d4 <RCCEx_PLL2_Config>
 8005054:	4603      	mov	r3, r0
 8005056:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800505a:	e011      	b.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800505c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005060:	3328      	adds	r3, #40	@ 0x28
 8005062:	2100      	movs	r1, #0
 8005064:	4618      	mov	r0, r3
 8005066:	f002 f9e7 	bl	8007438 <RCCEx_PLL3_Config>
 800506a:	4603      	mov	r3, r0
 800506c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005070:	e006      	b.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005078:	e002      	b.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800507a:	bf00      	nop
 800507c:	e000      	b.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800507e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005080:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005084:	2b00      	cmp	r3, #0
 8005086:	d10a      	bne.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005088:	4b37      	ldr	r3, [pc, #220]	@ (8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800508a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800508c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005096:	4a34      	ldr	r2, [pc, #208]	@ (8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005098:	430b      	orrs	r3, r1
 800509a:	6513      	str	r3, [r2, #80]	@ 0x50
 800509c:	e003      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800509e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80050a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ae:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80050b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80050b6:	2300      	movs	r3, #0
 80050b8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80050bc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80050c0:	460b      	mov	r3, r1
 80050c2:	4313      	orrs	r3, r2
 80050c4:	d056      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80050c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050d0:	d033      	beq.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80050d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050d6:	d82c      	bhi.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80050d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80050dc:	d02f      	beq.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80050de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80050e2:	d826      	bhi.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80050e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80050e8:	d02b      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80050ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80050ee:	d820      	bhi.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80050f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050f4:	d012      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80050f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050fa:	d81a      	bhi.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d022      	beq.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005104:	d115      	bne.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800510a:	3308      	adds	r3, #8
 800510c:	2101      	movs	r1, #1
 800510e:	4618      	mov	r0, r3
 8005110:	f002 f8e0 	bl	80072d4 <RCCEx_PLL2_Config>
 8005114:	4603      	mov	r3, r0
 8005116:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800511a:	e015      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800511c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005120:	3328      	adds	r3, #40	@ 0x28
 8005122:	2101      	movs	r1, #1
 8005124:	4618      	mov	r0, r3
 8005126:	f002 f987 	bl	8007438 <RCCEx_PLL3_Config>
 800512a:	4603      	mov	r3, r0
 800512c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005130:	e00a      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005138:	e006      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800513a:	bf00      	nop
 800513c:	e004      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800513e:	bf00      	nop
 8005140:	e002      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005142:	bf00      	nop
 8005144:	e000      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005146:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005148:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800514c:	2b00      	cmp	r3, #0
 800514e:	d10d      	bne.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005150:	4b05      	ldr	r3, [pc, #20]	@ (8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005152:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005154:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800515c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800515e:	4a02      	ldr	r2, [pc, #8]	@ (8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005160:	430b      	orrs	r3, r1
 8005162:	6513      	str	r3, [r2, #80]	@ 0x50
 8005164:	e006      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005166:	bf00      	nop
 8005168:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800516c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005170:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800517c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005180:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005184:	2300      	movs	r3, #0
 8005186:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800518a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800518e:	460b      	mov	r3, r1
 8005190:	4313      	orrs	r3, r2
 8005192:	d055      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005194:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005198:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800519c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051a0:	d033      	beq.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80051a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051a6:	d82c      	bhi.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80051a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051ac:	d02f      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80051ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051b2:	d826      	bhi.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80051b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80051b8:	d02b      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80051ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80051be:	d820      	bhi.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80051c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051c4:	d012      	beq.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80051c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051ca:	d81a      	bhi.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d022      	beq.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80051d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051d4:	d115      	bne.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051da:	3308      	adds	r3, #8
 80051dc:	2101      	movs	r1, #1
 80051de:	4618      	mov	r0, r3
 80051e0:	f002 f878 	bl	80072d4 <RCCEx_PLL2_Config>
 80051e4:	4603      	mov	r3, r0
 80051e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80051ea:	e015      	b.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80051ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051f0:	3328      	adds	r3, #40	@ 0x28
 80051f2:	2101      	movs	r1, #1
 80051f4:	4618      	mov	r0, r3
 80051f6:	f002 f91f 	bl	8007438 <RCCEx_PLL3_Config>
 80051fa:	4603      	mov	r3, r0
 80051fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005200:	e00a      	b.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005208:	e006      	b.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800520a:	bf00      	nop
 800520c:	e004      	b.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800520e:	bf00      	nop
 8005210:	e002      	b.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005212:	bf00      	nop
 8005214:	e000      	b.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005216:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005218:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800521c:	2b00      	cmp	r3, #0
 800521e:	d10b      	bne.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005220:	4ba3      	ldr	r3, [pc, #652]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005222:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005224:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800522c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005230:	4a9f      	ldr	r2, [pc, #636]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005232:	430b      	orrs	r3, r1
 8005234:	6593      	str	r3, [r2, #88]	@ 0x58
 8005236:	e003      	b.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005238:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800523c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005248:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800524c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005250:	2300      	movs	r3, #0
 8005252:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005256:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800525a:	460b      	mov	r3, r1
 800525c:	4313      	orrs	r3, r2
 800525e:	d037      	beq.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005260:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005266:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800526a:	d00e      	beq.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800526c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005270:	d816      	bhi.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005272:	2b00      	cmp	r3, #0
 8005274:	d018      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005276:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800527a:	d111      	bne.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800527c:	4b8c      	ldr	r3, [pc, #560]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800527e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005280:	4a8b      	ldr	r2, [pc, #556]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005282:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005286:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005288:	e00f      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800528a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800528e:	3308      	adds	r3, #8
 8005290:	2101      	movs	r1, #1
 8005292:	4618      	mov	r0, r3
 8005294:	f002 f81e 	bl	80072d4 <RCCEx_PLL2_Config>
 8005298:	4603      	mov	r3, r0
 800529a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800529e:	e004      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052a6:	e000      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80052a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d10a      	bne.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80052b2:	4b7f      	ldr	r3, [pc, #508]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052b6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80052ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052c0:	4a7b      	ldr	r2, [pc, #492]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052c2:	430b      	orrs	r3, r1
 80052c4:	6513      	str	r3, [r2, #80]	@ 0x50
 80052c6:	e003      	b.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80052d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80052dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052e0:	2300      	movs	r3, #0
 80052e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80052e6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80052ea:	460b      	mov	r3, r1
 80052ec:	4313      	orrs	r3, r2
 80052ee:	d039      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80052f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052f6:	2b03      	cmp	r3, #3
 80052f8:	d81c      	bhi.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80052fa:	a201      	add	r2, pc, #4	@ (adr r2, 8005300 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80052fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005300:	0800533d 	.word	0x0800533d
 8005304:	08005311 	.word	0x08005311
 8005308:	0800531f 	.word	0x0800531f
 800530c:	0800533d 	.word	0x0800533d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005310:	4b67      	ldr	r3, [pc, #412]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005314:	4a66      	ldr	r2, [pc, #408]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005316:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800531a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800531c:	e00f      	b.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800531e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005322:	3308      	adds	r3, #8
 8005324:	2102      	movs	r1, #2
 8005326:	4618      	mov	r0, r3
 8005328:	f001 ffd4 	bl	80072d4 <RCCEx_PLL2_Config>
 800532c:	4603      	mov	r3, r0
 800532e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005332:	e004      	b.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800533a:	e000      	b.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800533c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800533e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005342:	2b00      	cmp	r3, #0
 8005344:	d10a      	bne.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005346:	4b5a      	ldr	r3, [pc, #360]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800534a:	f023 0103 	bic.w	r1, r3, #3
 800534e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005352:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005354:	4a56      	ldr	r2, [pc, #344]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005356:	430b      	orrs	r3, r1
 8005358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800535a:	e003      	b.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800535c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005360:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800536c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005370:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005374:	2300      	movs	r3, #0
 8005376:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800537a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800537e:	460b      	mov	r3, r1
 8005380:	4313      	orrs	r3, r2
 8005382:	f000 809f 	beq.w	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005386:	4b4b      	ldr	r3, [pc, #300]	@ (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a4a      	ldr	r2, [pc, #296]	@ (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800538c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005390:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005392:	f7fb fa19 	bl	80007c8 <HAL_GetTick>
 8005396:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800539a:	e00b      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800539c:	f7fb fa14 	bl	80007c8 <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	2b64      	cmp	r3, #100	@ 0x64
 80053aa:	d903      	bls.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053b2:	e005      	b.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053b4:	4b3f      	ldr	r3, [pc, #252]	@ (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d0ed      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80053c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d179      	bne.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80053c8:	4b39      	ldr	r3, [pc, #228]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053ca:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80053cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80053d4:	4053      	eors	r3, r2
 80053d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d015      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80053de:	4b34      	ldr	r3, [pc, #208]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053e6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80053ea:	4b31      	ldr	r3, [pc, #196]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053ee:	4a30      	ldr	r2, [pc, #192]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053f4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80053f6:	4b2e      	ldr	r3, [pc, #184]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053fa:	4a2d      	ldr	r2, [pc, #180]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005400:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005402:	4a2b      	ldr	r2, [pc, #172]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005404:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005408:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800540a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800540e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005412:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005416:	d118      	bne.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005418:	f7fb f9d6 	bl	80007c8 <HAL_GetTick>
 800541c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005420:	e00d      	b.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005422:	f7fb f9d1 	bl	80007c8 <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800542c:	1ad2      	subs	r2, r2, r3
 800542e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005432:	429a      	cmp	r2, r3
 8005434:	d903      	bls.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800543c:	e005      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800543e:	4b1c      	ldr	r3, [pc, #112]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005442:	f003 0302 	and.w	r3, r3, #2
 8005446:	2b00      	cmp	r3, #0
 8005448:	d0eb      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800544a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800544e:	2b00      	cmp	r3, #0
 8005450:	d129      	bne.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005456:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800545a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800545e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005462:	d10e      	bne.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005464:	4b12      	ldr	r3, [pc, #72]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005466:	691b      	ldr	r3, [r3, #16]
 8005468:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800546c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005470:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005474:	091a      	lsrs	r2, r3, #4
 8005476:	4b10      	ldr	r3, [pc, #64]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005478:	4013      	ands	r3, r2
 800547a:	4a0d      	ldr	r2, [pc, #52]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800547c:	430b      	orrs	r3, r1
 800547e:	6113      	str	r3, [r2, #16]
 8005480:	e005      	b.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005482:	4b0b      	ldr	r3, [pc, #44]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	4a0a      	ldr	r2, [pc, #40]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005488:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800548c:	6113      	str	r3, [r2, #16]
 800548e:	4b08      	ldr	r3, [pc, #32]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005490:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005496:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800549a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800549e:	4a04      	ldr	r2, [pc, #16]	@ (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054a0:	430b      	orrs	r3, r1
 80054a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80054a4:	e00e      	b.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80054a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80054ae:	e009      	b.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80054b0:	58024400 	.word	0x58024400
 80054b4:	58024800 	.word	0x58024800
 80054b8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80054c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054cc:	f002 0301 	and.w	r3, r2, #1
 80054d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80054d4:	2300      	movs	r3, #0
 80054d6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80054da:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80054de:	460b      	mov	r3, r1
 80054e0:	4313      	orrs	r3, r2
 80054e2:	f000 8089 	beq.w	80055f8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80054e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80054ec:	2b28      	cmp	r3, #40	@ 0x28
 80054ee:	d86b      	bhi.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80054f0:	a201      	add	r2, pc, #4	@ (adr r2, 80054f8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80054f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f6:	bf00      	nop
 80054f8:	080055d1 	.word	0x080055d1
 80054fc:	080055c9 	.word	0x080055c9
 8005500:	080055c9 	.word	0x080055c9
 8005504:	080055c9 	.word	0x080055c9
 8005508:	080055c9 	.word	0x080055c9
 800550c:	080055c9 	.word	0x080055c9
 8005510:	080055c9 	.word	0x080055c9
 8005514:	080055c9 	.word	0x080055c9
 8005518:	0800559d 	.word	0x0800559d
 800551c:	080055c9 	.word	0x080055c9
 8005520:	080055c9 	.word	0x080055c9
 8005524:	080055c9 	.word	0x080055c9
 8005528:	080055c9 	.word	0x080055c9
 800552c:	080055c9 	.word	0x080055c9
 8005530:	080055c9 	.word	0x080055c9
 8005534:	080055c9 	.word	0x080055c9
 8005538:	080055b3 	.word	0x080055b3
 800553c:	080055c9 	.word	0x080055c9
 8005540:	080055c9 	.word	0x080055c9
 8005544:	080055c9 	.word	0x080055c9
 8005548:	080055c9 	.word	0x080055c9
 800554c:	080055c9 	.word	0x080055c9
 8005550:	080055c9 	.word	0x080055c9
 8005554:	080055c9 	.word	0x080055c9
 8005558:	080055d1 	.word	0x080055d1
 800555c:	080055c9 	.word	0x080055c9
 8005560:	080055c9 	.word	0x080055c9
 8005564:	080055c9 	.word	0x080055c9
 8005568:	080055c9 	.word	0x080055c9
 800556c:	080055c9 	.word	0x080055c9
 8005570:	080055c9 	.word	0x080055c9
 8005574:	080055c9 	.word	0x080055c9
 8005578:	080055d1 	.word	0x080055d1
 800557c:	080055c9 	.word	0x080055c9
 8005580:	080055c9 	.word	0x080055c9
 8005584:	080055c9 	.word	0x080055c9
 8005588:	080055c9 	.word	0x080055c9
 800558c:	080055c9 	.word	0x080055c9
 8005590:	080055c9 	.word	0x080055c9
 8005594:	080055c9 	.word	0x080055c9
 8005598:	080055d1 	.word	0x080055d1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800559c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a0:	3308      	adds	r3, #8
 80055a2:	2101      	movs	r1, #1
 80055a4:	4618      	mov	r0, r3
 80055a6:	f001 fe95 	bl	80072d4 <RCCEx_PLL2_Config>
 80055aa:	4603      	mov	r3, r0
 80055ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80055b0:	e00f      	b.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80055b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b6:	3328      	adds	r3, #40	@ 0x28
 80055b8:	2101      	movs	r1, #1
 80055ba:	4618      	mov	r0, r3
 80055bc:	f001 ff3c 	bl	8007438 <RCCEx_PLL3_Config>
 80055c0:	4603      	mov	r3, r0
 80055c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80055c6:	e004      	b.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055ce:	e000      	b.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80055d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10a      	bne.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80055da:	4bbf      	ldr	r3, [pc, #764]	@ (80058d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80055dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055de:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80055e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80055e8:	4abb      	ldr	r2, [pc, #748]	@ (80058d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80055ea:	430b      	orrs	r3, r1
 80055ec:	6553      	str	r3, [r2, #84]	@ 0x54
 80055ee:	e003      	b.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80055f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005600:	f002 0302 	and.w	r3, r2, #2
 8005604:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005608:	2300      	movs	r3, #0
 800560a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800560e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005612:	460b      	mov	r3, r1
 8005614:	4313      	orrs	r3, r2
 8005616:	d041      	beq.n	800569c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005618:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800561c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800561e:	2b05      	cmp	r3, #5
 8005620:	d824      	bhi.n	800566c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005622:	a201      	add	r2, pc, #4	@ (adr r2, 8005628 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005628:	08005675 	.word	0x08005675
 800562c:	08005641 	.word	0x08005641
 8005630:	08005657 	.word	0x08005657
 8005634:	08005675 	.word	0x08005675
 8005638:	08005675 	.word	0x08005675
 800563c:	08005675 	.word	0x08005675
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005644:	3308      	adds	r3, #8
 8005646:	2101      	movs	r1, #1
 8005648:	4618      	mov	r0, r3
 800564a:	f001 fe43 	bl	80072d4 <RCCEx_PLL2_Config>
 800564e:	4603      	mov	r3, r0
 8005650:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005654:	e00f      	b.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800565a:	3328      	adds	r3, #40	@ 0x28
 800565c:	2101      	movs	r1, #1
 800565e:	4618      	mov	r0, r3
 8005660:	f001 feea 	bl	8007438 <RCCEx_PLL3_Config>
 8005664:	4603      	mov	r3, r0
 8005666:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800566a:	e004      	b.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005672:	e000      	b.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005674:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005676:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800567a:	2b00      	cmp	r3, #0
 800567c:	d10a      	bne.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800567e:	4b96      	ldr	r3, [pc, #600]	@ (80058d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005682:	f023 0107 	bic.w	r1, r3, #7
 8005686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800568a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800568c:	4a92      	ldr	r2, [pc, #584]	@ (80058d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800568e:	430b      	orrs	r3, r1
 8005690:	6553      	str	r3, [r2, #84]	@ 0x54
 8005692:	e003      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005694:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005698:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800569c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a4:	f002 0304 	and.w	r3, r2, #4
 80056a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056ac:	2300      	movs	r3, #0
 80056ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056b2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80056b6:	460b      	mov	r3, r1
 80056b8:	4313      	orrs	r3, r2
 80056ba:	d044      	beq.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80056bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80056c4:	2b05      	cmp	r3, #5
 80056c6:	d825      	bhi.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80056c8:	a201      	add	r2, pc, #4	@ (adr r2, 80056d0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80056ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ce:	bf00      	nop
 80056d0:	0800571d 	.word	0x0800571d
 80056d4:	080056e9 	.word	0x080056e9
 80056d8:	080056ff 	.word	0x080056ff
 80056dc:	0800571d 	.word	0x0800571d
 80056e0:	0800571d 	.word	0x0800571d
 80056e4:	0800571d 	.word	0x0800571d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80056e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ec:	3308      	adds	r3, #8
 80056ee:	2101      	movs	r1, #1
 80056f0:	4618      	mov	r0, r3
 80056f2:	f001 fdef 	bl	80072d4 <RCCEx_PLL2_Config>
 80056f6:	4603      	mov	r3, r0
 80056f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80056fc:	e00f      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80056fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005702:	3328      	adds	r3, #40	@ 0x28
 8005704:	2101      	movs	r1, #1
 8005706:	4618      	mov	r0, r3
 8005708:	f001 fe96 	bl	8007438 <RCCEx_PLL3_Config>
 800570c:	4603      	mov	r3, r0
 800570e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005712:	e004      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800571a:	e000      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800571c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800571e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005722:	2b00      	cmp	r3, #0
 8005724:	d10b      	bne.n	800573e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005726:	4b6c      	ldr	r3, [pc, #432]	@ (80058d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800572a:	f023 0107 	bic.w	r1, r3, #7
 800572e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005732:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005736:	4a68      	ldr	r2, [pc, #416]	@ (80058d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005738:	430b      	orrs	r3, r1
 800573a:	6593      	str	r3, [r2, #88]	@ 0x58
 800573c:	e003      	b.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800573e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005742:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800574a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574e:	f002 0320 	and.w	r3, r2, #32
 8005752:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005756:	2300      	movs	r3, #0
 8005758:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800575c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005760:	460b      	mov	r3, r1
 8005762:	4313      	orrs	r3, r2
 8005764:	d055      	beq.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800576a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800576e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005772:	d033      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005774:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005778:	d82c      	bhi.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800577a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800577e:	d02f      	beq.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005784:	d826      	bhi.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005786:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800578a:	d02b      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800578c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005790:	d820      	bhi.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005792:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005796:	d012      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005798:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800579c:	d81a      	bhi.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d022      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80057a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057a6:	d115      	bne.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80057a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ac:	3308      	adds	r3, #8
 80057ae:	2100      	movs	r1, #0
 80057b0:	4618      	mov	r0, r3
 80057b2:	f001 fd8f 	bl	80072d4 <RCCEx_PLL2_Config>
 80057b6:	4603      	mov	r3, r0
 80057b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80057bc:	e015      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80057be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057c2:	3328      	adds	r3, #40	@ 0x28
 80057c4:	2102      	movs	r1, #2
 80057c6:	4618      	mov	r0, r3
 80057c8:	f001 fe36 	bl	8007438 <RCCEx_PLL3_Config>
 80057cc:	4603      	mov	r3, r0
 80057ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80057d2:	e00a      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057da:	e006      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80057dc:	bf00      	nop
 80057de:	e004      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80057e0:	bf00      	nop
 80057e2:	e002      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80057e4:	bf00      	nop
 80057e6:	e000      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80057e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d10b      	bne.n	800580a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057f2:	4b39      	ldr	r3, [pc, #228]	@ (80058d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80057f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057f6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80057fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005802:	4a35      	ldr	r2, [pc, #212]	@ (80058d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005804:	430b      	orrs	r3, r1
 8005806:	6553      	str	r3, [r2, #84]	@ 0x54
 8005808:	e003      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800580a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800580e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800581e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005822:	2300      	movs	r3, #0
 8005824:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005828:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800582c:	460b      	mov	r3, r1
 800582e:	4313      	orrs	r3, r2
 8005830:	d058      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005836:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800583a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800583e:	d033      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005840:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005844:	d82c      	bhi.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005846:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800584a:	d02f      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800584c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005850:	d826      	bhi.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005852:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005856:	d02b      	beq.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005858:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800585c:	d820      	bhi.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800585e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005862:	d012      	beq.n	800588a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005864:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005868:	d81a      	bhi.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800586a:	2b00      	cmp	r3, #0
 800586c:	d022      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800586e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005872:	d115      	bne.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005878:	3308      	adds	r3, #8
 800587a:	2100      	movs	r1, #0
 800587c:	4618      	mov	r0, r3
 800587e:	f001 fd29 	bl	80072d4 <RCCEx_PLL2_Config>
 8005882:	4603      	mov	r3, r0
 8005884:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005888:	e015      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800588a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800588e:	3328      	adds	r3, #40	@ 0x28
 8005890:	2102      	movs	r1, #2
 8005892:	4618      	mov	r0, r3
 8005894:	f001 fdd0 	bl	8007438 <RCCEx_PLL3_Config>
 8005898:	4603      	mov	r3, r0
 800589a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800589e:	e00a      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058a6:	e006      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80058a8:	bf00      	nop
 80058aa:	e004      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80058ac:	bf00      	nop
 80058ae:	e002      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80058b0:	bf00      	nop
 80058b2:	e000      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80058b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d10e      	bne.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80058be:	4b06      	ldr	r3, [pc, #24]	@ (80058d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058c2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80058c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80058ce:	4a02      	ldr	r2, [pc, #8]	@ (80058d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058d0:	430b      	orrs	r3, r1
 80058d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80058d4:	e006      	b.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80058d6:	bf00      	nop
 80058d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80058e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ec:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80058f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80058f4:	2300      	movs	r3, #0
 80058f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80058fa:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80058fe:	460b      	mov	r3, r1
 8005900:	4313      	orrs	r3, r2
 8005902:	d055      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005908:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800590c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005910:	d033      	beq.n	800597a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005912:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005916:	d82c      	bhi.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005918:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800591c:	d02f      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800591e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005922:	d826      	bhi.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005924:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005928:	d02b      	beq.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800592a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800592e:	d820      	bhi.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005930:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005934:	d012      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005936:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800593a:	d81a      	bhi.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800593c:	2b00      	cmp	r3, #0
 800593e:	d022      	beq.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005940:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005944:	d115      	bne.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800594a:	3308      	adds	r3, #8
 800594c:	2100      	movs	r1, #0
 800594e:	4618      	mov	r0, r3
 8005950:	f001 fcc0 	bl	80072d4 <RCCEx_PLL2_Config>
 8005954:	4603      	mov	r3, r0
 8005956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800595a:	e015      	b.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800595c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005960:	3328      	adds	r3, #40	@ 0x28
 8005962:	2102      	movs	r1, #2
 8005964:	4618      	mov	r0, r3
 8005966:	f001 fd67 	bl	8007438 <RCCEx_PLL3_Config>
 800596a:	4603      	mov	r3, r0
 800596c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005970:	e00a      	b.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005978:	e006      	b.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800597a:	bf00      	nop
 800597c:	e004      	b.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800597e:	bf00      	nop
 8005980:	e002      	b.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005982:	bf00      	nop
 8005984:	e000      	b.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005986:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005988:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800598c:	2b00      	cmp	r3, #0
 800598e:	d10b      	bne.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005990:	4ba1      	ldr	r3, [pc, #644]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005994:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800599c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80059a0:	4a9d      	ldr	r2, [pc, #628]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059a2:	430b      	orrs	r3, r1
 80059a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80059a6:	e003      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80059b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b8:	f002 0308 	and.w	r3, r2, #8
 80059bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80059c0:	2300      	movs	r3, #0
 80059c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80059c6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80059ca:	460b      	mov	r3, r1
 80059cc:	4313      	orrs	r3, r2
 80059ce:	d01e      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80059d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059dc:	d10c      	bne.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80059de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e2:	3328      	adds	r3, #40	@ 0x28
 80059e4:	2102      	movs	r1, #2
 80059e6:	4618      	mov	r0, r3
 80059e8:	f001 fd26 	bl	8007438 <RCCEx_PLL3_Config>
 80059ec:	4603      	mov	r3, r0
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d002      	beq.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80059f8:	4b87      	ldr	r3, [pc, #540]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059fc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a08:	4a83      	ldr	r2, [pc, #524]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a0a:	430b      	orrs	r3, r1
 8005a0c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a16:	f002 0310 	and.w	r3, r2, #16
 8005a1a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005a1e:	2300      	movs	r3, #0
 8005a20:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005a24:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005a28:	460b      	mov	r3, r1
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	d01e      	beq.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a3a:	d10c      	bne.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a40:	3328      	adds	r3, #40	@ 0x28
 8005a42:	2102      	movs	r1, #2
 8005a44:	4618      	mov	r0, r3
 8005a46:	f001 fcf7 	bl	8007438 <RCCEx_PLL3_Config>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d002      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005a50:	2301      	movs	r3, #1
 8005a52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005a56:	4b70      	ldr	r3, [pc, #448]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a5a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a66:	4a6c      	ldr	r2, [pc, #432]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a68:	430b      	orrs	r3, r1
 8005a6a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a74:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005a78:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005a82:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005a86:	460b      	mov	r3, r1
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	d03e      	beq.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a90:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005a94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a98:	d022      	beq.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005a9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a9e:	d81b      	bhi.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d003      	beq.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005aa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005aa8:	d00b      	beq.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005aaa:	e015      	b.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab0:	3308      	adds	r3, #8
 8005ab2:	2100      	movs	r1, #0
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f001 fc0d 	bl	80072d4 <RCCEx_PLL2_Config>
 8005aba:	4603      	mov	r3, r0
 8005abc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005ac0:	e00f      	b.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ac6:	3328      	adds	r3, #40	@ 0x28
 8005ac8:	2102      	movs	r1, #2
 8005aca:	4618      	mov	r0, r3
 8005acc:	f001 fcb4 	bl	8007438 <RCCEx_PLL3_Config>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005ad6:	e004      	b.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ade:	e000      	b.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005ae0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ae2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d10b      	bne.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005aea:	4b4b      	ldr	r3, [pc, #300]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aee:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005af6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005afa:	4a47      	ldr	r2, [pc, #284]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005afc:	430b      	orrs	r3, r1
 8005afe:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b00:	e003      	b.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b12:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005b16:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b18:	2300      	movs	r3, #0
 8005b1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005b1c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005b20:	460b      	mov	r3, r1
 8005b22:	4313      	orrs	r3, r2
 8005b24:	d03b      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b2e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005b32:	d01f      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005b34:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005b38:	d818      	bhi.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005b3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b3e:	d003      	beq.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005b40:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b44:	d007      	beq.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005b46:	e011      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b48:	4b33      	ldr	r3, [pc, #204]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b4c:	4a32      	ldr	r2, [pc, #200]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005b54:	e00f      	b.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b5a:	3328      	adds	r3, #40	@ 0x28
 8005b5c:	2101      	movs	r1, #1
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f001 fc6a 	bl	8007438 <RCCEx_PLL3_Config>
 8005b64:	4603      	mov	r3, r0
 8005b66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005b6a:	e004      	b.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b72:	e000      	b.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005b74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d10b      	bne.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b7e:	4b26      	ldr	r3, [pc, #152]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b82:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b8e:	4a22      	ldr	r2, [pc, #136]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b90:	430b      	orrs	r3, r1
 8005b92:	6553      	str	r3, [r2, #84]	@ 0x54
 8005b94:	e003      	b.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005baa:	673b      	str	r3, [r7, #112]	@ 0x70
 8005bac:	2300      	movs	r3, #0
 8005bae:	677b      	str	r3, [r7, #116]	@ 0x74
 8005bb0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	d034      	beq.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d003      	beq.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005bc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bc8:	d007      	beq.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005bca:	e011      	b.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bcc:	4b12      	ldr	r3, [pc, #72]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd0:	4a11      	ldr	r2, [pc, #68]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005bd8:	e00e      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bde:	3308      	adds	r3, #8
 8005be0:	2102      	movs	r1, #2
 8005be2:	4618      	mov	r0, r3
 8005be4:	f001 fb76 	bl	80072d4 <RCCEx_PLL2_Config>
 8005be8:	4603      	mov	r3, r0
 8005bea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005bee:	e003      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005bf6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d10d      	bne.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005c00:	4b05      	ldr	r3, [pc, #20]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c04:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c0e:	4a02      	ldr	r2, [pc, #8]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c10:	430b      	orrs	r3, r1
 8005c12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005c14:	e006      	b.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005c16:	bf00      	nop
 8005c18:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c2c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005c30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c32:	2300      	movs	r3, #0
 8005c34:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005c36:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	d00c      	beq.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c44:	3328      	adds	r3, #40	@ 0x28
 8005c46:	2102      	movs	r1, #2
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f001 fbf5 	bl	8007438 <RCCEx_PLL3_Config>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d002      	beq.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005c5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c62:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005c66:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c68:	2300      	movs	r3, #0
 8005c6a:	667b      	str	r3, [r7, #100]	@ 0x64
 8005c6c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005c70:	460b      	mov	r3, r1
 8005c72:	4313      	orrs	r3, r2
 8005c74:	d038      	beq.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005c76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c82:	d018      	beq.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005c84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c88:	d811      	bhi.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005c8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c8e:	d014      	beq.n	8005cba <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005c90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c94:	d80b      	bhi.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d011      	beq.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005c9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c9e:	d106      	bne.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ca0:	4bc3      	ldr	r3, [pc, #780]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ca4:	4ac2      	ldr	r2, [pc, #776]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ca6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005caa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005cac:	e008      	b.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cb4:	e004      	b.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005cb6:	bf00      	nop
 8005cb8:	e002      	b.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005cba:	bf00      	nop
 8005cbc:	e000      	b.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005cbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d10b      	bne.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005cc8:	4bb9      	ldr	r3, [pc, #740]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ccc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005cd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cd8:	4ab5      	ldr	r2, [pc, #724]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cda:	430b      	orrs	r3, r1
 8005cdc:	6553      	str	r3, [r2, #84]	@ 0x54
 8005cde:	e003      	b.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ce0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ce4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005cf4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005cfa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005cfe:	460b      	mov	r3, r1
 8005d00:	4313      	orrs	r3, r2
 8005d02:	d009      	beq.n	8005d18 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005d04:	4baa      	ldr	r3, [pc, #680]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d08:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d12:	4aa7      	ldr	r2, [pc, #668]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d14:	430b      	orrs	r3, r1
 8005d16:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d20:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005d24:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d26:	2300      	movs	r3, #0
 8005d28:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d2a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005d2e:	460b      	mov	r3, r1
 8005d30:	4313      	orrs	r3, r2
 8005d32:	d00a      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005d34:	4b9e      	ldr	r3, [pc, #632]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d36:	691b      	ldr	r3, [r3, #16]
 8005d38:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d40:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005d44:	4a9a      	ldr	r2, [pc, #616]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d46:	430b      	orrs	r3, r1
 8005d48:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d52:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005d56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d58:	2300      	movs	r3, #0
 8005d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d5c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005d60:	460b      	mov	r3, r1
 8005d62:	4313      	orrs	r3, r2
 8005d64:	d009      	beq.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005d66:	4b92      	ldr	r3, [pc, #584]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d6a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d74:	4a8e      	ldr	r2, [pc, #568]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d76:	430b      	orrs	r3, r1
 8005d78:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d82:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005d86:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d88:	2300      	movs	r3, #0
 8005d8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d8c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005d90:	460b      	mov	r3, r1
 8005d92:	4313      	orrs	r3, r2
 8005d94:	d00e      	beq.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005d96:	4b86      	ldr	r3, [pc, #536]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	4a85      	ldr	r2, [pc, #532]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d9c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005da0:	6113      	str	r3, [r2, #16]
 8005da2:	4b83      	ldr	r3, [pc, #524]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005da4:	6919      	ldr	r1, [r3, #16]
 8005da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005daa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005dae:	4a80      	ldr	r2, [pc, #512]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005db0:	430b      	orrs	r3, r1
 8005db2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005db4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dbc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005dc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005dc6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005dca:	460b      	mov	r3, r1
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	d009      	beq.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005dd0:	4b77      	ldr	r3, [pc, #476]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005dd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dd4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dde:	4a74      	ldr	r2, [pc, #464]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005de0:	430b      	orrs	r3, r1
 8005de2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dec:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005df0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005df2:	2300      	movs	r3, #0
 8005df4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005df6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005dfa:	460b      	mov	r3, r1
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	d00a      	beq.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005e00:	4b6b      	ldr	r3, [pc, #428]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e04:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e10:	4a67      	ldr	r2, [pc, #412]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e12:	430b      	orrs	r3, r1
 8005e14:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e1e:	2100      	movs	r1, #0
 8005e20:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005e22:	f003 0301 	and.w	r3, r3, #1
 8005e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e28:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	d011      	beq.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e36:	3308      	adds	r3, #8
 8005e38:	2100      	movs	r1, #0
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f001 fa4a 	bl	80072d4 <RCCEx_PLL2_Config>
 8005e40:	4603      	mov	r3, r0
 8005e42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005e46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d003      	beq.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e5e:	2100      	movs	r1, #0
 8005e60:	6239      	str	r1, [r7, #32]
 8005e62:	f003 0302 	and.w	r3, r3, #2
 8005e66:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e68:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005e6c:	460b      	mov	r3, r1
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	d011      	beq.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e76:	3308      	adds	r3, #8
 8005e78:	2101      	movs	r1, #1
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f001 fa2a 	bl	80072d4 <RCCEx_PLL2_Config>
 8005e80:	4603      	mov	r3, r0
 8005e82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005e86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d003      	beq.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9e:	2100      	movs	r1, #0
 8005ea0:	61b9      	str	r1, [r7, #24]
 8005ea2:	f003 0304 	and.w	r3, r3, #4
 8005ea6:	61fb      	str	r3, [r7, #28]
 8005ea8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005eac:	460b      	mov	r3, r1
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	d011      	beq.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb6:	3308      	adds	r3, #8
 8005eb8:	2102      	movs	r1, #2
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f001 fa0a 	bl	80072d4 <RCCEx_PLL2_Config>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005ec6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d003      	beq.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ece:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ed2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ede:	2100      	movs	r1, #0
 8005ee0:	6139      	str	r1, [r7, #16]
 8005ee2:	f003 0308 	and.w	r3, r3, #8
 8005ee6:	617b      	str	r3, [r7, #20]
 8005ee8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005eec:	460b      	mov	r3, r1
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	d011      	beq.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ef6:	3328      	adds	r3, #40	@ 0x28
 8005ef8:	2100      	movs	r1, #0
 8005efa:	4618      	mov	r0, r3
 8005efc:	f001 fa9c 	bl	8007438 <RCCEx_PLL3_Config>
 8005f00:	4603      	mov	r3, r0
 8005f02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005f06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d003      	beq.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1e:	2100      	movs	r1, #0
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	f003 0310 	and.w	r3, r3, #16
 8005f26:	60fb      	str	r3, [r7, #12]
 8005f28:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	d011      	beq.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f36:	3328      	adds	r3, #40	@ 0x28
 8005f38:	2101      	movs	r1, #1
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f001 fa7c 	bl	8007438 <RCCEx_PLL3_Config>
 8005f40:	4603      	mov	r3, r0
 8005f42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005f46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d003      	beq.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f5e:	2100      	movs	r1, #0
 8005f60:	6039      	str	r1, [r7, #0]
 8005f62:	f003 0320 	and.w	r3, r3, #32
 8005f66:	607b      	str	r3, [r7, #4]
 8005f68:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	d011      	beq.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f76:	3328      	adds	r3, #40	@ 0x28
 8005f78:	2102      	movs	r1, #2
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f001 fa5c 	bl	8007438 <RCCEx_PLL3_Config>
 8005f80:	4603      	mov	r3, r0
 8005f82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005f86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d003      	beq.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005f96:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d101      	bne.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	e000      	b.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005faa:	46bd      	mov	sp, r7
 8005fac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fb0:	58024400 	.word	0x58024400

08005fb4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b090      	sub	sp, #64	@ 0x40
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005fbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fc2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8005fc6:	430b      	orrs	r3, r1
 8005fc8:	f040 8094 	bne.w	80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005fcc:	4b9e      	ldr	r3, [pc, #632]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005fce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fd0:	f003 0307 	and.w	r3, r3, #7
 8005fd4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd8:	2b04      	cmp	r3, #4
 8005fda:	f200 8087 	bhi.w	80060ec <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8005fde:	a201      	add	r2, pc, #4	@ (adr r2, 8005fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8005fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fe4:	08005ff9 	.word	0x08005ff9
 8005fe8:	08006021 	.word	0x08006021
 8005fec:	08006049 	.word	0x08006049
 8005ff0:	080060e5 	.word	0x080060e5
 8005ff4:	08006071 	.word	0x08006071
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005ff8:	4b93      	ldr	r3, [pc, #588]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006000:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006004:	d108      	bne.n	8006018 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006006:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800600a:	4618      	mov	r0, r3
 800600c:	f001 f810 	bl	8007030 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006012:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006014:	f000 bd45 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006018:	2300      	movs	r3, #0
 800601a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800601c:	f000 bd41 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006020:	4b89      	ldr	r3, [pc, #548]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006028:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800602c:	d108      	bne.n	8006040 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800602e:	f107 0318 	add.w	r3, r7, #24
 8006032:	4618      	mov	r0, r3
 8006034:	f000 fd54 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006038:	69bb      	ldr	r3, [r7, #24]
 800603a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800603c:	f000 bd31 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006040:	2300      	movs	r3, #0
 8006042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006044:	f000 bd2d 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006048:	4b7f      	ldr	r3, [pc, #508]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006050:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006054:	d108      	bne.n	8006068 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006056:	f107 030c 	add.w	r3, r7, #12
 800605a:	4618      	mov	r0, r3
 800605c:	f000 fe94 	bl	8006d88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006064:	f000 bd1d 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006068:	2300      	movs	r3, #0
 800606a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800606c:	f000 bd19 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006070:	4b75      	ldr	r3, [pc, #468]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006072:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006074:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006078:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800607a:	4b73      	ldr	r3, [pc, #460]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 0304 	and.w	r3, r3, #4
 8006082:	2b04      	cmp	r3, #4
 8006084:	d10c      	bne.n	80060a0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006088:	2b00      	cmp	r3, #0
 800608a:	d109      	bne.n	80060a0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800608c:	4b6e      	ldr	r3, [pc, #440]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	08db      	lsrs	r3, r3, #3
 8006092:	f003 0303 	and.w	r3, r3, #3
 8006096:	4a6d      	ldr	r2, [pc, #436]	@ (800624c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006098:	fa22 f303 	lsr.w	r3, r2, r3
 800609c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800609e:	e01f      	b.n	80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80060a0:	4b69      	ldr	r3, [pc, #420]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060ac:	d106      	bne.n	80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80060ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060b4:	d102      	bne.n	80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80060b6:	4b66      	ldr	r3, [pc, #408]	@ (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80060b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060ba:	e011      	b.n	80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80060bc:	4b62      	ldr	r3, [pc, #392]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060c8:	d106      	bne.n	80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80060ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060d0:	d102      	bne.n	80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80060d2:	4b60      	ldr	r3, [pc, #384]	@ (8006254 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80060d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060d6:	e003      	b.n	80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80060d8:	2300      	movs	r3, #0
 80060da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80060dc:	f000 bce1 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80060e0:	f000 bcdf 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80060e4:	4b5c      	ldr	r3, [pc, #368]	@ (8006258 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80060e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060e8:	f000 bcdb 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80060ec:	2300      	movs	r3, #0
 80060ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060f0:	f000 bcd7 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80060f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060f8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80060fc:	430b      	orrs	r3, r1
 80060fe:	f040 80ad 	bne.w	800625c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8006102:	4b51      	ldr	r3, [pc, #324]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006104:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006106:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800610a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800610c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800610e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006112:	d056      	beq.n	80061c2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8006114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006116:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800611a:	f200 8090 	bhi.w	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800611e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006120:	2bc0      	cmp	r3, #192	@ 0xc0
 8006122:	f000 8088 	beq.w	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8006126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006128:	2bc0      	cmp	r3, #192	@ 0xc0
 800612a:	f200 8088 	bhi.w	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800612e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006130:	2b80      	cmp	r3, #128	@ 0x80
 8006132:	d032      	beq.n	800619a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006136:	2b80      	cmp	r3, #128	@ 0x80
 8006138:	f200 8081 	bhi.w	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800613c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800613e:	2b00      	cmp	r3, #0
 8006140:	d003      	beq.n	800614a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8006142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006144:	2b40      	cmp	r3, #64	@ 0x40
 8006146:	d014      	beq.n	8006172 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8006148:	e079      	b.n	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800614a:	4b3f      	ldr	r3, [pc, #252]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006152:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006156:	d108      	bne.n	800616a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006158:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800615c:	4618      	mov	r0, r3
 800615e:	f000 ff67 	bl	8007030 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006164:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006166:	f000 bc9c 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800616a:	2300      	movs	r3, #0
 800616c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800616e:	f000 bc98 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006172:	4b35      	ldr	r3, [pc, #212]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800617a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800617e:	d108      	bne.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006180:	f107 0318 	add.w	r3, r7, #24
 8006184:	4618      	mov	r0, r3
 8006186:	f000 fcab 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800618a:	69bb      	ldr	r3, [r7, #24]
 800618c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800618e:	f000 bc88 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006192:	2300      	movs	r3, #0
 8006194:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006196:	f000 bc84 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800619a:	4b2b      	ldr	r3, [pc, #172]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80061a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061a6:	d108      	bne.n	80061ba <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80061a8:	f107 030c 	add.w	r3, r7, #12
 80061ac:	4618      	mov	r0, r3
 80061ae:	f000 fdeb 	bl	8006d88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80061b6:	f000 bc74 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80061ba:	2300      	movs	r3, #0
 80061bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061be:	f000 bc70 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80061c2:	4b21      	ldr	r3, [pc, #132]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80061c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80061ca:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80061cc:	4b1e      	ldr	r3, [pc, #120]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f003 0304 	and.w	r3, r3, #4
 80061d4:	2b04      	cmp	r3, #4
 80061d6:	d10c      	bne.n	80061f2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80061d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d109      	bne.n	80061f2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80061de:	4b1a      	ldr	r3, [pc, #104]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	08db      	lsrs	r3, r3, #3
 80061e4:	f003 0303 	and.w	r3, r3, #3
 80061e8:	4a18      	ldr	r2, [pc, #96]	@ (800624c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80061ea:	fa22 f303 	lsr.w	r3, r2, r3
 80061ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061f0:	e01f      	b.n	8006232 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80061f2:	4b15      	ldr	r3, [pc, #84]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061fe:	d106      	bne.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8006200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006202:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006206:	d102      	bne.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006208:	4b11      	ldr	r3, [pc, #68]	@ (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800620a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800620c:	e011      	b.n	8006232 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800620e:	4b0e      	ldr	r3, [pc, #56]	@ (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006216:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800621a:	d106      	bne.n	800622a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800621c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800621e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006222:	d102      	bne.n	800622a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006224:	4b0b      	ldr	r3, [pc, #44]	@ (8006254 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006226:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006228:	e003      	b.n	8006232 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800622a:	2300      	movs	r3, #0
 800622c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800622e:	f000 bc38 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006232:	f000 bc36 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006236:	4b08      	ldr	r3, [pc, #32]	@ (8006258 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006238:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800623a:	f000 bc32 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800623e:	2300      	movs	r3, #0
 8006240:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006242:	f000 bc2e 	b.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006246:	bf00      	nop
 8006248:	58024400 	.word	0x58024400
 800624c:	03d09000 	.word	0x03d09000
 8006250:	003d0900 	.word	0x003d0900
 8006254:	017d7840 	.word	0x017d7840
 8006258:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800625c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006260:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006264:	430b      	orrs	r3, r1
 8006266:	f040 809c 	bne.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800626a:	4b9e      	ldr	r3, [pc, #632]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800626c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800626e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8006272:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006276:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800627a:	d054      	beq.n	8006326 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800627c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800627e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006282:	f200 808b 	bhi.w	800639c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006288:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800628c:	f000 8083 	beq.w	8006396 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8006290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006292:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006296:	f200 8081 	bhi.w	800639c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800629a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800629c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062a0:	d02f      	beq.n	8006302 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80062a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062a8:	d878      	bhi.n	800639c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80062aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d004      	beq.n	80062ba <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80062b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80062b6:	d012      	beq.n	80062de <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80062b8:	e070      	b.n	800639c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80062ba:	4b8a      	ldr	r3, [pc, #552]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80062c6:	d107      	bne.n	80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80062c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80062cc:	4618      	mov	r0, r3
 80062ce:	f000 feaf 	bl	8007030 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80062d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062d6:	e3e4      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80062d8:	2300      	movs	r3, #0
 80062da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062dc:	e3e1      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80062de:	4b81      	ldr	r3, [pc, #516]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062ea:	d107      	bne.n	80062fc <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062ec:	f107 0318 	add.w	r3, r7, #24
 80062f0:	4618      	mov	r0, r3
 80062f2:	f000 fbf5 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062fa:	e3d2      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80062fc:	2300      	movs	r3, #0
 80062fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006300:	e3cf      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006302:	4b78      	ldr	r3, [pc, #480]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800630a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800630e:	d107      	bne.n	8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006310:	f107 030c 	add.w	r3, r7, #12
 8006314:	4618      	mov	r0, r3
 8006316:	f000 fd37 	bl	8006d88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800631e:	e3c0      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006320:	2300      	movs	r3, #0
 8006322:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006324:	e3bd      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006326:	4b6f      	ldr	r3, [pc, #444]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800632a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800632e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006330:	4b6c      	ldr	r3, [pc, #432]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 0304 	and.w	r3, r3, #4
 8006338:	2b04      	cmp	r3, #4
 800633a:	d10c      	bne.n	8006356 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800633c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800633e:	2b00      	cmp	r3, #0
 8006340:	d109      	bne.n	8006356 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006342:	4b68      	ldr	r3, [pc, #416]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	08db      	lsrs	r3, r3, #3
 8006348:	f003 0303 	and.w	r3, r3, #3
 800634c:	4a66      	ldr	r2, [pc, #408]	@ (80064e8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800634e:	fa22 f303 	lsr.w	r3, r2, r3
 8006352:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006354:	e01e      	b.n	8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006356:	4b63      	ldr	r3, [pc, #396]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800635e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006362:	d106      	bne.n	8006372 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8006364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006366:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800636a:	d102      	bne.n	8006372 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800636c:	4b5f      	ldr	r3, [pc, #380]	@ (80064ec <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800636e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006370:	e010      	b.n	8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006372:	4b5c      	ldr	r3, [pc, #368]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800637a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800637e:	d106      	bne.n	800638e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8006380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006382:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006386:	d102      	bne.n	800638e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006388:	4b59      	ldr	r3, [pc, #356]	@ (80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800638a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800638c:	e002      	b.n	8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800638e:	2300      	movs	r3, #0
 8006390:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006392:	e386      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006394:	e385      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006396:	4b57      	ldr	r3, [pc, #348]	@ (80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006398:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800639a:	e382      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800639c:	2300      	movs	r3, #0
 800639e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063a0:	e37f      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80063a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063a6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80063aa:	430b      	orrs	r3, r1
 80063ac:	f040 80a7 	bne.w	80064fe <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80063b0:	4b4c      	ldr	r3, [pc, #304]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80063b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063b4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80063b8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80063ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80063c0:	d055      	beq.n	800646e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80063c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80063c8:	f200 8096 	bhi.w	80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80063cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ce:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80063d2:	f000 8084 	beq.w	80064de <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80063d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80063dc:	f200 808c 	bhi.w	80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80063e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80063e6:	d030      	beq.n	800644a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80063e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80063ee:	f200 8083 	bhi.w	80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80063f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d004      	beq.n	8006402 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80063f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80063fe:	d012      	beq.n	8006426 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8006400:	e07a      	b.n	80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006402:	4b38      	ldr	r3, [pc, #224]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800640a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800640e:	d107      	bne.n	8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006410:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006414:	4618      	mov	r0, r3
 8006416:	f000 fe0b 	bl	8007030 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800641a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800641c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800641e:	e340      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006420:	2300      	movs	r3, #0
 8006422:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006424:	e33d      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006426:	4b2f      	ldr	r3, [pc, #188]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800642e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006432:	d107      	bne.n	8006444 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006434:	f107 0318 	add.w	r3, r7, #24
 8006438:	4618      	mov	r0, r3
 800643a:	f000 fb51 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006442:	e32e      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006444:	2300      	movs	r3, #0
 8006446:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006448:	e32b      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800644a:	4b26      	ldr	r3, [pc, #152]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006452:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006456:	d107      	bne.n	8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006458:	f107 030c 	add.w	r3, r7, #12
 800645c:	4618      	mov	r0, r3
 800645e:	f000 fc93 	bl	8006d88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006466:	e31c      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006468:	2300      	movs	r3, #0
 800646a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800646c:	e319      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800646e:	4b1d      	ldr	r3, [pc, #116]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006472:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006476:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006478:	4b1a      	ldr	r3, [pc, #104]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f003 0304 	and.w	r3, r3, #4
 8006480:	2b04      	cmp	r3, #4
 8006482:	d10c      	bne.n	800649e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8006484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006486:	2b00      	cmp	r3, #0
 8006488:	d109      	bne.n	800649e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800648a:	4b16      	ldr	r3, [pc, #88]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	08db      	lsrs	r3, r3, #3
 8006490:	f003 0303 	and.w	r3, r3, #3
 8006494:	4a14      	ldr	r2, [pc, #80]	@ (80064e8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006496:	fa22 f303 	lsr.w	r3, r2, r3
 800649a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800649c:	e01e      	b.n	80064dc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800649e:	4b11      	ldr	r3, [pc, #68]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064aa:	d106      	bne.n	80064ba <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80064ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80064b2:	d102      	bne.n	80064ba <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80064b4:	4b0d      	ldr	r3, [pc, #52]	@ (80064ec <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80064b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064b8:	e010      	b.n	80064dc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80064ba:	4b0a      	ldr	r3, [pc, #40]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064c6:	d106      	bne.n	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80064c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064ce:	d102      	bne.n	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80064d0:	4b07      	ldr	r3, [pc, #28]	@ (80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80064d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064d4:	e002      	b.n	80064dc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80064d6:	2300      	movs	r3, #0
 80064d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80064da:	e2e2      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80064dc:	e2e1      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80064de:	4b05      	ldr	r3, [pc, #20]	@ (80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80064e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064e2:	e2de      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80064e4:	58024400 	.word	0x58024400
 80064e8:	03d09000 	.word	0x03d09000
 80064ec:	003d0900 	.word	0x003d0900
 80064f0:	017d7840 	.word	0x017d7840
 80064f4:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80064f8:	2300      	movs	r3, #0
 80064fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064fc:	e2d1      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80064fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006502:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006506:	430b      	orrs	r3, r1
 8006508:	f040 809c 	bne.w	8006644 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800650c:	4b93      	ldr	r3, [pc, #588]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800650e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006510:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006514:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006518:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800651c:	d054      	beq.n	80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800651e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006520:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006524:	f200 808b 	bhi.w	800663e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800652a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800652e:	f000 8083 	beq.w	8006638 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8006532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006534:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006538:	f200 8081 	bhi.w	800663e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800653c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800653e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006542:	d02f      	beq.n	80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8006544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006546:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800654a:	d878      	bhi.n	800663e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800654c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800654e:	2b00      	cmp	r3, #0
 8006550:	d004      	beq.n	800655c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8006552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006554:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006558:	d012      	beq.n	8006580 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800655a:	e070      	b.n	800663e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800655c:	4b7f      	ldr	r3, [pc, #508]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006564:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006568:	d107      	bne.n	800657a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800656a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800656e:	4618      	mov	r0, r3
 8006570:	f000 fd5e 	bl	8007030 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006578:	e293      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800657a:	2300      	movs	r3, #0
 800657c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800657e:	e290      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006580:	4b76      	ldr	r3, [pc, #472]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006588:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800658c:	d107      	bne.n	800659e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800658e:	f107 0318 	add.w	r3, r7, #24
 8006592:	4618      	mov	r0, r3
 8006594:	f000 faa4 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006598:	69bb      	ldr	r3, [r7, #24]
 800659a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800659c:	e281      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800659e:	2300      	movs	r3, #0
 80065a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065a2:	e27e      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80065a4:	4b6d      	ldr	r3, [pc, #436]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80065ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065b0:	d107      	bne.n	80065c2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80065b2:	f107 030c 	add.w	r3, r7, #12
 80065b6:	4618      	mov	r0, r3
 80065b8:	f000 fbe6 	bl	8006d88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065c0:	e26f      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80065c2:	2300      	movs	r3, #0
 80065c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065c6:	e26c      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80065c8:	4b64      	ldr	r3, [pc, #400]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80065ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065cc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80065d0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80065d2:	4b62      	ldr	r3, [pc, #392]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f003 0304 	and.w	r3, r3, #4
 80065da:	2b04      	cmp	r3, #4
 80065dc:	d10c      	bne.n	80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80065de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d109      	bne.n	80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80065e4:	4b5d      	ldr	r3, [pc, #372]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	08db      	lsrs	r3, r3, #3
 80065ea:	f003 0303 	and.w	r3, r3, #3
 80065ee:	4a5c      	ldr	r2, [pc, #368]	@ (8006760 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80065f0:	fa22 f303 	lsr.w	r3, r2, r3
 80065f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80065f6:	e01e      	b.n	8006636 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80065f8:	4b58      	ldr	r3, [pc, #352]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006600:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006604:	d106      	bne.n	8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8006606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006608:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800660c:	d102      	bne.n	8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800660e:	4b55      	ldr	r3, [pc, #340]	@ (8006764 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006610:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006612:	e010      	b.n	8006636 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006614:	4b51      	ldr	r3, [pc, #324]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800661c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006620:	d106      	bne.n	8006630 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8006622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006624:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006628:	d102      	bne.n	8006630 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800662a:	4b4f      	ldr	r3, [pc, #316]	@ (8006768 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800662c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800662e:	e002      	b.n	8006636 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006630:	2300      	movs	r3, #0
 8006632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006634:	e235      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006636:	e234      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006638:	4b4c      	ldr	r3, [pc, #304]	@ (800676c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800663a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800663c:	e231      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800663e:	2300      	movs	r3, #0
 8006640:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006642:	e22e      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8006644:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006648:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800664c:	430b      	orrs	r3, r1
 800664e:	f040 808f 	bne.w	8006770 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8006652:	4b42      	ldr	r3, [pc, #264]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006654:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006656:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800665a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800665c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800665e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006662:	d06b      	beq.n	800673c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8006664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006666:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800666a:	d874      	bhi.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800666c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800666e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006672:	d056      	beq.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8006674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006676:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800667a:	d86c      	bhi.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800667c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800667e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006682:	d03b      	beq.n	80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8006684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006686:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800668a:	d864      	bhi.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800668c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800668e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006692:	d021      	beq.n	80066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006696:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800669a:	d85c      	bhi.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800669c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d004      	beq.n	80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80066a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066a8:	d004      	beq.n	80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80066aa:	e054      	b.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80066ac:	f7fe fa4c 	bl	8004b48 <HAL_RCC_GetPCLK1Freq>
 80066b0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80066b2:	e1f6      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80066b4:	4b29      	ldr	r3, [pc, #164]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066c0:	d107      	bne.n	80066d2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066c2:	f107 0318 	add.w	r3, r7, #24
 80066c6:	4618      	mov	r0, r3
 80066c8:	f000 fa0a 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80066d0:	e1e7      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80066d2:	2300      	movs	r3, #0
 80066d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066d6:	e1e4      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80066d8:	4b20      	ldr	r3, [pc, #128]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066e4:	d107      	bne.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80066e6:	f107 030c 	add.w	r3, r7, #12
 80066ea:	4618      	mov	r0, r3
 80066ec:	f000 fb4c 	bl	8006d88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80066f4:	e1d5      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80066f6:	2300      	movs	r3, #0
 80066f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066fa:	e1d2      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80066fc:	4b17      	ldr	r3, [pc, #92]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f003 0304 	and.w	r3, r3, #4
 8006704:	2b04      	cmp	r3, #4
 8006706:	d109      	bne.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006708:	4b14      	ldr	r3, [pc, #80]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	08db      	lsrs	r3, r3, #3
 800670e:	f003 0303 	and.w	r3, r3, #3
 8006712:	4a13      	ldr	r2, [pc, #76]	@ (8006760 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006714:	fa22 f303 	lsr.w	r3, r2, r3
 8006718:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800671a:	e1c2      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800671c:	2300      	movs	r3, #0
 800671e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006720:	e1bf      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006722:	4b0e      	ldr	r3, [pc, #56]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800672a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800672e:	d102      	bne.n	8006736 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8006730:	4b0c      	ldr	r3, [pc, #48]	@ (8006764 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006734:	e1b5      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006736:	2300      	movs	r3, #0
 8006738:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800673a:	e1b2      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800673c:	4b07      	ldr	r3, [pc, #28]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006744:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006748:	d102      	bne.n	8006750 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800674a:	4b07      	ldr	r3, [pc, #28]	@ (8006768 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800674c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800674e:	e1a8      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006750:	2300      	movs	r3, #0
 8006752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006754:	e1a5      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006756:	2300      	movs	r3, #0
 8006758:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800675a:	e1a2      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800675c:	58024400 	.word	0x58024400
 8006760:	03d09000 	.word	0x03d09000
 8006764:	003d0900 	.word	0x003d0900
 8006768:	017d7840 	.word	0x017d7840
 800676c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006770:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006774:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8006778:	430b      	orrs	r3, r1
 800677a:	d173      	bne.n	8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800677c:	4b9c      	ldr	r3, [pc, #624]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800677e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006780:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006784:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006788:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800678c:	d02f      	beq.n	80067ee <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800678e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006790:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006794:	d863      	bhi.n	800685e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8006796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006798:	2b00      	cmp	r3, #0
 800679a:	d004      	beq.n	80067a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800679c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800679e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067a2:	d012      	beq.n	80067ca <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80067a4:	e05b      	b.n	800685e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80067a6:	4b92      	ldr	r3, [pc, #584]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067b2:	d107      	bne.n	80067c4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067b4:	f107 0318 	add.w	r3, r7, #24
 80067b8:	4618      	mov	r0, r3
 80067ba:	f000 f991 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80067be:	69bb      	ldr	r3, [r7, #24]
 80067c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067c2:	e16e      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067c4:	2300      	movs	r3, #0
 80067c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067c8:	e16b      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80067ca:	4b89      	ldr	r3, [pc, #548]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067d6:	d107      	bne.n	80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067d8:	f107 030c 	add.w	r3, r7, #12
 80067dc:	4618      	mov	r0, r3
 80067de:	f000 fad3 	bl	8006d88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067e6:	e15c      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067e8:	2300      	movs	r3, #0
 80067ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067ec:	e159      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80067ee:	4b80      	ldr	r3, [pc, #512]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80067f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067f2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80067f6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80067f8:	4b7d      	ldr	r3, [pc, #500]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f003 0304 	and.w	r3, r3, #4
 8006800:	2b04      	cmp	r3, #4
 8006802:	d10c      	bne.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8006804:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006806:	2b00      	cmp	r3, #0
 8006808:	d109      	bne.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800680a:	4b79      	ldr	r3, [pc, #484]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	08db      	lsrs	r3, r3, #3
 8006810:	f003 0303 	and.w	r3, r3, #3
 8006814:	4a77      	ldr	r2, [pc, #476]	@ (80069f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006816:	fa22 f303 	lsr.w	r3, r2, r3
 800681a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800681c:	e01e      	b.n	800685c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800681e:	4b74      	ldr	r3, [pc, #464]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006826:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800682a:	d106      	bne.n	800683a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800682c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800682e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006832:	d102      	bne.n	800683a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006834:	4b70      	ldr	r3, [pc, #448]	@ (80069f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006836:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006838:	e010      	b.n	800685c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800683a:	4b6d      	ldr	r3, [pc, #436]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006842:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006846:	d106      	bne.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8006848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800684a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800684e:	d102      	bne.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006850:	4b6a      	ldr	r3, [pc, #424]	@ (80069fc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006852:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006854:	e002      	b.n	800685c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006856:	2300      	movs	r3, #0
 8006858:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800685a:	e122      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800685c:	e121      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800685e:	2300      	movs	r3, #0
 8006860:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006862:	e11e      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006864:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006868:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800686c:	430b      	orrs	r3, r1
 800686e:	d133      	bne.n	80068d8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006870:	4b5f      	ldr	r3, [pc, #380]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006872:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006874:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006878:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800687a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687c:	2b00      	cmp	r3, #0
 800687e:	d004      	beq.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006882:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006886:	d012      	beq.n	80068ae <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8006888:	e023      	b.n	80068d2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800688a:	4b59      	ldr	r3, [pc, #356]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006892:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006896:	d107      	bne.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006898:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800689c:	4618      	mov	r0, r3
 800689e:	f000 fbc7 	bl	8007030 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80068a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068a6:	e0fc      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068a8:	2300      	movs	r3, #0
 80068aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068ac:	e0f9      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80068ae:	4b50      	ldr	r3, [pc, #320]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068ba:	d107      	bne.n	80068cc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068bc:	f107 0318 	add.w	r3, r7, #24
 80068c0:	4618      	mov	r0, r3
 80068c2:	f000 f90d 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80068c6:	6a3b      	ldr	r3, [r7, #32]
 80068c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068ca:	e0ea      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068cc:	2300      	movs	r3, #0
 80068ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068d0:	e0e7      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80068d2:	2300      	movs	r3, #0
 80068d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068d6:	e0e4      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80068d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068dc:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80068e0:	430b      	orrs	r3, r1
 80068e2:	f040 808d 	bne.w	8006a00 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80068e6:	4b42      	ldr	r3, [pc, #264]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80068e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ea:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80068ee:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80068f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80068f6:	d06b      	beq.n	80069d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80068f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80068fe:	d874      	bhi.n	80069ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006902:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006906:	d056      	beq.n	80069b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8006908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800690a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800690e:	d86c      	bhi.n	80069ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006912:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006916:	d03b      	beq.n	8006990 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8006918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800691a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800691e:	d864      	bhi.n	80069ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006922:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006926:	d021      	beq.n	800696c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800692a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800692e:	d85c      	bhi.n	80069ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006932:	2b00      	cmp	r3, #0
 8006934:	d004      	beq.n	8006940 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8006936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006938:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800693c:	d004      	beq.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800693e:	e054      	b.n	80069ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006940:	f000 f8b8 	bl	8006ab4 <HAL_RCCEx_GetD3PCLK1Freq>
 8006944:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006946:	e0ac      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006948:	4b29      	ldr	r3, [pc, #164]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006950:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006954:	d107      	bne.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006956:	f107 0318 	add.w	r3, r7, #24
 800695a:	4618      	mov	r0, r3
 800695c:	f000 f8c0 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006964:	e09d      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006966:	2300      	movs	r3, #0
 8006968:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800696a:	e09a      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800696c:	4b20      	ldr	r3, [pc, #128]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006974:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006978:	d107      	bne.n	800698a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800697a:	f107 030c 	add.w	r3, r7, #12
 800697e:	4618      	mov	r0, r3
 8006980:	f000 fa02 	bl	8006d88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006988:	e08b      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800698a:	2300      	movs	r3, #0
 800698c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800698e:	e088      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006990:	4b17      	ldr	r3, [pc, #92]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 0304 	and.w	r3, r3, #4
 8006998:	2b04      	cmp	r3, #4
 800699a:	d109      	bne.n	80069b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800699c:	4b14      	ldr	r3, [pc, #80]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	08db      	lsrs	r3, r3, #3
 80069a2:	f003 0303 	and.w	r3, r3, #3
 80069a6:	4a13      	ldr	r2, [pc, #76]	@ (80069f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80069a8:	fa22 f303 	lsr.w	r3, r2, r3
 80069ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069ae:	e078      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80069b0:	2300      	movs	r3, #0
 80069b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069b4:	e075      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80069b6:	4b0e      	ldr	r3, [pc, #56]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069c2:	d102      	bne.n	80069ca <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80069c4:	4b0c      	ldr	r3, [pc, #48]	@ (80069f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80069c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069c8:	e06b      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80069ca:	2300      	movs	r3, #0
 80069cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069ce:	e068      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80069d0:	4b07      	ldr	r3, [pc, #28]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069dc:	d102      	bne.n	80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80069de:	4b07      	ldr	r3, [pc, #28]	@ (80069fc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80069e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069e2:	e05e      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80069e4:	2300      	movs	r3, #0
 80069e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069e8:	e05b      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80069ea:	2300      	movs	r3, #0
 80069ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069ee:	e058      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80069f0:	58024400 	.word	0x58024400
 80069f4:	03d09000 	.word	0x03d09000
 80069f8:	003d0900 	.word	0x003d0900
 80069fc:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006a00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a04:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006a08:	430b      	orrs	r3, r1
 8006a0a:	d148      	bne.n	8006a9e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006a0c:	4b27      	ldr	r3, [pc, #156]	@ (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006a0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a10:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006a14:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a1c:	d02a      	beq.n	8006a74 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8006a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a24:	d838      	bhi.n	8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8006a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d004      	beq.n	8006a36 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8006a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a32:	d00d      	beq.n	8006a50 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006a34:	e030      	b.n	8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006a36:	4b1d      	ldr	r3, [pc, #116]	@ (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a42:	d102      	bne.n	8006a4a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8006a44:	4b1a      	ldr	r3, [pc, #104]	@ (8006ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a48:	e02b      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a4e:	e028      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006a50:	4b16      	ldr	r3, [pc, #88]	@ (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a5c:	d107      	bne.n	8006a6e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a62:	4618      	mov	r0, r3
 8006a64:	f000 fae4 	bl	8007030 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a6c:	e019      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a6e:	2300      	movs	r3, #0
 8006a70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a72:	e016      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006a74:	4b0d      	ldr	r3, [pc, #52]	@ (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a80:	d107      	bne.n	8006a92 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a82:	f107 0318 	add.w	r3, r7, #24
 8006a86:	4618      	mov	r0, r3
 8006a88:	f000 f82a 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006a8c:	69fb      	ldr	r3, [r7, #28]
 8006a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a90:	e007      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a92:	2300      	movs	r3, #0
 8006a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a96:	e004      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a9c:	e001      	b.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8006aa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3740      	adds	r7, #64	@ 0x40
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}
 8006aac:	58024400 	.word	0x58024400
 8006ab0:	017d7840 	.word	0x017d7840

08006ab4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006ab8:	f7fe f816 	bl	8004ae8 <HAL_RCC_GetHCLKFreq>
 8006abc:	4602      	mov	r2, r0
 8006abe:	4b06      	ldr	r3, [pc, #24]	@ (8006ad8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006ac0:	6a1b      	ldr	r3, [r3, #32]
 8006ac2:	091b      	lsrs	r3, r3, #4
 8006ac4:	f003 0307 	and.w	r3, r3, #7
 8006ac8:	4904      	ldr	r1, [pc, #16]	@ (8006adc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006aca:	5ccb      	ldrb	r3, [r1, r3]
 8006acc:	f003 031f 	and.w	r3, r3, #31
 8006ad0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	bd80      	pop	{r7, pc}
 8006ad8:	58024400 	.word	0x58024400
 8006adc:	0800b044 	.word	0x0800b044

08006ae0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b089      	sub	sp, #36	@ 0x24
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006ae8:	4ba1      	ldr	r3, [pc, #644]	@ (8006d70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aec:	f003 0303 	and.w	r3, r3, #3
 8006af0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006af2:	4b9f      	ldr	r3, [pc, #636]	@ (8006d70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006af6:	0b1b      	lsrs	r3, r3, #12
 8006af8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006afc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006afe:	4b9c      	ldr	r3, [pc, #624]	@ (8006d70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b02:	091b      	lsrs	r3, r3, #4
 8006b04:	f003 0301 	and.w	r3, r3, #1
 8006b08:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006b0a:	4b99      	ldr	r3, [pc, #612]	@ (8006d70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b0e:	08db      	lsrs	r3, r3, #3
 8006b10:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006b14:	693a      	ldr	r2, [r7, #16]
 8006b16:	fb02 f303 	mul.w	r3, r2, r3
 8006b1a:	ee07 3a90 	vmov	s15, r3
 8006b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b22:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	f000 8111 	beq.w	8006d50 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006b2e:	69bb      	ldr	r3, [r7, #24]
 8006b30:	2b02      	cmp	r3, #2
 8006b32:	f000 8083 	beq.w	8006c3c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006b36:	69bb      	ldr	r3, [r7, #24]
 8006b38:	2b02      	cmp	r3, #2
 8006b3a:	f200 80a1 	bhi.w	8006c80 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006b3e:	69bb      	ldr	r3, [r7, #24]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d003      	beq.n	8006b4c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d056      	beq.n	8006bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006b4a:	e099      	b.n	8006c80 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b4c:	4b88      	ldr	r3, [pc, #544]	@ (8006d70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 0320 	and.w	r3, r3, #32
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d02d      	beq.n	8006bb4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b58:	4b85      	ldr	r3, [pc, #532]	@ (8006d70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	08db      	lsrs	r3, r3, #3
 8006b5e:	f003 0303 	and.w	r3, r3, #3
 8006b62:	4a84      	ldr	r2, [pc, #528]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006b64:	fa22 f303 	lsr.w	r3, r2, r3
 8006b68:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	ee07 3a90 	vmov	s15, r3
 8006b70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	ee07 3a90 	vmov	s15, r3
 8006b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b82:	4b7b      	ldr	r3, [pc, #492]	@ (8006d70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b8a:	ee07 3a90 	vmov	s15, r3
 8006b8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b92:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b96:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006d78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006b9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ba2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ba6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006baa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006bb2:	e087      	b.n	8006cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	ee07 3a90 	vmov	s15, r3
 8006bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bbe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006d7c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006bc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bc6:	4b6a      	ldr	r3, [pc, #424]	@ (8006d70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bce:	ee07 3a90 	vmov	s15, r3
 8006bd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bd6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bda:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006d78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006bde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006be2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006be6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bf2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006bf6:	e065      	b.n	8006cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	ee07 3a90 	vmov	s15, r3
 8006bfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c02:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006d80 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006c06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c0a:	4b59      	ldr	r3, [pc, #356]	@ (8006d70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c12:	ee07 3a90 	vmov	s15, r3
 8006c16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c1e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006d78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c3a:	e043      	b.n	8006cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	ee07 3a90 	vmov	s15, r3
 8006c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c46:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006d84 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006c4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c4e:	4b48      	ldr	r3, [pc, #288]	@ (8006d70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c56:	ee07 3a90 	vmov	s15, r3
 8006c5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c62:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006d78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c7e:	e021      	b.n	8006cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	ee07 3a90 	vmov	s15, r3
 8006c86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c8a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006d80 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006c8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c92:	4b37      	ldr	r3, [pc, #220]	@ (8006d70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c9a:	ee07 3a90 	vmov	s15, r3
 8006c9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ca2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ca6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006d78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006caa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006cc2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006cc4:	4b2a      	ldr	r3, [pc, #168]	@ (8006d70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cc8:	0a5b      	lsrs	r3, r3, #9
 8006cca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cce:	ee07 3a90 	vmov	s15, r3
 8006cd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cd6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006cda:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006cde:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ce2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ce6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cea:	ee17 2a90 	vmov	r2, s15
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006cf2:	4b1f      	ldr	r3, [pc, #124]	@ (8006d70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cf6:	0c1b      	lsrs	r3, r3, #16
 8006cf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cfc:	ee07 3a90 	vmov	s15, r3
 8006d00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d04:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006d08:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006d0c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006d10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d18:	ee17 2a90 	vmov	r2, s15
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006d20:	4b13      	ldr	r3, [pc, #76]	@ (8006d70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d24:	0e1b      	lsrs	r3, r3, #24
 8006d26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d2a:	ee07 3a90 	vmov	s15, r3
 8006d2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006d36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006d3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006d3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d46:	ee17 2a90 	vmov	r2, s15
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006d4e:	e008      	b.n	8006d62 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2200      	movs	r2, #0
 8006d54:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	609a      	str	r2, [r3, #8]
}
 8006d62:	bf00      	nop
 8006d64:	3724      	adds	r7, #36	@ 0x24
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	58024400 	.word	0x58024400
 8006d74:	03d09000 	.word	0x03d09000
 8006d78:	46000000 	.word	0x46000000
 8006d7c:	4c742400 	.word	0x4c742400
 8006d80:	4a742400 	.word	0x4a742400
 8006d84:	4bbebc20 	.word	0x4bbebc20

08006d88 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b089      	sub	sp, #36	@ 0x24
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006d90:	4ba1      	ldr	r3, [pc, #644]	@ (8007018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d94:	f003 0303 	and.w	r3, r3, #3
 8006d98:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006d9a:	4b9f      	ldr	r3, [pc, #636]	@ (8007018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d9e:	0d1b      	lsrs	r3, r3, #20
 8006da0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006da4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006da6:	4b9c      	ldr	r3, [pc, #624]	@ (8007018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006daa:	0a1b      	lsrs	r3, r3, #8
 8006dac:	f003 0301 	and.w	r3, r3, #1
 8006db0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006db2:	4b99      	ldr	r3, [pc, #612]	@ (8007018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006db6:	08db      	lsrs	r3, r3, #3
 8006db8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006dbc:	693a      	ldr	r2, [r7, #16]
 8006dbe:	fb02 f303 	mul.w	r3, r2, r3
 8006dc2:	ee07 3a90 	vmov	s15, r3
 8006dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	f000 8111 	beq.w	8006ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	2b02      	cmp	r3, #2
 8006dda:	f000 8083 	beq.w	8006ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	2b02      	cmp	r3, #2
 8006de2:	f200 80a1 	bhi.w	8006f28 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d003      	beq.n	8006df4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d056      	beq.n	8006ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006df2:	e099      	b.n	8006f28 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006df4:	4b88      	ldr	r3, [pc, #544]	@ (8007018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 0320 	and.w	r3, r3, #32
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d02d      	beq.n	8006e5c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e00:	4b85      	ldr	r3, [pc, #532]	@ (8007018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	08db      	lsrs	r3, r3, #3
 8006e06:	f003 0303 	and.w	r3, r3, #3
 8006e0a:	4a84      	ldr	r2, [pc, #528]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006e0c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e10:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	ee07 3a90 	vmov	s15, r3
 8006e18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	ee07 3a90 	vmov	s15, r3
 8006e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e2a:	4b7b      	ldr	r3, [pc, #492]	@ (8007018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e32:	ee07 3a90 	vmov	s15, r3
 8006e36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e3e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007020 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006e42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e56:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006e5a:	e087      	b.n	8006f6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	ee07 3a90 	vmov	s15, r3
 8006e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e66:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007024 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006e6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e6e:	4b6a      	ldr	r3, [pc, #424]	@ (8007018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e76:	ee07 3a90 	vmov	s15, r3
 8006e7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e82:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007020 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006e86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e9e:	e065      	b.n	8006f6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	ee07 3a90 	vmov	s15, r3
 8006ea6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eaa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007028 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006eae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006eb2:	4b59      	ldr	r3, [pc, #356]	@ (8007018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006eba:	ee07 3a90 	vmov	s15, r3
 8006ebe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ec2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ec6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007020 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006eca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ece:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ed2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ed6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006eda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ede:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ee2:	e043      	b.n	8006f6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	ee07 3a90 	vmov	s15, r3
 8006eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eee:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800702c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006ef2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ef6:	4b48      	ldr	r3, [pc, #288]	@ (8007018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006efa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006efe:	ee07 3a90 	vmov	s15, r3
 8006f02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f06:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f0a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007020 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006f0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f26:	e021      	b.n	8006f6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	ee07 3a90 	vmov	s15, r3
 8006f2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f32:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007028 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006f36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f3a:	4b37      	ldr	r3, [pc, #220]	@ (8007018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f42:	ee07 3a90 	vmov	s15, r3
 8006f46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f4e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007020 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006f52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f6a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006f6c:	4b2a      	ldr	r3, [pc, #168]	@ (8007018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f70:	0a5b      	lsrs	r3, r3, #9
 8006f72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f76:	ee07 3a90 	vmov	s15, r3
 8006f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f82:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f86:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f92:	ee17 2a90 	vmov	r2, s15
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006f9a:	4b1f      	ldr	r3, [pc, #124]	@ (8007018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f9e:	0c1b      	lsrs	r3, r3, #16
 8006fa0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fa4:	ee07 3a90 	vmov	s15, r3
 8006fa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006fb0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006fb4:	edd7 6a07 	vldr	s13, [r7, #28]
 8006fb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fc0:	ee17 2a90 	vmov	r2, s15
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006fc8:	4b13      	ldr	r3, [pc, #76]	@ (8007018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fcc:	0e1b      	lsrs	r3, r3, #24
 8006fce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fd2:	ee07 3a90 	vmov	s15, r3
 8006fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006fde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006fe2:	edd7 6a07 	vldr	s13, [r7, #28]
 8006fe6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fee:	ee17 2a90 	vmov	r2, s15
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006ff6:	e008      	b.n	800700a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	609a      	str	r2, [r3, #8]
}
 800700a:	bf00      	nop
 800700c:	3724      	adds	r7, #36	@ 0x24
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	58024400 	.word	0x58024400
 800701c:	03d09000 	.word	0x03d09000
 8007020:	46000000 	.word	0x46000000
 8007024:	4c742400 	.word	0x4c742400
 8007028:	4a742400 	.word	0x4a742400
 800702c:	4bbebc20 	.word	0x4bbebc20

08007030 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007030:	b480      	push	{r7}
 8007032:	b089      	sub	sp, #36	@ 0x24
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007038:	4ba0      	ldr	r3, [pc, #640]	@ (80072bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800703a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800703c:	f003 0303 	and.w	r3, r3, #3
 8007040:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8007042:	4b9e      	ldr	r3, [pc, #632]	@ (80072bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007046:	091b      	lsrs	r3, r3, #4
 8007048:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800704c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800704e:	4b9b      	ldr	r3, [pc, #620]	@ (80072bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007052:	f003 0301 	and.w	r3, r3, #1
 8007056:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007058:	4b98      	ldr	r3, [pc, #608]	@ (80072bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800705a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800705c:	08db      	lsrs	r3, r3, #3
 800705e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007062:	693a      	ldr	r2, [r7, #16]
 8007064:	fb02 f303 	mul.w	r3, r2, r3
 8007068:	ee07 3a90 	vmov	s15, r3
 800706c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007070:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	2b00      	cmp	r3, #0
 8007078:	f000 8111 	beq.w	800729e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800707c:	69bb      	ldr	r3, [r7, #24]
 800707e:	2b02      	cmp	r3, #2
 8007080:	f000 8083 	beq.w	800718a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007084:	69bb      	ldr	r3, [r7, #24]
 8007086:	2b02      	cmp	r3, #2
 8007088:	f200 80a1 	bhi.w	80071ce <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800708c:	69bb      	ldr	r3, [r7, #24]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d003      	beq.n	800709a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007092:	69bb      	ldr	r3, [r7, #24]
 8007094:	2b01      	cmp	r3, #1
 8007096:	d056      	beq.n	8007146 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007098:	e099      	b.n	80071ce <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800709a:	4b88      	ldr	r3, [pc, #544]	@ (80072bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 0320 	and.w	r3, r3, #32
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d02d      	beq.n	8007102 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80070a6:	4b85      	ldr	r3, [pc, #532]	@ (80072bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	08db      	lsrs	r3, r3, #3
 80070ac:	f003 0303 	and.w	r3, r3, #3
 80070b0:	4a83      	ldr	r2, [pc, #524]	@ (80072c0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80070b2:	fa22 f303 	lsr.w	r3, r2, r3
 80070b6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	ee07 3a90 	vmov	s15, r3
 80070be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	ee07 3a90 	vmov	s15, r3
 80070c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070d0:	4b7a      	ldr	r3, [pc, #488]	@ (80072bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80070d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070d8:	ee07 3a90 	vmov	s15, r3
 80070dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070e0:	ed97 6a03 	vldr	s12, [r7, #12]
 80070e4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80072c4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80070e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070fc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007100:	e087      	b.n	8007212 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	ee07 3a90 	vmov	s15, r3
 8007108:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800710c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80072c8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007110:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007114:	4b69      	ldr	r3, [pc, #420]	@ (80072bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007118:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800711c:	ee07 3a90 	vmov	s15, r3
 8007120:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007124:	ed97 6a03 	vldr	s12, [r7, #12]
 8007128:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80072c4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800712c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007130:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007134:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007138:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800713c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007140:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007144:	e065      	b.n	8007212 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	ee07 3a90 	vmov	s15, r3
 800714c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007150:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80072cc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007154:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007158:	4b58      	ldr	r3, [pc, #352]	@ (80072bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800715a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800715c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007160:	ee07 3a90 	vmov	s15, r3
 8007164:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007168:	ed97 6a03 	vldr	s12, [r7, #12]
 800716c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80072c4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007170:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007174:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007178:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800717c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007180:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007184:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007188:	e043      	b.n	8007212 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	ee07 3a90 	vmov	s15, r3
 8007190:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007194:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80072d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007198:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800719c:	4b47      	ldr	r3, [pc, #284]	@ (80072bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800719e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071a4:	ee07 3a90 	vmov	s15, r3
 80071a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071ac:	ed97 6a03 	vldr	s12, [r7, #12]
 80071b0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80072c4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80071b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80071c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071c8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80071cc:	e021      	b.n	8007212 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	ee07 3a90 	vmov	s15, r3
 80071d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071d8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80072c8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80071dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071e0:	4b36      	ldr	r3, [pc, #216]	@ (80072bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80071e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071e8:	ee07 3a90 	vmov	s15, r3
 80071ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071f0:	ed97 6a03 	vldr	s12, [r7, #12]
 80071f4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80072c4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80071f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007200:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007204:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007208:	ee67 7a27 	vmul.f32	s15, s14, s15
 800720c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007210:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8007212:	4b2a      	ldr	r3, [pc, #168]	@ (80072bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007216:	0a5b      	lsrs	r3, r3, #9
 8007218:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800721c:	ee07 3a90 	vmov	s15, r3
 8007220:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007224:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007228:	ee37 7a87 	vadd.f32	s14, s15, s14
 800722c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007230:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007234:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007238:	ee17 2a90 	vmov	r2, s15
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8007240:	4b1e      	ldr	r3, [pc, #120]	@ (80072bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007244:	0c1b      	lsrs	r3, r3, #16
 8007246:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800724a:	ee07 3a90 	vmov	s15, r3
 800724e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007252:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007256:	ee37 7a87 	vadd.f32	s14, s15, s14
 800725a:	edd7 6a07 	vldr	s13, [r7, #28]
 800725e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007262:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007266:	ee17 2a90 	vmov	r2, s15
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800726e:	4b13      	ldr	r3, [pc, #76]	@ (80072bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007272:	0e1b      	lsrs	r3, r3, #24
 8007274:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007278:	ee07 3a90 	vmov	s15, r3
 800727c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007280:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007284:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007288:	edd7 6a07 	vldr	s13, [r7, #28]
 800728c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007290:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007294:	ee17 2a90 	vmov	r2, s15
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800729c:	e008      	b.n	80072b0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2200      	movs	r2, #0
 80072a8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	609a      	str	r2, [r3, #8]
}
 80072b0:	bf00      	nop
 80072b2:	3724      	adds	r7, #36	@ 0x24
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr
 80072bc:	58024400 	.word	0x58024400
 80072c0:	03d09000 	.word	0x03d09000
 80072c4:	46000000 	.word	0x46000000
 80072c8:	4c742400 	.word	0x4c742400
 80072cc:	4a742400 	.word	0x4a742400
 80072d0:	4bbebc20 	.word	0x4bbebc20

080072d4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b084      	sub	sp, #16
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80072de:	2300      	movs	r3, #0
 80072e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80072e2:	4b53      	ldr	r3, [pc, #332]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80072e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072e6:	f003 0303 	and.w	r3, r3, #3
 80072ea:	2b03      	cmp	r3, #3
 80072ec:	d101      	bne.n	80072f2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	e099      	b.n	8007426 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80072f2:	4b4f      	ldr	r3, [pc, #316]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a4e      	ldr	r2, [pc, #312]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80072f8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80072fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072fe:	f7f9 fa63 	bl	80007c8 <HAL_GetTick>
 8007302:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007304:	e008      	b.n	8007318 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007306:	f7f9 fa5f 	bl	80007c8 <HAL_GetTick>
 800730a:	4602      	mov	r2, r0
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	1ad3      	subs	r3, r2, r3
 8007310:	2b02      	cmp	r3, #2
 8007312:	d901      	bls.n	8007318 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007314:	2303      	movs	r3, #3
 8007316:	e086      	b.n	8007426 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007318:	4b45      	ldr	r3, [pc, #276]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007320:	2b00      	cmp	r3, #0
 8007322:	d1f0      	bne.n	8007306 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007324:	4b42      	ldr	r3, [pc, #264]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 8007326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007328:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	031b      	lsls	r3, r3, #12
 8007332:	493f      	ldr	r1, [pc, #252]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 8007334:	4313      	orrs	r3, r2
 8007336:	628b      	str	r3, [r1, #40]	@ 0x28
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	3b01      	subs	r3, #1
 800733e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	3b01      	subs	r3, #1
 8007348:	025b      	lsls	r3, r3, #9
 800734a:	b29b      	uxth	r3, r3
 800734c:	431a      	orrs	r2, r3
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	68db      	ldr	r3, [r3, #12]
 8007352:	3b01      	subs	r3, #1
 8007354:	041b      	lsls	r3, r3, #16
 8007356:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800735a:	431a      	orrs	r2, r3
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	691b      	ldr	r3, [r3, #16]
 8007360:	3b01      	subs	r3, #1
 8007362:	061b      	lsls	r3, r3, #24
 8007364:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007368:	4931      	ldr	r1, [pc, #196]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 800736a:	4313      	orrs	r3, r2
 800736c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800736e:	4b30      	ldr	r3, [pc, #192]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 8007370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007372:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	695b      	ldr	r3, [r3, #20]
 800737a:	492d      	ldr	r1, [pc, #180]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 800737c:	4313      	orrs	r3, r2
 800737e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007380:	4b2b      	ldr	r3, [pc, #172]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 8007382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007384:	f023 0220 	bic.w	r2, r3, #32
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	699b      	ldr	r3, [r3, #24]
 800738c:	4928      	ldr	r1, [pc, #160]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 800738e:	4313      	orrs	r3, r2
 8007390:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007392:	4b27      	ldr	r3, [pc, #156]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 8007394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007396:	4a26      	ldr	r2, [pc, #152]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 8007398:	f023 0310 	bic.w	r3, r3, #16
 800739c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800739e:	4b24      	ldr	r3, [pc, #144]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80073a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073a2:	4b24      	ldr	r3, [pc, #144]	@ (8007434 <RCCEx_PLL2_Config+0x160>)
 80073a4:	4013      	ands	r3, r2
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	69d2      	ldr	r2, [r2, #28]
 80073aa:	00d2      	lsls	r2, r2, #3
 80073ac:	4920      	ldr	r1, [pc, #128]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80073ae:	4313      	orrs	r3, r2
 80073b0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80073b2:	4b1f      	ldr	r3, [pc, #124]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80073b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073b6:	4a1e      	ldr	r2, [pc, #120]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80073b8:	f043 0310 	orr.w	r3, r3, #16
 80073bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d106      	bne.n	80073d2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80073c4:	4b1a      	ldr	r3, [pc, #104]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80073c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073c8:	4a19      	ldr	r2, [pc, #100]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80073ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80073ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80073d0:	e00f      	b.n	80073f2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	2b01      	cmp	r3, #1
 80073d6:	d106      	bne.n	80073e6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80073d8:	4b15      	ldr	r3, [pc, #84]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80073da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073dc:	4a14      	ldr	r2, [pc, #80]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80073de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80073e4:	e005      	b.n	80073f2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80073e6:	4b12      	ldr	r3, [pc, #72]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80073e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ea:	4a11      	ldr	r2, [pc, #68]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80073ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80073f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80073f2:	4b0f      	ldr	r3, [pc, #60]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a0e      	ldr	r2, [pc, #56]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 80073f8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80073fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073fe:	f7f9 f9e3 	bl	80007c8 <HAL_GetTick>
 8007402:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007404:	e008      	b.n	8007418 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007406:	f7f9 f9df 	bl	80007c8 <HAL_GetTick>
 800740a:	4602      	mov	r2, r0
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	1ad3      	subs	r3, r2, r3
 8007410:	2b02      	cmp	r3, #2
 8007412:	d901      	bls.n	8007418 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007414:	2303      	movs	r3, #3
 8007416:	e006      	b.n	8007426 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007418:	4b05      	ldr	r3, [pc, #20]	@ (8007430 <RCCEx_PLL2_Config+0x15c>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007420:	2b00      	cmp	r3, #0
 8007422:	d0f0      	beq.n	8007406 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007424:	7bfb      	ldrb	r3, [r7, #15]
}
 8007426:	4618      	mov	r0, r3
 8007428:	3710      	adds	r7, #16
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
 800742e:	bf00      	nop
 8007430:	58024400 	.word	0x58024400
 8007434:	ffff0007 	.word	0xffff0007

08007438 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007442:	2300      	movs	r3, #0
 8007444:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007446:	4b53      	ldr	r3, [pc, #332]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 8007448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800744a:	f003 0303 	and.w	r3, r3, #3
 800744e:	2b03      	cmp	r3, #3
 8007450:	d101      	bne.n	8007456 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e099      	b.n	800758a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007456:	4b4f      	ldr	r3, [pc, #316]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a4e      	ldr	r2, [pc, #312]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 800745c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007460:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007462:	f7f9 f9b1 	bl	80007c8 <HAL_GetTick>
 8007466:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007468:	e008      	b.n	800747c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800746a:	f7f9 f9ad 	bl	80007c8 <HAL_GetTick>
 800746e:	4602      	mov	r2, r0
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	1ad3      	subs	r3, r2, r3
 8007474:	2b02      	cmp	r3, #2
 8007476:	d901      	bls.n	800747c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007478:	2303      	movs	r3, #3
 800747a:	e086      	b.n	800758a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800747c:	4b45      	ldr	r3, [pc, #276]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007484:	2b00      	cmp	r3, #0
 8007486:	d1f0      	bne.n	800746a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007488:	4b42      	ldr	r3, [pc, #264]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 800748a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800748c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	051b      	lsls	r3, r3, #20
 8007496:	493f      	ldr	r1, [pc, #252]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 8007498:	4313      	orrs	r3, r2
 800749a:	628b      	str	r3, [r1, #40]	@ 0x28
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	3b01      	subs	r3, #1
 80074a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	3b01      	subs	r3, #1
 80074ac:	025b      	lsls	r3, r3, #9
 80074ae:	b29b      	uxth	r3, r3
 80074b0:	431a      	orrs	r2, r3
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	3b01      	subs	r3, #1
 80074b8:	041b      	lsls	r3, r3, #16
 80074ba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80074be:	431a      	orrs	r2, r3
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	691b      	ldr	r3, [r3, #16]
 80074c4:	3b01      	subs	r3, #1
 80074c6:	061b      	lsls	r3, r3, #24
 80074c8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80074cc:	4931      	ldr	r1, [pc, #196]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 80074ce:	4313      	orrs	r3, r2
 80074d0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80074d2:	4b30      	ldr	r3, [pc, #192]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 80074d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	695b      	ldr	r3, [r3, #20]
 80074de:	492d      	ldr	r1, [pc, #180]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 80074e0:	4313      	orrs	r3, r2
 80074e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80074e4:	4b2b      	ldr	r3, [pc, #172]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 80074e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	699b      	ldr	r3, [r3, #24]
 80074f0:	4928      	ldr	r1, [pc, #160]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 80074f2:	4313      	orrs	r3, r2
 80074f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80074f6:	4b27      	ldr	r3, [pc, #156]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 80074f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074fa:	4a26      	ldr	r2, [pc, #152]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 80074fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007500:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007502:	4b24      	ldr	r3, [pc, #144]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 8007504:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007506:	4b24      	ldr	r3, [pc, #144]	@ (8007598 <RCCEx_PLL3_Config+0x160>)
 8007508:	4013      	ands	r3, r2
 800750a:	687a      	ldr	r2, [r7, #4]
 800750c:	69d2      	ldr	r2, [r2, #28]
 800750e:	00d2      	lsls	r2, r2, #3
 8007510:	4920      	ldr	r1, [pc, #128]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 8007512:	4313      	orrs	r3, r2
 8007514:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007516:	4b1f      	ldr	r3, [pc, #124]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 8007518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800751a:	4a1e      	ldr	r2, [pc, #120]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 800751c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007520:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d106      	bne.n	8007536 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007528:	4b1a      	ldr	r3, [pc, #104]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 800752a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800752c:	4a19      	ldr	r2, [pc, #100]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 800752e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007532:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007534:	e00f      	b.n	8007556 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	2b01      	cmp	r3, #1
 800753a:	d106      	bne.n	800754a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800753c:	4b15      	ldr	r3, [pc, #84]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 800753e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007540:	4a14      	ldr	r2, [pc, #80]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 8007542:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007546:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007548:	e005      	b.n	8007556 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800754a:	4b12      	ldr	r3, [pc, #72]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 800754c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800754e:	4a11      	ldr	r2, [pc, #68]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 8007550:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007554:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007556:	4b0f      	ldr	r3, [pc, #60]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a0e      	ldr	r2, [pc, #56]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 800755c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007560:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007562:	f7f9 f931 	bl	80007c8 <HAL_GetTick>
 8007566:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007568:	e008      	b.n	800757c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800756a:	f7f9 f92d 	bl	80007c8 <HAL_GetTick>
 800756e:	4602      	mov	r2, r0
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	1ad3      	subs	r3, r2, r3
 8007574:	2b02      	cmp	r3, #2
 8007576:	d901      	bls.n	800757c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007578:	2303      	movs	r3, #3
 800757a:	e006      	b.n	800758a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800757c:	4b05      	ldr	r3, [pc, #20]	@ (8007594 <RCCEx_PLL3_Config+0x15c>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007584:	2b00      	cmp	r3, #0
 8007586:	d0f0      	beq.n	800756a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007588:	7bfb      	ldrb	r3, [r7, #15]
}
 800758a:	4618      	mov	r0, r3
 800758c:	3710      	adds	r7, #16
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
 8007592:	bf00      	nop
 8007594:	58024400 	.word	0x58024400
 8007598:	ffff0007 	.word	0xffff0007

0800759c <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b086      	sub	sp, #24
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	60f8      	str	r0, [r7, #12]
 80075a4:	60b9      	str	r1, [r7, #8]
 80075a6:	607a      	str	r2, [r7, #4]
 80075a8:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	2b02      	cmp	r3, #2
 80075ae:	d904      	bls.n	80075ba <HAL_SAI_InitProtocol+0x1e>
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	3b03      	subs	r3, #3
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d812      	bhi.n	80075de <HAL_SAI_InitProtocol+0x42>
 80075b8:	e008      	b.n	80075cc <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	687a      	ldr	r2, [r7, #4]
 80075be:	68b9      	ldr	r1, [r7, #8]
 80075c0:	68f8      	ldr	r0, [r7, #12]
 80075c2:	f000 fddd 	bl	8008180 <SAI_InitI2S>
 80075c6:	4603      	mov	r3, r0
 80075c8:	75fb      	strb	r3, [r7, #23]
      break;
 80075ca:	e00b      	b.n	80075e4 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	687a      	ldr	r2, [r7, #4]
 80075d0:	68b9      	ldr	r1, [r7, #8]
 80075d2:	68f8      	ldr	r0, [r7, #12]
 80075d4:	f000 fe86 	bl	80082e4 <SAI_InitPCM>
 80075d8:	4603      	mov	r3, r0
 80075da:	75fb      	strb	r3, [r7, #23]
      break;
 80075dc:	e002      	b.n	80075e4 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	75fb      	strb	r3, [r7, #23]
      break;
 80075e2:	bf00      	nop
  }

  if (status == HAL_OK)
 80075e4:	7dfb      	ldrb	r3, [r7, #23]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d104      	bne.n	80075f4 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 80075ea:	68f8      	ldr	r0, [r7, #12]
 80075ec:	f000 f808 	bl	8007600 <HAL_SAI_Init>
 80075f0:	4603      	mov	r3, r0
 80075f2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80075f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3718      	adds	r7, #24
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
	...

08007600 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b08a      	sub	sp, #40	@ 0x28
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d101      	bne.n	8007612 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800760e:	2301      	movs	r3, #1
 8007610:	e28e      	b.n	8007b30 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8007612:	f7f9 f8e5 	bl	80007e0 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800761c:	2b01      	cmp	r3, #1
 800761e:	d113      	bne.n	8007648 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a96      	ldr	r2, [pc, #600]	@ (8007880 <HAL_SAI_Init+0x280>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d004      	beq.n	8007634 <HAL_SAI_Init+0x34>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a95      	ldr	r2, [pc, #596]	@ (8007884 <HAL_SAI_Init+0x284>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d107      	bne.n	8007644 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8007638:	2b01      	cmp	r3, #1
 800763a:	d103      	bne.n	8007644 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007640:	2b00      	cmp	r3, #0
 8007642:	d001      	beq.n	8007648 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8007644:	2301      	movs	r3, #1
 8007646:	e273      	b.n	8007b30 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a8c      	ldr	r2, [pc, #560]	@ (8007880 <HAL_SAI_Init+0x280>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d004      	beq.n	800765c <HAL_SAI_Init+0x5c>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a8c      	ldr	r2, [pc, #560]	@ (8007888 <HAL_SAI_Init+0x288>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d102      	bne.n	8007662 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 800765c:	4b8b      	ldr	r3, [pc, #556]	@ (800788c <HAL_SAI_Init+0x28c>)
 800765e:	61bb      	str	r3, [r7, #24]
 8007660:	e028      	b.n	80076b4 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a8a      	ldr	r2, [pc, #552]	@ (8007890 <HAL_SAI_Init+0x290>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d004      	beq.n	8007676 <HAL_SAI_Init+0x76>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a88      	ldr	r2, [pc, #544]	@ (8007894 <HAL_SAI_Init+0x294>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d102      	bne.n	800767c <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 8007676:	4b88      	ldr	r3, [pc, #544]	@ (8007898 <HAL_SAI_Init+0x298>)
 8007678:	61bb      	str	r3, [r7, #24]
 800767a:	e01b      	b.n	80076b4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a86      	ldr	r2, [pc, #536]	@ (800789c <HAL_SAI_Init+0x29c>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d004      	beq.n	8007690 <HAL_SAI_Init+0x90>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a85      	ldr	r2, [pc, #532]	@ (80078a0 <HAL_SAI_Init+0x2a0>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d102      	bne.n	8007696 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8007690:	4b84      	ldr	r3, [pc, #528]	@ (80078a4 <HAL_SAI_Init+0x2a4>)
 8007692:	61bb      	str	r3, [r7, #24]
 8007694:	e00e      	b.n	80076b4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a7a      	ldr	r2, [pc, #488]	@ (8007884 <HAL_SAI_Init+0x284>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d004      	beq.n	80076aa <HAL_SAI_Init+0xaa>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a80      	ldr	r2, [pc, #512]	@ (80078a8 <HAL_SAI_Init+0x2a8>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d102      	bne.n	80076b0 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 80076aa:	4b80      	ldr	r3, [pc, #512]	@ (80078ac <HAL_SAI_Init+0x2ac>)
 80076ac:	61bb      	str	r3, [r7, #24]
 80076ae:	e001      	b.n	80076b4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e23d      	b.n	8007b30 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80076ba:	b2db      	uxtb	r3, r3
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d106      	bne.n	80076ce <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2200      	movs	r2, #0
 80076c4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	f002 fba7 	bl	8009e1c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f000 fec2 	bl	8008458 <SAI_Disable>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d001      	beq.n	80076de <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 80076da:	2301      	movs	r3, #1
 80076dc:	e228      	b.n	8007b30 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2202      	movs	r2, #2
 80076e2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	2b02      	cmp	r3, #2
 80076ec:	d00c      	beq.n	8007708 <HAL_SAI_Init+0x108>
 80076ee:	2b02      	cmp	r3, #2
 80076f0:	d80d      	bhi.n	800770e <HAL_SAI_Init+0x10e>
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d002      	beq.n	80076fc <HAL_SAI_Init+0xfc>
 80076f6:	2b01      	cmp	r3, #1
 80076f8:	d003      	beq.n	8007702 <HAL_SAI_Init+0x102>
 80076fa:	e008      	b.n	800770e <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80076fc:	2300      	movs	r3, #0
 80076fe:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8007700:	e008      	b.n	8007714 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8007702:	2310      	movs	r3, #16
 8007704:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8007706:	e005      	b.n	8007714 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8007708:	2320      	movs	r3, #32
 800770a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800770c:	e002      	b.n	8007714 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800770e:	2300      	movs	r3, #0
 8007710:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8007712:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	689b      	ldr	r3, [r3, #8]
 8007718:	2b05      	cmp	r3, #5
 800771a:	d832      	bhi.n	8007782 <HAL_SAI_Init+0x182>
 800771c:	a201      	add	r2, pc, #4	@ (adr r2, 8007724 <HAL_SAI_Init+0x124>)
 800771e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007722:	bf00      	nop
 8007724:	0800773d 	.word	0x0800773d
 8007728:	08007743 	.word	0x08007743
 800772c:	0800774b 	.word	0x0800774b
 8007730:	08007753 	.word	0x08007753
 8007734:	08007763 	.word	0x08007763
 8007738:	08007773 	.word	0x08007773
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800773c:	2300      	movs	r3, #0
 800773e:	61fb      	str	r3, [r7, #28]
      break;
 8007740:	e022      	b.n	8007788 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8007742:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007746:	61fb      	str	r3, [r7, #28]
      break;
 8007748:	e01e      	b.n	8007788 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800774a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800774e:	61fb      	str	r3, [r7, #28]
      break;
 8007750:	e01a      	b.n	8007788 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007752:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007756:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8007758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800775a:	f043 0301 	orr.w	r3, r3, #1
 800775e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8007760:	e012      	b.n	8007788 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007762:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007766:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8007768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800776a:	f043 0302 	orr.w	r3, r3, #2
 800776e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8007770:	e00a      	b.n	8007788 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007772:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007776:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8007778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800777a:	f043 0303 	orr.w	r3, r3, #3
 800777e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8007780:	e002      	b.n	8007788 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8007782:	2300      	movs	r3, #0
 8007784:	61fb      	str	r3, [r7, #28]
      break;
 8007786:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800778c:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6a1b      	ldr	r3, [r3, #32]
 8007792:	2b00      	cmp	r3, #0
 8007794:	f000 80c5 	beq.w	8007922 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 8007798:	2300      	movs	r3, #0
 800779a:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4a37      	ldr	r2, [pc, #220]	@ (8007880 <HAL_SAI_Init+0x280>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d004      	beq.n	80077b0 <HAL_SAI_Init+0x1b0>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4a37      	ldr	r2, [pc, #220]	@ (8007888 <HAL_SAI_Init+0x288>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d106      	bne.n	80077be <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80077b0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80077b4:	f04f 0100 	mov.w	r1, #0
 80077b8:	f7fe fbfc 	bl	8005fb4 <HAL_RCCEx_GetPeriphCLKFreq>
 80077bc:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a33      	ldr	r2, [pc, #204]	@ (8007890 <HAL_SAI_Init+0x290>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d004      	beq.n	80077d2 <HAL_SAI_Init+0x1d2>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4a31      	ldr	r2, [pc, #196]	@ (8007894 <HAL_SAI_Init+0x294>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d106      	bne.n	80077e0 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80077d2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80077d6:	f04f 0100 	mov.w	r1, #0
 80077da:	f7fe fbeb 	bl	8005fb4 <HAL_RCCEx_GetPeriphCLKFreq>
 80077de:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a2d      	ldr	r2, [pc, #180]	@ (800789c <HAL_SAI_Init+0x29c>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d004      	beq.n	80077f4 <HAL_SAI_Init+0x1f4>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a2c      	ldr	r2, [pc, #176]	@ (80078a0 <HAL_SAI_Init+0x2a0>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d106      	bne.n	8007802 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 80077f4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80077f8:	f04f 0100 	mov.w	r1, #0
 80077fc:	f7fe fbda 	bl	8005fb4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007800:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4a1f      	ldr	r2, [pc, #124]	@ (8007884 <HAL_SAI_Init+0x284>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d106      	bne.n	800781a <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800780c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8007810:	f04f 0100 	mov.w	r1, #0
 8007814:	f7fe fbce 	bl	8005fb4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007818:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a22      	ldr	r2, [pc, #136]	@ (80078a8 <HAL_SAI_Init+0x2a8>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d106      	bne.n	8007832 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8007824:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007828:	f04f 0100 	mov.w	r1, #0
 800782c:	f7fe fbc2 	bl	8005fb4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007830:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	699b      	ldr	r3, [r3, #24]
 8007836:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800783a:	d139      	bne.n	80078b0 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007840:	2b04      	cmp	r3, #4
 8007842:	d102      	bne.n	800784a <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8007844:	2340      	movs	r3, #64	@ 0x40
 8007846:	60fb      	str	r3, [r7, #12]
 8007848:	e00a      	b.n	8007860 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800784e:	2b08      	cmp	r3, #8
 8007850:	d103      	bne.n	800785a <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8007852:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007856:	60fb      	str	r3, [r7, #12]
 8007858:	e002      	b.n	8007860 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800785e:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8007860:	697a      	ldr	r2, [r7, #20]
 8007862:	4613      	mov	r3, r2
 8007864:	009b      	lsls	r3, r3, #2
 8007866:	4413      	add	r3, r2
 8007868:	005b      	lsls	r3, r3, #1
 800786a:	4619      	mov	r1, r3
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6a1b      	ldr	r3, [r3, #32]
 8007870:	68fa      	ldr	r2, [r7, #12]
 8007872:	fb02 f303 	mul.w	r3, r2, r3
 8007876:	fbb1 f3f3 	udiv	r3, r1, r3
 800787a:	613b      	str	r3, [r7, #16]
 800787c:	e030      	b.n	80078e0 <HAL_SAI_Init+0x2e0>
 800787e:	bf00      	nop
 8007880:	40015804 	.word	0x40015804
 8007884:	58005404 	.word	0x58005404
 8007888:	40015824 	.word	0x40015824
 800788c:	40015800 	.word	0x40015800
 8007890:	40015c04 	.word	0x40015c04
 8007894:	40015c24 	.word	0x40015c24
 8007898:	40015c00 	.word	0x40015c00
 800789c:	40016004 	.word	0x40016004
 80078a0:	40016024 	.word	0x40016024
 80078a4:	40016000 	.word	0x40016000
 80078a8:	58005424 	.word	0x58005424
 80078ac:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80078b8:	d101      	bne.n	80078be <HAL_SAI_Init+0x2be>
 80078ba:	2302      	movs	r3, #2
 80078bc:	e000      	b.n	80078c0 <HAL_SAI_Init+0x2c0>
 80078be:	2301      	movs	r3, #1
 80078c0:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 80078c2:	697a      	ldr	r2, [r7, #20]
 80078c4:	4613      	mov	r3, r2
 80078c6:	009b      	lsls	r3, r3, #2
 80078c8:	4413      	add	r3, r2
 80078ca:	005b      	lsls	r3, r3, #1
 80078cc:	4619      	mov	r1, r3
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6a1b      	ldr	r3, [r3, #32]
 80078d2:	68ba      	ldr	r2, [r7, #8]
 80078d4:	fb02 f303 	mul.w	r3, r2, r3
 80078d8:	021b      	lsls	r3, r3, #8
 80078da:	fbb1 f3f3 	udiv	r3, r1, r3
 80078de:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	4a95      	ldr	r2, [pc, #596]	@ (8007b38 <HAL_SAI_Init+0x538>)
 80078e4:	fba2 2303 	umull	r2, r3, r2, r3
 80078e8:	08da      	lsrs	r2, r3, #3
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80078ee:	6939      	ldr	r1, [r7, #16]
 80078f0:	4b91      	ldr	r3, [pc, #580]	@ (8007b38 <HAL_SAI_Init+0x538>)
 80078f2:	fba3 2301 	umull	r2, r3, r3, r1
 80078f6:	08da      	lsrs	r2, r3, #3
 80078f8:	4613      	mov	r3, r2
 80078fa:	009b      	lsls	r3, r3, #2
 80078fc:	4413      	add	r3, r2
 80078fe:	005b      	lsls	r3, r3, #1
 8007900:	1aca      	subs	r2, r1, r3
 8007902:	2a08      	cmp	r2, #8
 8007904:	d904      	bls.n	8007910 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800790a:	1c5a      	adds	r2, r3, #1
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007914:	2b04      	cmp	r3, #4
 8007916:	d104      	bne.n	8007922 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800791c:	085a      	lsrs	r2, r3, #1
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d003      	beq.n	8007932 <HAL_SAI_Init+0x332>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	2b02      	cmp	r3, #2
 8007930:	d109      	bne.n	8007946 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007936:	2b01      	cmp	r3, #1
 8007938:	d101      	bne.n	800793e <HAL_SAI_Init+0x33e>
 800793a:	2300      	movs	r3, #0
 800793c:	e001      	b.n	8007942 <HAL_SAI_Init+0x342>
 800793e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007942:	623b      	str	r3, [r7, #32]
 8007944:	e008      	b.n	8007958 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800794a:	2b01      	cmp	r3, #1
 800794c:	d102      	bne.n	8007954 <HAL_SAI_Init+0x354>
 800794e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007952:	e000      	b.n	8007956 <HAL_SAI_Init+0x356>
 8007954:	2300      	movs	r3, #0
 8007956:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8007958:	f7f8 ff42 	bl	80007e0 <HAL_GetREVID>
 800795c:	4603      	mov	r3, r0
 800795e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007962:	d331      	bcc.n	80079c8 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	6819      	ldr	r1, [r3, #0]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681a      	ldr	r2, [r3, #0]
 800796e:	4b73      	ldr	r3, [pc, #460]	@ (8007b3c <HAL_SAI_Init+0x53c>)
 8007970:	400b      	ands	r3, r1
 8007972:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	6819      	ldr	r1, [r3, #0]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	685a      	ldr	r2, [r3, #4]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007982:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007988:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800798e:	431a      	orrs	r2, r3
 8007990:	6a3b      	ldr	r3, [r7, #32]
 8007992:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8007994:	69fb      	ldr	r3, [r7, #28]
 8007996:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800799c:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	695b      	ldr	r3, [r3, #20]
 80079a2:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80079a8:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ae:	051b      	lsls	r3, r3, #20
 80079b0:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80079b6:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	691b      	ldr	r3, [r3, #16]
 80079bc:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	430a      	orrs	r2, r1
 80079c4:	601a      	str	r2, [r3, #0]
 80079c6:	e02d      	b.n	8007a24 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	6819      	ldr	r1, [r3, #0]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	4b5b      	ldr	r3, [pc, #364]	@ (8007b40 <HAL_SAI_Init+0x540>)
 80079d4:	400b      	ands	r3, r1
 80079d6:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	6819      	ldr	r1, [r3, #0]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	685a      	ldr	r2, [r3, #4]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079e6:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80079ec:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079f2:	431a      	orrs	r2, r3
 80079f4:	6a3b      	ldr	r3, [r7, #32]
 80079f6:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 80079f8:	69fb      	ldr	r3, [r7, #28]
 80079fa:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8007a00:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	695b      	ldr	r3, [r3, #20]
 8007a06:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007a0c:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a12:	051b      	lsls	r3, r3, #20
 8007a14:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007a1a:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	430a      	orrs	r2, r1
 8007a22:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	6859      	ldr	r1, [r3, #4]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681a      	ldr	r2, [r3, #0]
 8007a2e:	4b45      	ldr	r3, [pc, #276]	@ (8007b44 <HAL_SAI_Init+0x544>)
 8007a30:	400b      	ands	r3, r1
 8007a32:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	6859      	ldr	r1, [r3, #4]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	69da      	ldr	r2, [r3, #28]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a42:	431a      	orrs	r2, r3
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a48:	431a      	orrs	r2, r3
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	430a      	orrs	r2, r1
 8007a50:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	6899      	ldr	r1, [r3, #8]
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	4b3a      	ldr	r3, [pc, #232]	@ (8007b48 <HAL_SAI_Init+0x548>)
 8007a5e:	400b      	ands	r3, r1
 8007a60:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	6899      	ldr	r1, [r3, #8]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a6c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007a72:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 8007a78:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8007a7e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a84:	3b01      	subs	r3, #1
 8007a86:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8007a88:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	430a      	orrs	r2, r1
 8007a90:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	68d9      	ldr	r1, [r3, #12]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8007aa0:	400b      	ands	r3, r1
 8007aa2:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	68d9      	ldr	r1, [r3, #12]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ab2:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ab8:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007aba:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ac0:	3b01      	subs	r3, #1
 8007ac2:	021b      	lsls	r3, r3, #8
 8007ac4:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	430a      	orrs	r2, r1
 8007acc:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a1e      	ldr	r2, [pc, #120]	@ (8007b4c <HAL_SAI_Init+0x54c>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d004      	beq.n	8007ae2 <HAL_SAI_Init+0x4e2>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a1c      	ldr	r2, [pc, #112]	@ (8007b50 <HAL_SAI_Init+0x550>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d119      	bne.n	8007b16 <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8007ae2:	69bb      	ldr	r3, [r7, #24]
 8007ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ae6:	f023 0201 	bic.w	r2, r3, #1
 8007aea:	69bb      	ldr	r3, [r7, #24]
 8007aec:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d10e      	bne.n	8007b16 <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b00:	3b01      	subs	r3, #1
 8007b02:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8007b04:	431a      	orrs	r2, r3
 8007b06:	69bb      	ldr	r3, [r7, #24]
 8007b08:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8007b0a:	69bb      	ldr	r3, [r7, #24]
 8007b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b0e:	f043 0201 	orr.w	r2, r3, #1
 8007b12:	69bb      	ldr	r3, [r7, #24]
 8007b14:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2201      	movs	r2, #1
 8007b22:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8007b2e:	2300      	movs	r3, #0
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	3728      	adds	r7, #40	@ 0x28
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}
 8007b38:	cccccccd 	.word	0xcccccccd
 8007b3c:	f005c010 	.word	0xf005c010
 8007b40:	f805c010 	.word	0xf805c010
 8007b44:	ffff1ff0 	.word	0xffff1ff0
 8007b48:	fff88000 	.word	0xfff88000
 8007b4c:	40015804 	.word	0x40015804
 8007b50:	58005404 	.word	0x58005404

08007b54 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b084      	sub	sp, #16
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8007b66:	2b01      	cmp	r3, #1
 8007b68:	d101      	bne.n	8007b6e <HAL_SAI_Abort+0x1a>
 8007b6a:	2302      	movs	r3, #2
 8007b6c:	e07d      	b.n	8007c6a <HAL_SAI_Abort+0x116>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2201      	movs	r2, #1
 8007b72:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f000 fc6e 	bl	8008458 <SAI_Disable>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d001      	beq.n	8007b86 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8007b82:	2301      	movs	r3, #1
 8007b84:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b94:	d14f      	bne.n	8007c36 <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007ba4:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007bac:	b2db      	uxtb	r3, r3
 8007bae:	2b12      	cmp	r3, #18
 8007bb0:	d11d      	bne.n	8007bee <HAL_SAI_Abort+0x9a>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d018      	beq.n	8007bee <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f7f9 fd66 	bl	8001694 <HAL_DMA_Abort>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d00f      	beq.n	8007bee <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bd6:	2b80      	cmp	r3, #128	@ 0x80
 8007bd8:	d009      	beq.n	8007bee <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007be4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007bf4:	b2db      	uxtb	r3, r3
 8007bf6:	2b22      	cmp	r3, #34	@ 0x22
 8007bf8:	d11d      	bne.n	8007c36 <HAL_SAI_Abort+0xe2>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d018      	beq.n	8007c36 <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f7f9 fd42 	bl	8001694 <HAL_DMA_Abort>
 8007c10:	4603      	mov	r3, r0
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d00f      	beq.n	8007c36 <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c1e:	2b80      	cmp	r3, #128	@ 0x80
 8007c20:	d009      	beq.n	8007c36 <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 8007c22:	2301      	movs	r3, #1
 8007c24:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c2c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f04f 32ff 	mov.w	r2, #4294967295
 8007c46:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	685a      	ldr	r2, [r3, #4]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f042 0208 	orr.w	r2, r2, #8
 8007c56:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2200      	movs	r2, #0
 8007c64:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 8007c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	3710      	adds	r7, #16
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}
	...

08007c74 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b086      	sub	sp, #24
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	60f8      	str	r0, [r7, #12]
 8007c7c:	60b9      	str	r1, [r7, #8]
 8007c7e:	4613      	mov	r3, r2
 8007c80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8007c82:	f7f8 fda1 	bl	80007c8 <HAL_GetTick>
 8007c86:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d002      	beq.n	8007c94 <HAL_SAI_Transmit_DMA+0x20>
 8007c8e:	88fb      	ldrh	r3, [r7, #6]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d101      	bne.n	8007c98 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8007c94:	2301      	movs	r3, #1
 8007c96:	e098      	b.n	8007dca <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007c9e:	b2db      	uxtb	r3, r3
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	f040 8091 	bne.w	8007dc8 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d101      	bne.n	8007cb4 <HAL_SAI_Transmit_DMA+0x40>
 8007cb0:	2302      	movs	r3, #2
 8007cb2:	e08a      	b.n	8007dca <HAL_SAI_Transmit_DMA+0x156>
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	68ba      	ldr	r2, [r7, #8]
 8007cc0:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	88fa      	ldrh	r2, [r7, #6]
 8007cc6:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	88fa      	ldrh	r2, [r7, #6]
 8007cce:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2212      	movs	r2, #18
 8007cde:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ce8:	4a3a      	ldr	r2, [pc, #232]	@ (8007dd4 <HAL_SAI_Transmit_DMA+0x160>)
 8007cea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007cf2:	4a39      	ldr	r2, [pc, #228]	@ (8007dd8 <HAL_SAI_Transmit_DMA+0x164>)
 8007cf4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007cfc:	4a37      	ldr	r2, [pc, #220]	@ (8007ddc <HAL_SAI_Transmit_DMA+0x168>)
 8007cfe:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d06:	2200      	movs	r2, #0
 8007d08:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007d14:	4619      	mov	r1, r3
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	331c      	adds	r3, #28
 8007d1c:	461a      	mov	r2, r3
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 8007d24:	f7f9 fa4c 	bl	80011c0 <HAL_DMA_Start_IT>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d005      	beq.n	8007d3a <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2200      	movs	r2, #0
 8007d32:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	e047      	b.n	8007dca <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007d3a:	2100      	movs	r1, #0
 8007d3c:	68f8      	ldr	r0, [r7, #12]
 8007d3e:	f000 fb53 	bl	80083e8 <SAI_InterruptFlag>
 8007d42:	4601      	mov	r1, r0
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	691a      	ldr	r2, [r3, #16]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	430a      	orrs	r2, r1
 8007d50:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007d60:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8007d62:	e015      	b.n	8007d90 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8007d64:	f7f8 fd30 	bl	80007c8 <HAL_GetTick>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	1ad3      	subs	r3, r2, r3
 8007d6e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007d72:	d90d      	bls.n	8007d90 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d7a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	2200      	movs	r2, #0
 8007d88:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 8007d8c:	2303      	movs	r3, #3
 8007d8e:	e01c      	b.n	8007dca <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	695b      	ldr	r3, [r3, #20]
 8007d96:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d0e2      	beq.n	8007d64 <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d107      	bne.n	8007dbc <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007dba:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	e000      	b.n	8007dca <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 8007dc8:	2302      	movs	r3, #2
  }
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	3718      	adds	r7, #24
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}
 8007dd2:	bf00      	nop
 8007dd4:	0800852d 	.word	0x0800852d
 8007dd8:	080084cd 	.word	0x080084cd
 8007ddc:	08008549 	.word	0x08008549

08007de0 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b086      	sub	sp, #24
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007dee:	b2db      	uxtb	r3, r3
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	f000 81a7 	beq.w	8008144 <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	695b      	ldr	r3, [r3, #20]
 8007dfc:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	691b      	ldr	r3, [r3, #16]
 8007e04:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	f003 0308 	and.w	r3, r3, #8
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d00a      	beq.n	8007e2e <HAL_SAI_IRQHandler+0x4e>
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	f003 0308 	and.w	r3, r3, #8
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d005      	beq.n	8007e2e <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	4798      	blx	r3
 8007e2c:	e18a      	b.n	8008144 <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	f003 0301 	and.w	r3, r3, #1
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d01e      	beq.n	8007e76 <HAL_SAI_IRQHandler+0x96>
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	f003 0301 	and.w	r3, r3, #1
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d019      	beq.n	8007e76 <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2201      	movs	r2, #1
 8007e48:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	2b22      	cmp	r3, #34	@ 0x22
 8007e54:	d101      	bne.n	8007e5a <HAL_SAI_IRQHandler+0x7a>
 8007e56:	2301      	movs	r3, #1
 8007e58:	e000      	b.n	8007e5c <HAL_SAI_IRQHandler+0x7c>
 8007e5a:	2302      	movs	r3, #2
 8007e5c:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	431a      	orrs	r2, r3
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 f96e 	bl	8008150 <HAL_SAI_ErrorCallback>
 8007e74:	e166      	b.n	8008144 <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	f003 0302 	and.w	r3, r3, #2
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d013      	beq.n	8007ea8 <HAL_SAI_IRQHandler+0xc8>
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	f003 0302 	and.w	r3, r3, #2
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d00e      	beq.n	8007ea8 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	2202      	movs	r2, #2
 8007e90:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	f000 8153 	beq.w	8008144 <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ea4:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8007ea6:	e14d      	b.n	8008144 <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	f003 0320 	and.w	r3, r3, #32
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d05b      	beq.n	8007f6a <HAL_SAI_IRQHandler+0x18a>
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	f003 0320 	and.w	r3, r3, #32
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d056      	beq.n	8007f6a <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	2220      	movs	r2, #32
 8007ec2:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007eca:	f043 0204 	orr.w	r2, r3, #4
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d03e      	beq.n	8007f5c <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d018      	beq.n	8007f1a <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007eee:	4a97      	ldr	r2, [pc, #604]	@ (800814c <HAL_SAI_IRQHandler+0x36c>)
 8007ef0:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f7f9 fee9 	bl	8001cd0 <HAL_DMA_Abort_IT>
 8007efe:	4603      	mov	r3, r0
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d00a      	beq.n	8007f1a <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f0a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f000 f91b 	bl	8008150 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f000 810a 	beq.w	800813a <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f2c:	4a87      	ldr	r2, [pc, #540]	@ (800814c <HAL_SAI_IRQHandler+0x36c>)
 8007f2e:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f36:	4618      	mov	r0, r3
 8007f38:	f7f9 feca 	bl	8001cd0 <HAL_DMA_Abort_IT>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	f000 80fb 	beq.w	800813a <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f4a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f000 f8fb 	bl	8008150 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007f5a:	e0ee      	b.n	800813a <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f7ff fdf9 	bl	8007b54 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 f8f4 	bl	8008150 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007f68:	e0e7      	b.n	800813a <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d05b      	beq.n	800802c <HAL_SAI_IRQHandler+0x24c>
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d056      	beq.n	800802c <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	2240      	movs	r2, #64	@ 0x40
 8007f84:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f8c:	f043 0208 	orr.w	r2, r3, #8
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d03e      	beq.n	800801e <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d018      	beq.n	8007fdc <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fb0:	4a66      	ldr	r2, [pc, #408]	@ (800814c <HAL_SAI_IRQHandler+0x36c>)
 8007fb2:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fba:	4618      	mov	r0, r3
 8007fbc:	f7f9 fe88 	bl	8001cd0 <HAL_DMA_Abort_IT>
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d00a      	beq.n	8007fdc <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fcc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f000 f8ba 	bl	8008150 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	f000 80ab 	beq.w	800813e <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007fee:	4a57      	ldr	r2, [pc, #348]	@ (800814c <HAL_SAI_IRQHandler+0x36c>)
 8007ff0:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f7f9 fe69 	bl	8001cd0 <HAL_DMA_Abort_IT>
 8007ffe:	4603      	mov	r3, r0
 8008000:	2b00      	cmp	r3, #0
 8008002:	f000 809c 	beq.w	800813e <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800800c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 f89a 	bl	8008150 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800801c:	e08f      	b.n	800813e <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f7ff fd98 	bl	8007b54 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f000 f893 	bl	8008150 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800802a:	e088      	b.n	800813e <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	f003 0304 	and.w	r3, r3, #4
 8008032:	2b00      	cmp	r3, #0
 8008034:	d067      	beq.n	8008106 <HAL_SAI_IRQHandler+0x326>
 8008036:	693b      	ldr	r3, [r7, #16]
 8008038:	f003 0304 	and.w	r3, r3, #4
 800803c:	2b00      	cmp	r3, #0
 800803e:	d062      	beq.n	8008106 <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2204      	movs	r2, #4
 8008046:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800804e:	f043 0220 	orr.w	r2, r3, #32
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800805e:	2b00      	cmp	r3, #0
 8008060:	d03c      	beq.n	80080dc <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008068:	2b00      	cmp	r3, #0
 800806a:	d018      	beq.n	800809e <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008072:	4a36      	ldr	r2, [pc, #216]	@ (800814c <HAL_SAI_IRQHandler+0x36c>)
 8008074:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800807c:	4618      	mov	r0, r3
 800807e:	f7f9 fe27 	bl	8001cd0 <HAL_DMA_Abort_IT>
 8008082:	4603      	mov	r3, r0
 8008084:	2b00      	cmp	r3, #0
 8008086:	d00a      	beq.n	800809e <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800808e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f000 f859 	bl	8008150 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d04c      	beq.n	8008142 <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080ae:	4a27      	ldr	r2, [pc, #156]	@ (800814c <HAL_SAI_IRQHandler+0x36c>)
 80080b0:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080b8:	4618      	mov	r0, r3
 80080ba:	f7f9 fe09 	bl	8001cd0 <HAL_DMA_Abort_IT>
 80080be:	4603      	mov	r3, r0
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d03e      	beq.n	8008142 <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80080ca:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 f83b 	bl	8008150 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80080da:	e032      	b.n	8008142 <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	2200      	movs	r2, #0
 80080e2:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f04f 32ff 	mov.w	r2, #4294967295
 80080ec:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2201      	movs	r2, #1
 80080f2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f000 f826 	bl	8008150 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008104:	e01d      	b.n	8008142 <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	f003 0310 	and.w	r3, r3, #16
 800810c:	2b00      	cmp	r3, #0
 800810e:	d019      	beq.n	8008144 <HAL_SAI_IRQHandler+0x364>
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	f003 0310 	and.w	r3, r3, #16
 8008116:	2b00      	cmp	r3, #0
 8008118:	d014      	beq.n	8008144 <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2210      	movs	r2, #16
 8008120:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008128:	f043 0210 	orr.w	r2, r3, #16
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 f80c 	bl	8008150 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8008138:	e004      	b.n	8008144 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800813a:	bf00      	nop
 800813c:	e002      	b.n	8008144 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800813e:	bf00      	nop
 8008140:	e000      	b.n	8008144 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008142:	bf00      	nop
}
 8008144:	bf00      	nop
 8008146:	3718      	adds	r7, #24
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}
 800814c:	080085a7 	.word	0x080085a7

08008150 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8008150:	b480      	push	{r7}
 8008152:	b083      	sub	sp, #12
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8008158:	bf00      	nop
 800815a:	370c      	adds	r7, #12
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr

08008164 <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 8008164:	b480      	push	{r7}
 8008166:	b083      	sub	sp, #12
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 8008172:	4618      	mov	r0, r3
 8008174:	370c      	adds	r7, #12
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr
	...

08008180 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8008180:	b480      	push	{r7}
 8008182:	b087      	sub	sp, #28
 8008184:	af00      	add	r7, sp, #0
 8008186:	60f8      	str	r0, [r7, #12]
 8008188:	60b9      	str	r1, [r7, #8]
 800818a:	607a      	str	r2, [r7, #4]
 800818c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800818e:	2300      	movs	r3, #0
 8008190:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2200      	movs	r2, #0
 8008196:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2200      	movs	r2, #0
 800819c:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d003      	beq.n	80081ae <SAI_InitI2S+0x2e>
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	d103      	bne.n	80081b6 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2200      	movs	r2, #0
 80081b2:	651a      	str	r2, [r3, #80]	@ 0x50
 80081b4:	e002      	b.n	80081bc <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	2201      	movs	r2, #1
 80081ba:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80081c2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80081ca:	675a      	str	r2, [r3, #116]	@ 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2200      	movs	r2, #0
 80081d0:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	683a      	ldr	r2, [r7, #0]
 80081d6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	f003 0301 	and.w	r3, r3, #1
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d001      	beq.n	80081e6 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80081e2:	2301      	movs	r3, #1
 80081e4:	e077      	b.n	80082d6 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d107      	bne.n	80081fc <SAI_InitI2S+0x7c>
  {
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2200      	movs	r2, #0
 80081f0:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80081f8:	665a      	str	r2, [r3, #100]	@ 0x64
 80081fa:	e006      	b.n	800820a <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8008202:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	2200      	movs	r2, #0
 8008208:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Frame definition */
  switch (datasize)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2b03      	cmp	r3, #3
 800820e:	d84f      	bhi.n	80082b0 <SAI_InitI2S+0x130>
 8008210:	a201      	add	r2, pc, #4	@ (adr r2, 8008218 <SAI_InitI2S+0x98>)
 8008212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008216:	bf00      	nop
 8008218:	08008229 	.word	0x08008229
 800821c:	0800824b 	.word	0x0800824b
 8008220:	0800826d 	.word	0x0800826d
 8008224:	0800828f 	.word	0x0800828f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	2280      	movs	r2, #128	@ 0x80
 800822c:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	085b      	lsrs	r3, r3, #1
 8008232:	015a      	lsls	r2, r3, #5
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	085b      	lsrs	r3, r3, #1
 800823c:	011a      	lsls	r2, r3, #4
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2240      	movs	r2, #64	@ 0x40
 8008246:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8008248:	e035      	b.n	80082b6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2280      	movs	r2, #128	@ 0x80
 800824e:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	085b      	lsrs	r3, r3, #1
 8008254:	019a      	lsls	r2, r3, #6
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	085b      	lsrs	r3, r3, #1
 800825e:	015a      	lsls	r2, r3, #5
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	2280      	movs	r2, #128	@ 0x80
 8008268:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800826a:	e024      	b.n	80082b6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	22c0      	movs	r2, #192	@ 0xc0
 8008270:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	085b      	lsrs	r3, r3, #1
 8008276:	019a      	lsls	r2, r3, #6
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	085b      	lsrs	r3, r3, #1
 8008280:	015a      	lsls	r2, r3, #5
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	2280      	movs	r2, #128	@ 0x80
 800828a:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800828c:	e013      	b.n	80082b6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	22e0      	movs	r2, #224	@ 0xe0
 8008292:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	085b      	lsrs	r3, r3, #1
 8008298:	019a      	lsls	r2, r3, #6
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	085b      	lsrs	r3, r3, #1
 80082a2:	015a      	lsls	r2, r3, #5
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	2280      	movs	r2, #128	@ 0x80
 80082ac:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80082ae:	e002      	b.n	80082b6 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 80082b0:	2301      	movs	r3, #1
 80082b2:	75fb      	strb	r3, [r7, #23]
      break;
 80082b4:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	2b02      	cmp	r3, #2
 80082ba:	d10b      	bne.n	80082d4 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d102      	bne.n	80082c8 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2210      	movs	r2, #16
 80082c6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2b02      	cmp	r3, #2
 80082cc:	d102      	bne.n	80082d4 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	2208      	movs	r2, #8
 80082d2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }
  return status;
 80082d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	371c      	adds	r7, #28
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr
 80082e2:	bf00      	nop

080082e4 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b087      	sub	sp, #28
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	60f8      	str	r0, [r7, #12]
 80082ec:	60b9      	str	r1, [r7, #8]
 80082ee:	607a      	str	r2, [r7, #4]
 80082f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082f2:	2300      	movs	r3, #0
 80082f4:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2200      	movs	r2, #0
 80082fa:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	2200      	movs	r2, #0
 8008300:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d003      	beq.n	8008312 <SAI_InitPCM+0x2e>
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	685b      	ldr	r3, [r3, #4]
 800830e:	2b02      	cmp	r3, #2
 8008310:	d103      	bne.n	800831a <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2201      	movs	r2, #1
 8008316:	651a      	str	r2, [r3, #80]	@ 0x50
 8008318:	e002      	b.n	8008320 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	2200      	movs	r2, #0
 800831e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	2200      	movs	r2, #0
 8008324:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800832c:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8008334:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2200      	movs	r2, #0
 800833a:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	683a      	ldr	r2, [r7, #0]
 8008340:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008348:	675a      	str	r2, [r3, #116]	@ 0x74

  if (protocol == SAI_PCM_SHORT)
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	2b04      	cmp	r3, #4
 800834e:	d103      	bne.n	8008358 <SAI_InitPCM+0x74>
  {
      hsai->FrameInit.ActiveFrameLength = 1;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2201      	movs	r2, #1
 8008354:	659a      	str	r2, [r3, #88]	@ 0x58
 8008356:	e002      	b.n	800835e <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	220d      	movs	r2, #13
 800835c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  switch (datasize)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2b03      	cmp	r3, #3
 8008362:	d837      	bhi.n	80083d4 <SAI_InitPCM+0xf0>
 8008364:	a201      	add	r2, pc, #4	@ (adr r2, 800836c <SAI_InitPCM+0x88>)
 8008366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800836a:	bf00      	nop
 800836c:	0800837d 	.word	0x0800837d
 8008370:	08008393 	.word	0x08008393
 8008374:	080083a9 	.word	0x080083a9
 8008378:	080083bf 	.word	0x080083bf
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2280      	movs	r2, #128	@ 0x80
 8008380:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	011a      	lsls	r2, r3, #4
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2240      	movs	r2, #64	@ 0x40
 800838e:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8008390:	e023      	b.n	80083da <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	2280      	movs	r2, #128	@ 0x80
 8008396:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	015a      	lsls	r2, r3, #5
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2280      	movs	r2, #128	@ 0x80
 80083a4:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80083a6:	e018      	b.n	80083da <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	22c0      	movs	r2, #192	@ 0xc0
 80083ac:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	015a      	lsls	r2, r3, #5
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2280      	movs	r2, #128	@ 0x80
 80083ba:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80083bc:	e00d      	b.n	80083da <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	22e0      	movs	r2, #224	@ 0xe0
 80083c2:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	015a      	lsls	r2, r3, #5
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2280      	movs	r2, #128	@ 0x80
 80083d0:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80083d2:	e002      	b.n	80083da <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80083d4:	2301      	movs	r3, #1
 80083d6:	75fb      	strb	r3, [r7, #23]
      break;
 80083d8:	bf00      	nop
  }

  return status;
 80083da:	7dfb      	ldrb	r3, [r7, #23]
}
 80083dc:	4618      	mov	r0, r3
 80083de:	371c      	adds	r7, #28
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr

080083e8 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	460b      	mov	r3, r1
 80083f2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80083f4:	2301      	movs	r3, #1
 80083f6:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 80083f8:	78fb      	ldrb	r3, [r7, #3]
 80083fa:	2b01      	cmp	r3, #1
 80083fc:	d103      	bne.n	8008406 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f043 0308 	orr.w	r3, r3, #8
 8008404:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800840a:	2b08      	cmp	r3, #8
 800840c:	d10b      	bne.n	8008426 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8008412:	2b03      	cmp	r3, #3
 8008414:	d003      	beq.n	800841e <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	2b01      	cmp	r3, #1
 800841c:	d103      	bne.n	8008426 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f043 0310 	orr.w	r3, r3, #16
 8008424:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	2b03      	cmp	r3, #3
 800842c:	d003      	beq.n	8008436 <SAI_InterruptFlag+0x4e>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	2b02      	cmp	r3, #2
 8008434:	d104      	bne.n	8008440 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800843c:	60fb      	str	r3, [r7, #12]
 800843e:	e003      	b.n	8008448 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f043 0304 	orr.w	r3, r3, #4
 8008446:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8008448:	68fb      	ldr	r3, [r7, #12]
}
 800844a:	4618      	mov	r0, r3
 800844c:	3714      	adds	r7, #20
 800844e:	46bd      	mov	sp, r7
 8008450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008454:	4770      	bx	lr
	...

08008458 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8008458:	b480      	push	{r7}
 800845a:	b085      	sub	sp, #20
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8008460:	4b18      	ldr	r3, [pc, #96]	@ (80084c4 <SAI_Disable+0x6c>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a18      	ldr	r2, [pc, #96]	@ (80084c8 <SAI_Disable+0x70>)
 8008466:	fba2 2303 	umull	r2, r3, r2, r3
 800846a:	0b1b      	lsrs	r3, r3, #12
 800846c:	009b      	lsls	r3, r3, #2
 800846e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8008470:	2300      	movs	r3, #0
 8008472:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008482:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d10a      	bne.n	80084a0 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008490:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800849a:	2303      	movs	r3, #3
 800849c:	72fb      	strb	r3, [r7, #11]
      break;
 800849e:	e009      	b.n	80084b4 <SAI_Disable+0x5c>
    }
    count--;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	3b01      	subs	r3, #1
 80084a4:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d1e7      	bne.n	8008484 <SAI_Disable+0x2c>

  return status;
 80084b4:	7afb      	ldrb	r3, [r7, #11]
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3714      	adds	r7, #20
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr
 80084c2:	bf00      	nop
 80084c4:	24000008 	.word	0x24000008
 80084c8:	95cbec1b 	.word	0x95cbec1b

080084cc <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b084      	sub	sp, #16
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084d8:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	69db      	ldr	r3, [r3, #28]
 80084de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084e2:	d01c      	beq.n	800851e <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2200      	movs	r2, #0
 80084e8:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	681a      	ldr	r2, [r3, #0]
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80084fa:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80084fc:	2100      	movs	r1, #0
 80084fe:	68f8      	ldr	r0, [r7, #12]
 8008500:	f7ff ff72 	bl	80083e8 <SAI_InterruptFlag>
 8008504:	4603      	mov	r3, r0
 8008506:	43d9      	mvns	r1, r3
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	691a      	ldr	r2, [r3, #16]
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	400a      	ands	r2, r1
 8008514:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2201      	movs	r2, #1
 800851a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800851e:	68f8      	ldr	r0, [r7, #12]
 8008520:	f001 fbf4 	bl	8009d0c <HAL_SAI_TxCpltCallback>
#endif
}
 8008524:	bf00      	nop
 8008526:	3710      	adds	r7, #16
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}

0800852c <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b084      	sub	sp, #16
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008538:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800853a:	68f8      	ldr	r0, [r7, #12]
 800853c:	f001 fbca 	bl	8009cd4 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8008540:	bf00      	nop
 8008542:	3710      	adds	r7, #16
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}

08008548 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b084      	sub	sp, #16
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008554:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f7fa fd2a 	bl	8002fb0 <HAL_DMA_GetError>
 800855c:	4603      	mov	r3, r0
 800855e:	2b02      	cmp	r3, #2
 8008560:	d01d      	beq.n	800859e <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008568:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	681a      	ldr	r2, [r3, #0]
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8008580:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8008582:	68f8      	ldr	r0, [r7, #12]
 8008584:	f7ff ff68 	bl	8008458 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2201      	movs	r2, #1
 800858c:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2200      	movs	r2, #0
 8008594:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 8008598:	68f8      	ldr	r0, [r7, #12]
 800859a:	f7ff fdd9 	bl	8008150 <HAL_SAI_ErrorCallback>
#endif
  }
}
 800859e:	bf00      	nop
 80085a0:	3710      	adds	r7, #16
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}

080085a6 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80085a6:	b580      	push	{r7, lr}
 80085a8:	b084      	sub	sp, #16
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085b2:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	681a      	ldr	r2, [r3, #0]
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80085c2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	2200      	movs	r2, #0
 80085ca:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f04f 32ff 	mov.w	r2, #4294967295
 80085d4:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80085dc:	2b20      	cmp	r3, #32
 80085de:	d00a      	beq.n	80085f6 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 80085e0:	68f8      	ldr	r0, [r7, #12]
 80085e2:	f7ff ff39 	bl	8008458 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	685a      	ldr	r2, [r3, #4]
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f042 0208 	orr.w	r2, r2, #8
 80085f4:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2201      	movs	r2, #1
 80085fa:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2200      	movs	r2, #0
 8008602:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8008606:	68f8      	ldr	r0, [r7, #12]
 8008608:	f7ff fda2 	bl	8008150 <HAL_SAI_ErrorCallback>
#endif
}
 800860c:	bf00      	nop
 800860e:	3710      	adds	r7, #16
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b082      	sub	sp, #8
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d101      	bne.n	8008626 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008622:	2301      	movs	r3, #1
 8008624:	e042      	b.n	80086ac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800862c:	2b00      	cmp	r3, #0
 800862e:	d106      	bne.n	800863e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2200      	movs	r2, #0
 8008634:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f001 fe43 	bl	800a2c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2224      	movs	r2, #36	@ 0x24
 8008642:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f022 0201 	bic.w	r2, r2, #1
 8008654:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800865a:	2b00      	cmp	r3, #0
 800865c:	d002      	beq.n	8008664 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 fe1e 	bl	80092a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f000 f8b3 	bl	80087d0 <UART_SetConfig>
 800866a:	4603      	mov	r3, r0
 800866c:	2b01      	cmp	r3, #1
 800866e:	d101      	bne.n	8008674 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008670:	2301      	movs	r3, #1
 8008672:	e01b      	b.n	80086ac <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	685a      	ldr	r2, [r3, #4]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008682:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	689a      	ldr	r2, [r3, #8]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008692:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f042 0201 	orr.w	r2, r2, #1
 80086a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f000 fe9d 	bl	80093e4 <UART_CheckIdleState>
 80086aa:	4603      	mov	r3, r0
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3708      	adds	r7, #8
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}

080086b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b08a      	sub	sp, #40	@ 0x28
 80086b8:	af02      	add	r7, sp, #8
 80086ba:	60f8      	str	r0, [r7, #12]
 80086bc:	60b9      	str	r1, [r7, #8]
 80086be:	603b      	str	r3, [r7, #0]
 80086c0:	4613      	mov	r3, r2
 80086c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086ca:	2b20      	cmp	r3, #32
 80086cc:	d17b      	bne.n	80087c6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d002      	beq.n	80086da <HAL_UART_Transmit+0x26>
 80086d4:	88fb      	ldrh	r3, [r7, #6]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d101      	bne.n	80086de <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80086da:	2301      	movs	r3, #1
 80086dc:	e074      	b.n	80087c8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	2200      	movs	r2, #0
 80086e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	2221      	movs	r2, #33	@ 0x21
 80086ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80086ee:	f7f8 f86b 	bl	80007c8 <HAL_GetTick>
 80086f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	88fa      	ldrh	r2, [r7, #6]
 80086f8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	88fa      	ldrh	r2, [r7, #6]
 8008700:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	689b      	ldr	r3, [r3, #8]
 8008708:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800870c:	d108      	bne.n	8008720 <HAL_UART_Transmit+0x6c>
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	691b      	ldr	r3, [r3, #16]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d104      	bne.n	8008720 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008716:	2300      	movs	r3, #0
 8008718:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800871a:	68bb      	ldr	r3, [r7, #8]
 800871c:	61bb      	str	r3, [r7, #24]
 800871e:	e003      	b.n	8008728 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008724:	2300      	movs	r3, #0
 8008726:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008728:	e030      	b.n	800878c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	9300      	str	r3, [sp, #0]
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	2200      	movs	r2, #0
 8008732:	2180      	movs	r1, #128	@ 0x80
 8008734:	68f8      	ldr	r0, [r7, #12]
 8008736:	f000 feff 	bl	8009538 <UART_WaitOnFlagUntilTimeout>
 800873a:	4603      	mov	r3, r0
 800873c:	2b00      	cmp	r3, #0
 800873e:	d005      	beq.n	800874c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2220      	movs	r2, #32
 8008744:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008748:	2303      	movs	r3, #3
 800874a:	e03d      	b.n	80087c8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800874c:	69fb      	ldr	r3, [r7, #28]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d10b      	bne.n	800876a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008752:	69bb      	ldr	r3, [r7, #24]
 8008754:	881b      	ldrh	r3, [r3, #0]
 8008756:	461a      	mov	r2, r3
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008760:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008762:	69bb      	ldr	r3, [r7, #24]
 8008764:	3302      	adds	r3, #2
 8008766:	61bb      	str	r3, [r7, #24]
 8008768:	e007      	b.n	800877a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800876a:	69fb      	ldr	r3, [r7, #28]
 800876c:	781a      	ldrb	r2, [r3, #0]
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008774:	69fb      	ldr	r3, [r7, #28]
 8008776:	3301      	adds	r3, #1
 8008778:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008780:	b29b      	uxth	r3, r3
 8008782:	3b01      	subs	r3, #1
 8008784:	b29a      	uxth	r2, r3
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008792:	b29b      	uxth	r3, r3
 8008794:	2b00      	cmp	r3, #0
 8008796:	d1c8      	bne.n	800872a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	9300      	str	r3, [sp, #0]
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	2200      	movs	r2, #0
 80087a0:	2140      	movs	r1, #64	@ 0x40
 80087a2:	68f8      	ldr	r0, [r7, #12]
 80087a4:	f000 fec8 	bl	8009538 <UART_WaitOnFlagUntilTimeout>
 80087a8:	4603      	mov	r3, r0
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d005      	beq.n	80087ba <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	2220      	movs	r2, #32
 80087b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80087b6:	2303      	movs	r3, #3
 80087b8:	e006      	b.n	80087c8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2220      	movs	r2, #32
 80087be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80087c2:	2300      	movs	r3, #0
 80087c4:	e000      	b.n	80087c8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80087c6:	2302      	movs	r3, #2
  }
}
 80087c8:	4618      	mov	r0, r3
 80087ca:	3720      	adds	r7, #32
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}

080087d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80087d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80087d4:	b092      	sub	sp, #72	@ 0x48
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80087da:	2300      	movs	r3, #0
 80087dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	689a      	ldr	r2, [r3, #8]
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	691b      	ldr	r3, [r3, #16]
 80087e8:	431a      	orrs	r2, r3
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	695b      	ldr	r3, [r3, #20]
 80087ee:	431a      	orrs	r2, r3
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	69db      	ldr	r3, [r3, #28]
 80087f4:	4313      	orrs	r3, r2
 80087f6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	681a      	ldr	r2, [r3, #0]
 80087fe:	4bbe      	ldr	r3, [pc, #760]	@ (8008af8 <UART_SetConfig+0x328>)
 8008800:	4013      	ands	r3, r2
 8008802:	697a      	ldr	r2, [r7, #20]
 8008804:	6812      	ldr	r2, [r2, #0]
 8008806:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008808:	430b      	orrs	r3, r1
 800880a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	68da      	ldr	r2, [r3, #12]
 800881a:	697b      	ldr	r3, [r7, #20]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	430a      	orrs	r2, r1
 8008820:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	699b      	ldr	r3, [r3, #24]
 8008826:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4ab3      	ldr	r2, [pc, #716]	@ (8008afc <UART_SetConfig+0x32c>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d004      	beq.n	800883c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	6a1b      	ldr	r3, [r3, #32]
 8008836:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008838:	4313      	orrs	r3, r2
 800883a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	689a      	ldr	r2, [r3, #8]
 8008842:	4baf      	ldr	r3, [pc, #700]	@ (8008b00 <UART_SetConfig+0x330>)
 8008844:	4013      	ands	r3, r2
 8008846:	697a      	ldr	r2, [r7, #20]
 8008848:	6812      	ldr	r2, [r2, #0]
 800884a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800884c:	430b      	orrs	r3, r1
 800884e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008856:	f023 010f 	bic.w	r1, r3, #15
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	430a      	orrs	r2, r1
 8008864:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008866:	697b      	ldr	r3, [r7, #20]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4aa6      	ldr	r2, [pc, #664]	@ (8008b04 <UART_SetConfig+0x334>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d177      	bne.n	8008960 <UART_SetConfig+0x190>
 8008870:	4ba5      	ldr	r3, [pc, #660]	@ (8008b08 <UART_SetConfig+0x338>)
 8008872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008874:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008878:	2b28      	cmp	r3, #40	@ 0x28
 800887a:	d86d      	bhi.n	8008958 <UART_SetConfig+0x188>
 800887c:	a201      	add	r2, pc, #4	@ (adr r2, 8008884 <UART_SetConfig+0xb4>)
 800887e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008882:	bf00      	nop
 8008884:	08008929 	.word	0x08008929
 8008888:	08008959 	.word	0x08008959
 800888c:	08008959 	.word	0x08008959
 8008890:	08008959 	.word	0x08008959
 8008894:	08008959 	.word	0x08008959
 8008898:	08008959 	.word	0x08008959
 800889c:	08008959 	.word	0x08008959
 80088a0:	08008959 	.word	0x08008959
 80088a4:	08008931 	.word	0x08008931
 80088a8:	08008959 	.word	0x08008959
 80088ac:	08008959 	.word	0x08008959
 80088b0:	08008959 	.word	0x08008959
 80088b4:	08008959 	.word	0x08008959
 80088b8:	08008959 	.word	0x08008959
 80088bc:	08008959 	.word	0x08008959
 80088c0:	08008959 	.word	0x08008959
 80088c4:	08008939 	.word	0x08008939
 80088c8:	08008959 	.word	0x08008959
 80088cc:	08008959 	.word	0x08008959
 80088d0:	08008959 	.word	0x08008959
 80088d4:	08008959 	.word	0x08008959
 80088d8:	08008959 	.word	0x08008959
 80088dc:	08008959 	.word	0x08008959
 80088e0:	08008959 	.word	0x08008959
 80088e4:	08008941 	.word	0x08008941
 80088e8:	08008959 	.word	0x08008959
 80088ec:	08008959 	.word	0x08008959
 80088f0:	08008959 	.word	0x08008959
 80088f4:	08008959 	.word	0x08008959
 80088f8:	08008959 	.word	0x08008959
 80088fc:	08008959 	.word	0x08008959
 8008900:	08008959 	.word	0x08008959
 8008904:	08008949 	.word	0x08008949
 8008908:	08008959 	.word	0x08008959
 800890c:	08008959 	.word	0x08008959
 8008910:	08008959 	.word	0x08008959
 8008914:	08008959 	.word	0x08008959
 8008918:	08008959 	.word	0x08008959
 800891c:	08008959 	.word	0x08008959
 8008920:	08008959 	.word	0x08008959
 8008924:	08008951 	.word	0x08008951
 8008928:	2301      	movs	r3, #1
 800892a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800892e:	e222      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008930:	2304      	movs	r3, #4
 8008932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008936:	e21e      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008938:	2308      	movs	r3, #8
 800893a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800893e:	e21a      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008940:	2310      	movs	r3, #16
 8008942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008946:	e216      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008948:	2320      	movs	r3, #32
 800894a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800894e:	e212      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008950:	2340      	movs	r3, #64	@ 0x40
 8008952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008956:	e20e      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008958:	2380      	movs	r3, #128	@ 0x80
 800895a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800895e:	e20a      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a69      	ldr	r2, [pc, #420]	@ (8008b0c <UART_SetConfig+0x33c>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d130      	bne.n	80089cc <UART_SetConfig+0x1fc>
 800896a:	4b67      	ldr	r3, [pc, #412]	@ (8008b08 <UART_SetConfig+0x338>)
 800896c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800896e:	f003 0307 	and.w	r3, r3, #7
 8008972:	2b05      	cmp	r3, #5
 8008974:	d826      	bhi.n	80089c4 <UART_SetConfig+0x1f4>
 8008976:	a201      	add	r2, pc, #4	@ (adr r2, 800897c <UART_SetConfig+0x1ac>)
 8008978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800897c:	08008995 	.word	0x08008995
 8008980:	0800899d 	.word	0x0800899d
 8008984:	080089a5 	.word	0x080089a5
 8008988:	080089ad 	.word	0x080089ad
 800898c:	080089b5 	.word	0x080089b5
 8008990:	080089bd 	.word	0x080089bd
 8008994:	2300      	movs	r3, #0
 8008996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800899a:	e1ec      	b.n	8008d76 <UART_SetConfig+0x5a6>
 800899c:	2304      	movs	r3, #4
 800899e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089a2:	e1e8      	b.n	8008d76 <UART_SetConfig+0x5a6>
 80089a4:	2308      	movs	r3, #8
 80089a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089aa:	e1e4      	b.n	8008d76 <UART_SetConfig+0x5a6>
 80089ac:	2310      	movs	r3, #16
 80089ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089b2:	e1e0      	b.n	8008d76 <UART_SetConfig+0x5a6>
 80089b4:	2320      	movs	r3, #32
 80089b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089ba:	e1dc      	b.n	8008d76 <UART_SetConfig+0x5a6>
 80089bc:	2340      	movs	r3, #64	@ 0x40
 80089be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089c2:	e1d8      	b.n	8008d76 <UART_SetConfig+0x5a6>
 80089c4:	2380      	movs	r3, #128	@ 0x80
 80089c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089ca:	e1d4      	b.n	8008d76 <UART_SetConfig+0x5a6>
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a4f      	ldr	r2, [pc, #316]	@ (8008b10 <UART_SetConfig+0x340>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d130      	bne.n	8008a38 <UART_SetConfig+0x268>
 80089d6:	4b4c      	ldr	r3, [pc, #304]	@ (8008b08 <UART_SetConfig+0x338>)
 80089d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089da:	f003 0307 	and.w	r3, r3, #7
 80089de:	2b05      	cmp	r3, #5
 80089e0:	d826      	bhi.n	8008a30 <UART_SetConfig+0x260>
 80089e2:	a201      	add	r2, pc, #4	@ (adr r2, 80089e8 <UART_SetConfig+0x218>)
 80089e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089e8:	08008a01 	.word	0x08008a01
 80089ec:	08008a09 	.word	0x08008a09
 80089f0:	08008a11 	.word	0x08008a11
 80089f4:	08008a19 	.word	0x08008a19
 80089f8:	08008a21 	.word	0x08008a21
 80089fc:	08008a29 	.word	0x08008a29
 8008a00:	2300      	movs	r3, #0
 8008a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a06:	e1b6      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008a08:	2304      	movs	r3, #4
 8008a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a0e:	e1b2      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008a10:	2308      	movs	r3, #8
 8008a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a16:	e1ae      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008a18:	2310      	movs	r3, #16
 8008a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a1e:	e1aa      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008a20:	2320      	movs	r3, #32
 8008a22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a26:	e1a6      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008a28:	2340      	movs	r3, #64	@ 0x40
 8008a2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a2e:	e1a2      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008a30:	2380      	movs	r3, #128	@ 0x80
 8008a32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a36:	e19e      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	4a35      	ldr	r2, [pc, #212]	@ (8008b14 <UART_SetConfig+0x344>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d130      	bne.n	8008aa4 <UART_SetConfig+0x2d4>
 8008a42:	4b31      	ldr	r3, [pc, #196]	@ (8008b08 <UART_SetConfig+0x338>)
 8008a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a46:	f003 0307 	and.w	r3, r3, #7
 8008a4a:	2b05      	cmp	r3, #5
 8008a4c:	d826      	bhi.n	8008a9c <UART_SetConfig+0x2cc>
 8008a4e:	a201      	add	r2, pc, #4	@ (adr r2, 8008a54 <UART_SetConfig+0x284>)
 8008a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a54:	08008a6d 	.word	0x08008a6d
 8008a58:	08008a75 	.word	0x08008a75
 8008a5c:	08008a7d 	.word	0x08008a7d
 8008a60:	08008a85 	.word	0x08008a85
 8008a64:	08008a8d 	.word	0x08008a8d
 8008a68:	08008a95 	.word	0x08008a95
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a72:	e180      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008a74:	2304      	movs	r3, #4
 8008a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a7a:	e17c      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008a7c:	2308      	movs	r3, #8
 8008a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a82:	e178      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008a84:	2310      	movs	r3, #16
 8008a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a8a:	e174      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008a8c:	2320      	movs	r3, #32
 8008a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a92:	e170      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008a94:	2340      	movs	r3, #64	@ 0x40
 8008a96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a9a:	e16c      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008a9c:	2380      	movs	r3, #128	@ 0x80
 8008a9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008aa2:	e168      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a1b      	ldr	r2, [pc, #108]	@ (8008b18 <UART_SetConfig+0x348>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d142      	bne.n	8008b34 <UART_SetConfig+0x364>
 8008aae:	4b16      	ldr	r3, [pc, #88]	@ (8008b08 <UART_SetConfig+0x338>)
 8008ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ab2:	f003 0307 	and.w	r3, r3, #7
 8008ab6:	2b05      	cmp	r3, #5
 8008ab8:	d838      	bhi.n	8008b2c <UART_SetConfig+0x35c>
 8008aba:	a201      	add	r2, pc, #4	@ (adr r2, 8008ac0 <UART_SetConfig+0x2f0>)
 8008abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ac0:	08008ad9 	.word	0x08008ad9
 8008ac4:	08008ae1 	.word	0x08008ae1
 8008ac8:	08008ae9 	.word	0x08008ae9
 8008acc:	08008af1 	.word	0x08008af1
 8008ad0:	08008b1d 	.word	0x08008b1d
 8008ad4:	08008b25 	.word	0x08008b25
 8008ad8:	2300      	movs	r3, #0
 8008ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ade:	e14a      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008ae0:	2304      	movs	r3, #4
 8008ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ae6:	e146      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008ae8:	2308      	movs	r3, #8
 8008aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008aee:	e142      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008af0:	2310      	movs	r3, #16
 8008af2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008af6:	e13e      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008af8:	cfff69f3 	.word	0xcfff69f3
 8008afc:	58000c00 	.word	0x58000c00
 8008b00:	11fff4ff 	.word	0x11fff4ff
 8008b04:	40011000 	.word	0x40011000
 8008b08:	58024400 	.word	0x58024400
 8008b0c:	40004400 	.word	0x40004400
 8008b10:	40004800 	.word	0x40004800
 8008b14:	40004c00 	.word	0x40004c00
 8008b18:	40005000 	.word	0x40005000
 8008b1c:	2320      	movs	r3, #32
 8008b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b22:	e128      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008b24:	2340      	movs	r3, #64	@ 0x40
 8008b26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b2a:	e124      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008b2c:	2380      	movs	r3, #128	@ 0x80
 8008b2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b32:	e120      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008b34:	697b      	ldr	r3, [r7, #20]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4acb      	ldr	r2, [pc, #812]	@ (8008e68 <UART_SetConfig+0x698>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d176      	bne.n	8008c2c <UART_SetConfig+0x45c>
 8008b3e:	4bcb      	ldr	r3, [pc, #812]	@ (8008e6c <UART_SetConfig+0x69c>)
 8008b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008b46:	2b28      	cmp	r3, #40	@ 0x28
 8008b48:	d86c      	bhi.n	8008c24 <UART_SetConfig+0x454>
 8008b4a:	a201      	add	r2, pc, #4	@ (adr r2, 8008b50 <UART_SetConfig+0x380>)
 8008b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b50:	08008bf5 	.word	0x08008bf5
 8008b54:	08008c25 	.word	0x08008c25
 8008b58:	08008c25 	.word	0x08008c25
 8008b5c:	08008c25 	.word	0x08008c25
 8008b60:	08008c25 	.word	0x08008c25
 8008b64:	08008c25 	.word	0x08008c25
 8008b68:	08008c25 	.word	0x08008c25
 8008b6c:	08008c25 	.word	0x08008c25
 8008b70:	08008bfd 	.word	0x08008bfd
 8008b74:	08008c25 	.word	0x08008c25
 8008b78:	08008c25 	.word	0x08008c25
 8008b7c:	08008c25 	.word	0x08008c25
 8008b80:	08008c25 	.word	0x08008c25
 8008b84:	08008c25 	.word	0x08008c25
 8008b88:	08008c25 	.word	0x08008c25
 8008b8c:	08008c25 	.word	0x08008c25
 8008b90:	08008c05 	.word	0x08008c05
 8008b94:	08008c25 	.word	0x08008c25
 8008b98:	08008c25 	.word	0x08008c25
 8008b9c:	08008c25 	.word	0x08008c25
 8008ba0:	08008c25 	.word	0x08008c25
 8008ba4:	08008c25 	.word	0x08008c25
 8008ba8:	08008c25 	.word	0x08008c25
 8008bac:	08008c25 	.word	0x08008c25
 8008bb0:	08008c0d 	.word	0x08008c0d
 8008bb4:	08008c25 	.word	0x08008c25
 8008bb8:	08008c25 	.word	0x08008c25
 8008bbc:	08008c25 	.word	0x08008c25
 8008bc0:	08008c25 	.word	0x08008c25
 8008bc4:	08008c25 	.word	0x08008c25
 8008bc8:	08008c25 	.word	0x08008c25
 8008bcc:	08008c25 	.word	0x08008c25
 8008bd0:	08008c15 	.word	0x08008c15
 8008bd4:	08008c25 	.word	0x08008c25
 8008bd8:	08008c25 	.word	0x08008c25
 8008bdc:	08008c25 	.word	0x08008c25
 8008be0:	08008c25 	.word	0x08008c25
 8008be4:	08008c25 	.word	0x08008c25
 8008be8:	08008c25 	.word	0x08008c25
 8008bec:	08008c25 	.word	0x08008c25
 8008bf0:	08008c1d 	.word	0x08008c1d
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bfa:	e0bc      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008bfc:	2304      	movs	r3, #4
 8008bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c02:	e0b8      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008c04:	2308      	movs	r3, #8
 8008c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c0a:	e0b4      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008c0c:	2310      	movs	r3, #16
 8008c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c12:	e0b0      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008c14:	2320      	movs	r3, #32
 8008c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c1a:	e0ac      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008c1c:	2340      	movs	r3, #64	@ 0x40
 8008c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c22:	e0a8      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008c24:	2380      	movs	r3, #128	@ 0x80
 8008c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c2a:	e0a4      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4a8f      	ldr	r2, [pc, #572]	@ (8008e70 <UART_SetConfig+0x6a0>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d130      	bne.n	8008c98 <UART_SetConfig+0x4c8>
 8008c36:	4b8d      	ldr	r3, [pc, #564]	@ (8008e6c <UART_SetConfig+0x69c>)
 8008c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c3a:	f003 0307 	and.w	r3, r3, #7
 8008c3e:	2b05      	cmp	r3, #5
 8008c40:	d826      	bhi.n	8008c90 <UART_SetConfig+0x4c0>
 8008c42:	a201      	add	r2, pc, #4	@ (adr r2, 8008c48 <UART_SetConfig+0x478>)
 8008c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c48:	08008c61 	.word	0x08008c61
 8008c4c:	08008c69 	.word	0x08008c69
 8008c50:	08008c71 	.word	0x08008c71
 8008c54:	08008c79 	.word	0x08008c79
 8008c58:	08008c81 	.word	0x08008c81
 8008c5c:	08008c89 	.word	0x08008c89
 8008c60:	2300      	movs	r3, #0
 8008c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c66:	e086      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008c68:	2304      	movs	r3, #4
 8008c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c6e:	e082      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008c70:	2308      	movs	r3, #8
 8008c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c76:	e07e      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008c78:	2310      	movs	r3, #16
 8008c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c7e:	e07a      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008c80:	2320      	movs	r3, #32
 8008c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c86:	e076      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008c88:	2340      	movs	r3, #64	@ 0x40
 8008c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c8e:	e072      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008c90:	2380      	movs	r3, #128	@ 0x80
 8008c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c96:	e06e      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a75      	ldr	r2, [pc, #468]	@ (8008e74 <UART_SetConfig+0x6a4>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d130      	bne.n	8008d04 <UART_SetConfig+0x534>
 8008ca2:	4b72      	ldr	r3, [pc, #456]	@ (8008e6c <UART_SetConfig+0x69c>)
 8008ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ca6:	f003 0307 	and.w	r3, r3, #7
 8008caa:	2b05      	cmp	r3, #5
 8008cac:	d826      	bhi.n	8008cfc <UART_SetConfig+0x52c>
 8008cae:	a201      	add	r2, pc, #4	@ (adr r2, 8008cb4 <UART_SetConfig+0x4e4>)
 8008cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cb4:	08008ccd 	.word	0x08008ccd
 8008cb8:	08008cd5 	.word	0x08008cd5
 8008cbc:	08008cdd 	.word	0x08008cdd
 8008cc0:	08008ce5 	.word	0x08008ce5
 8008cc4:	08008ced 	.word	0x08008ced
 8008cc8:	08008cf5 	.word	0x08008cf5
 8008ccc:	2300      	movs	r3, #0
 8008cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cd2:	e050      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008cd4:	2304      	movs	r3, #4
 8008cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cda:	e04c      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008cdc:	2308      	movs	r3, #8
 8008cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ce2:	e048      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008ce4:	2310      	movs	r3, #16
 8008ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cea:	e044      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008cec:	2320      	movs	r3, #32
 8008cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cf2:	e040      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008cf4:	2340      	movs	r3, #64	@ 0x40
 8008cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cfa:	e03c      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008cfc:	2380      	movs	r3, #128	@ 0x80
 8008cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d02:	e038      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a5b      	ldr	r2, [pc, #364]	@ (8008e78 <UART_SetConfig+0x6a8>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d130      	bne.n	8008d70 <UART_SetConfig+0x5a0>
 8008d0e:	4b57      	ldr	r3, [pc, #348]	@ (8008e6c <UART_SetConfig+0x69c>)
 8008d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d12:	f003 0307 	and.w	r3, r3, #7
 8008d16:	2b05      	cmp	r3, #5
 8008d18:	d826      	bhi.n	8008d68 <UART_SetConfig+0x598>
 8008d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8008d20 <UART_SetConfig+0x550>)
 8008d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d20:	08008d39 	.word	0x08008d39
 8008d24:	08008d41 	.word	0x08008d41
 8008d28:	08008d49 	.word	0x08008d49
 8008d2c:	08008d51 	.word	0x08008d51
 8008d30:	08008d59 	.word	0x08008d59
 8008d34:	08008d61 	.word	0x08008d61
 8008d38:	2302      	movs	r3, #2
 8008d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d3e:	e01a      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008d40:	2304      	movs	r3, #4
 8008d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d46:	e016      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008d48:	2308      	movs	r3, #8
 8008d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d4e:	e012      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008d50:	2310      	movs	r3, #16
 8008d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d56:	e00e      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008d58:	2320      	movs	r3, #32
 8008d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d5e:	e00a      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008d60:	2340      	movs	r3, #64	@ 0x40
 8008d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d66:	e006      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008d68:	2380      	movs	r3, #128	@ 0x80
 8008d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d6e:	e002      	b.n	8008d76 <UART_SetConfig+0x5a6>
 8008d70:	2380      	movs	r3, #128	@ 0x80
 8008d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d76:	697b      	ldr	r3, [r7, #20]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	4a3f      	ldr	r2, [pc, #252]	@ (8008e78 <UART_SetConfig+0x6a8>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	f040 80f8 	bne.w	8008f72 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008d82:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008d86:	2b20      	cmp	r3, #32
 8008d88:	dc46      	bgt.n	8008e18 <UART_SetConfig+0x648>
 8008d8a:	2b02      	cmp	r3, #2
 8008d8c:	f2c0 8082 	blt.w	8008e94 <UART_SetConfig+0x6c4>
 8008d90:	3b02      	subs	r3, #2
 8008d92:	2b1e      	cmp	r3, #30
 8008d94:	d87e      	bhi.n	8008e94 <UART_SetConfig+0x6c4>
 8008d96:	a201      	add	r2, pc, #4	@ (adr r2, 8008d9c <UART_SetConfig+0x5cc>)
 8008d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d9c:	08008e1f 	.word	0x08008e1f
 8008da0:	08008e95 	.word	0x08008e95
 8008da4:	08008e27 	.word	0x08008e27
 8008da8:	08008e95 	.word	0x08008e95
 8008dac:	08008e95 	.word	0x08008e95
 8008db0:	08008e95 	.word	0x08008e95
 8008db4:	08008e37 	.word	0x08008e37
 8008db8:	08008e95 	.word	0x08008e95
 8008dbc:	08008e95 	.word	0x08008e95
 8008dc0:	08008e95 	.word	0x08008e95
 8008dc4:	08008e95 	.word	0x08008e95
 8008dc8:	08008e95 	.word	0x08008e95
 8008dcc:	08008e95 	.word	0x08008e95
 8008dd0:	08008e95 	.word	0x08008e95
 8008dd4:	08008e47 	.word	0x08008e47
 8008dd8:	08008e95 	.word	0x08008e95
 8008ddc:	08008e95 	.word	0x08008e95
 8008de0:	08008e95 	.word	0x08008e95
 8008de4:	08008e95 	.word	0x08008e95
 8008de8:	08008e95 	.word	0x08008e95
 8008dec:	08008e95 	.word	0x08008e95
 8008df0:	08008e95 	.word	0x08008e95
 8008df4:	08008e95 	.word	0x08008e95
 8008df8:	08008e95 	.word	0x08008e95
 8008dfc:	08008e95 	.word	0x08008e95
 8008e00:	08008e95 	.word	0x08008e95
 8008e04:	08008e95 	.word	0x08008e95
 8008e08:	08008e95 	.word	0x08008e95
 8008e0c:	08008e95 	.word	0x08008e95
 8008e10:	08008e95 	.word	0x08008e95
 8008e14:	08008e87 	.word	0x08008e87
 8008e18:	2b40      	cmp	r3, #64	@ 0x40
 8008e1a:	d037      	beq.n	8008e8c <UART_SetConfig+0x6bc>
 8008e1c:	e03a      	b.n	8008e94 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008e1e:	f7fd fe49 	bl	8006ab4 <HAL_RCCEx_GetD3PCLK1Freq>
 8008e22:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008e24:	e03c      	b.n	8008ea0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f7fd fe58 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e34:	e034      	b.n	8008ea0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e36:	f107 0318 	add.w	r3, r7, #24
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f7fd ffa4 	bl	8006d88 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008e40:	69fb      	ldr	r3, [r7, #28]
 8008e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e44:	e02c      	b.n	8008ea0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e46:	4b09      	ldr	r3, [pc, #36]	@ (8008e6c <UART_SetConfig+0x69c>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f003 0320 	and.w	r3, r3, #32
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d016      	beq.n	8008e80 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008e52:	4b06      	ldr	r3, [pc, #24]	@ (8008e6c <UART_SetConfig+0x69c>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	08db      	lsrs	r3, r3, #3
 8008e58:	f003 0303 	and.w	r3, r3, #3
 8008e5c:	4a07      	ldr	r2, [pc, #28]	@ (8008e7c <UART_SetConfig+0x6ac>)
 8008e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8008e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008e64:	e01c      	b.n	8008ea0 <UART_SetConfig+0x6d0>
 8008e66:	bf00      	nop
 8008e68:	40011400 	.word	0x40011400
 8008e6c:	58024400 	.word	0x58024400
 8008e70:	40007800 	.word	0x40007800
 8008e74:	40007c00 	.word	0x40007c00
 8008e78:	58000c00 	.word	0x58000c00
 8008e7c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008e80:	4b9d      	ldr	r3, [pc, #628]	@ (80090f8 <UART_SetConfig+0x928>)
 8008e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e84:	e00c      	b.n	8008ea0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008e86:	4b9d      	ldr	r3, [pc, #628]	@ (80090fc <UART_SetConfig+0x92c>)
 8008e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e8a:	e009      	b.n	8008ea0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e92:	e005      	b.n	8008ea0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008e94:	2300      	movs	r3, #0
 8008e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008e98:	2301      	movs	r3, #1
 8008e9a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008e9e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008ea0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	f000 81de 	beq.w	8009264 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008ea8:	697b      	ldr	r3, [r7, #20]
 8008eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eac:	4a94      	ldr	r2, [pc, #592]	@ (8009100 <UART_SetConfig+0x930>)
 8008eae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008eb2:	461a      	mov	r2, r3
 8008eb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008eb6:	fbb3 f3f2 	udiv	r3, r3, r2
 8008eba:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008ebc:	697b      	ldr	r3, [r7, #20]
 8008ebe:	685a      	ldr	r2, [r3, #4]
 8008ec0:	4613      	mov	r3, r2
 8008ec2:	005b      	lsls	r3, r3, #1
 8008ec4:	4413      	add	r3, r2
 8008ec6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ec8:	429a      	cmp	r2, r3
 8008eca:	d305      	bcc.n	8008ed8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	685b      	ldr	r3, [r3, #4]
 8008ed0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008ed2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d903      	bls.n	8008ee0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008ed8:	2301      	movs	r3, #1
 8008eda:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008ede:	e1c1      	b.n	8009264 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	60bb      	str	r3, [r7, #8]
 8008ee6:	60fa      	str	r2, [r7, #12]
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eec:	4a84      	ldr	r2, [pc, #528]	@ (8009100 <UART_SetConfig+0x930>)
 8008eee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ef2:	b29b      	uxth	r3, r3
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	603b      	str	r3, [r7, #0]
 8008ef8:	607a      	str	r2, [r7, #4]
 8008efa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008efe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008f02:	f7f7 fa45 	bl	8000390 <__aeabi_uldivmod>
 8008f06:	4602      	mov	r2, r0
 8008f08:	460b      	mov	r3, r1
 8008f0a:	4610      	mov	r0, r2
 8008f0c:	4619      	mov	r1, r3
 8008f0e:	f04f 0200 	mov.w	r2, #0
 8008f12:	f04f 0300 	mov.w	r3, #0
 8008f16:	020b      	lsls	r3, r1, #8
 8008f18:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008f1c:	0202      	lsls	r2, r0, #8
 8008f1e:	6979      	ldr	r1, [r7, #20]
 8008f20:	6849      	ldr	r1, [r1, #4]
 8008f22:	0849      	lsrs	r1, r1, #1
 8008f24:	2000      	movs	r0, #0
 8008f26:	460c      	mov	r4, r1
 8008f28:	4605      	mov	r5, r0
 8008f2a:	eb12 0804 	adds.w	r8, r2, r4
 8008f2e:	eb43 0905 	adc.w	r9, r3, r5
 8008f32:	697b      	ldr	r3, [r7, #20]
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	2200      	movs	r2, #0
 8008f38:	469a      	mov	sl, r3
 8008f3a:	4693      	mov	fp, r2
 8008f3c:	4652      	mov	r2, sl
 8008f3e:	465b      	mov	r3, fp
 8008f40:	4640      	mov	r0, r8
 8008f42:	4649      	mov	r1, r9
 8008f44:	f7f7 fa24 	bl	8000390 <__aeabi_uldivmod>
 8008f48:	4602      	mov	r2, r0
 8008f4a:	460b      	mov	r3, r1
 8008f4c:	4613      	mov	r3, r2
 8008f4e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f56:	d308      	bcc.n	8008f6a <UART_SetConfig+0x79a>
 8008f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f5e:	d204      	bcs.n	8008f6a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f66:	60da      	str	r2, [r3, #12]
 8008f68:	e17c      	b.n	8009264 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008f70:	e178      	b.n	8009264 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	69db      	ldr	r3, [r3, #28]
 8008f76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f7a:	f040 80c5 	bne.w	8009108 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008f7e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008f82:	2b20      	cmp	r3, #32
 8008f84:	dc48      	bgt.n	8009018 <UART_SetConfig+0x848>
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	db7b      	blt.n	8009082 <UART_SetConfig+0x8b2>
 8008f8a:	2b20      	cmp	r3, #32
 8008f8c:	d879      	bhi.n	8009082 <UART_SetConfig+0x8b2>
 8008f8e:	a201      	add	r2, pc, #4	@ (adr r2, 8008f94 <UART_SetConfig+0x7c4>)
 8008f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f94:	0800901f 	.word	0x0800901f
 8008f98:	08009027 	.word	0x08009027
 8008f9c:	08009083 	.word	0x08009083
 8008fa0:	08009083 	.word	0x08009083
 8008fa4:	0800902f 	.word	0x0800902f
 8008fa8:	08009083 	.word	0x08009083
 8008fac:	08009083 	.word	0x08009083
 8008fb0:	08009083 	.word	0x08009083
 8008fb4:	0800903f 	.word	0x0800903f
 8008fb8:	08009083 	.word	0x08009083
 8008fbc:	08009083 	.word	0x08009083
 8008fc0:	08009083 	.word	0x08009083
 8008fc4:	08009083 	.word	0x08009083
 8008fc8:	08009083 	.word	0x08009083
 8008fcc:	08009083 	.word	0x08009083
 8008fd0:	08009083 	.word	0x08009083
 8008fd4:	0800904f 	.word	0x0800904f
 8008fd8:	08009083 	.word	0x08009083
 8008fdc:	08009083 	.word	0x08009083
 8008fe0:	08009083 	.word	0x08009083
 8008fe4:	08009083 	.word	0x08009083
 8008fe8:	08009083 	.word	0x08009083
 8008fec:	08009083 	.word	0x08009083
 8008ff0:	08009083 	.word	0x08009083
 8008ff4:	08009083 	.word	0x08009083
 8008ff8:	08009083 	.word	0x08009083
 8008ffc:	08009083 	.word	0x08009083
 8009000:	08009083 	.word	0x08009083
 8009004:	08009083 	.word	0x08009083
 8009008:	08009083 	.word	0x08009083
 800900c:	08009083 	.word	0x08009083
 8009010:	08009083 	.word	0x08009083
 8009014:	08009075 	.word	0x08009075
 8009018:	2b40      	cmp	r3, #64	@ 0x40
 800901a:	d02e      	beq.n	800907a <UART_SetConfig+0x8aa>
 800901c:	e031      	b.n	8009082 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800901e:	f7fb fd93 	bl	8004b48 <HAL_RCC_GetPCLK1Freq>
 8009022:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009024:	e033      	b.n	800908e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009026:	f7fb fda5 	bl	8004b74 <HAL_RCC_GetPCLK2Freq>
 800902a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800902c:	e02f      	b.n	800908e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800902e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009032:	4618      	mov	r0, r3
 8009034:	f7fd fd54 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800903a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800903c:	e027      	b.n	800908e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800903e:	f107 0318 	add.w	r3, r7, #24
 8009042:	4618      	mov	r0, r3
 8009044:	f7fd fea0 	bl	8006d88 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009048:	69fb      	ldr	r3, [r7, #28]
 800904a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800904c:	e01f      	b.n	800908e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800904e:	4b2d      	ldr	r3, [pc, #180]	@ (8009104 <UART_SetConfig+0x934>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f003 0320 	and.w	r3, r3, #32
 8009056:	2b00      	cmp	r3, #0
 8009058:	d009      	beq.n	800906e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800905a:	4b2a      	ldr	r3, [pc, #168]	@ (8009104 <UART_SetConfig+0x934>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	08db      	lsrs	r3, r3, #3
 8009060:	f003 0303 	and.w	r3, r3, #3
 8009064:	4a24      	ldr	r2, [pc, #144]	@ (80090f8 <UART_SetConfig+0x928>)
 8009066:	fa22 f303 	lsr.w	r3, r2, r3
 800906a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800906c:	e00f      	b.n	800908e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800906e:	4b22      	ldr	r3, [pc, #136]	@ (80090f8 <UART_SetConfig+0x928>)
 8009070:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009072:	e00c      	b.n	800908e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009074:	4b21      	ldr	r3, [pc, #132]	@ (80090fc <UART_SetConfig+0x92c>)
 8009076:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009078:	e009      	b.n	800908e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800907a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800907e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009080:	e005      	b.n	800908e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009082:	2300      	movs	r3, #0
 8009084:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009086:	2301      	movs	r3, #1
 8009088:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800908c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800908e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009090:	2b00      	cmp	r3, #0
 8009092:	f000 80e7 	beq.w	8009264 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800909a:	4a19      	ldr	r2, [pc, #100]	@ (8009100 <UART_SetConfig+0x930>)
 800909c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80090a0:	461a      	mov	r2, r3
 80090a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80090a8:	005a      	lsls	r2, r3, #1
 80090aa:	697b      	ldr	r3, [r7, #20]
 80090ac:	685b      	ldr	r3, [r3, #4]
 80090ae:	085b      	lsrs	r3, r3, #1
 80090b0:	441a      	add	r2, r3
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	685b      	ldr	r3, [r3, #4]
 80090b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80090ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090be:	2b0f      	cmp	r3, #15
 80090c0:	d916      	bls.n	80090f0 <UART_SetConfig+0x920>
 80090c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80090c8:	d212      	bcs.n	80090f0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80090ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090cc:	b29b      	uxth	r3, r3
 80090ce:	f023 030f 	bic.w	r3, r3, #15
 80090d2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80090d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090d6:	085b      	lsrs	r3, r3, #1
 80090d8:	b29b      	uxth	r3, r3
 80090da:	f003 0307 	and.w	r3, r3, #7
 80090de:	b29a      	uxth	r2, r3
 80090e0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80090e2:	4313      	orrs	r3, r2
 80090e4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80090e6:	697b      	ldr	r3, [r7, #20]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80090ec:	60da      	str	r2, [r3, #12]
 80090ee:	e0b9      	b.n	8009264 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80090f0:	2301      	movs	r3, #1
 80090f2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80090f6:	e0b5      	b.n	8009264 <UART_SetConfig+0xa94>
 80090f8:	03d09000 	.word	0x03d09000
 80090fc:	003d0900 	.word	0x003d0900
 8009100:	0800ae1c 	.word	0x0800ae1c
 8009104:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009108:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800910c:	2b20      	cmp	r3, #32
 800910e:	dc49      	bgt.n	80091a4 <UART_SetConfig+0x9d4>
 8009110:	2b00      	cmp	r3, #0
 8009112:	db7c      	blt.n	800920e <UART_SetConfig+0xa3e>
 8009114:	2b20      	cmp	r3, #32
 8009116:	d87a      	bhi.n	800920e <UART_SetConfig+0xa3e>
 8009118:	a201      	add	r2, pc, #4	@ (adr r2, 8009120 <UART_SetConfig+0x950>)
 800911a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800911e:	bf00      	nop
 8009120:	080091ab 	.word	0x080091ab
 8009124:	080091b3 	.word	0x080091b3
 8009128:	0800920f 	.word	0x0800920f
 800912c:	0800920f 	.word	0x0800920f
 8009130:	080091bb 	.word	0x080091bb
 8009134:	0800920f 	.word	0x0800920f
 8009138:	0800920f 	.word	0x0800920f
 800913c:	0800920f 	.word	0x0800920f
 8009140:	080091cb 	.word	0x080091cb
 8009144:	0800920f 	.word	0x0800920f
 8009148:	0800920f 	.word	0x0800920f
 800914c:	0800920f 	.word	0x0800920f
 8009150:	0800920f 	.word	0x0800920f
 8009154:	0800920f 	.word	0x0800920f
 8009158:	0800920f 	.word	0x0800920f
 800915c:	0800920f 	.word	0x0800920f
 8009160:	080091db 	.word	0x080091db
 8009164:	0800920f 	.word	0x0800920f
 8009168:	0800920f 	.word	0x0800920f
 800916c:	0800920f 	.word	0x0800920f
 8009170:	0800920f 	.word	0x0800920f
 8009174:	0800920f 	.word	0x0800920f
 8009178:	0800920f 	.word	0x0800920f
 800917c:	0800920f 	.word	0x0800920f
 8009180:	0800920f 	.word	0x0800920f
 8009184:	0800920f 	.word	0x0800920f
 8009188:	0800920f 	.word	0x0800920f
 800918c:	0800920f 	.word	0x0800920f
 8009190:	0800920f 	.word	0x0800920f
 8009194:	0800920f 	.word	0x0800920f
 8009198:	0800920f 	.word	0x0800920f
 800919c:	0800920f 	.word	0x0800920f
 80091a0:	08009201 	.word	0x08009201
 80091a4:	2b40      	cmp	r3, #64	@ 0x40
 80091a6:	d02e      	beq.n	8009206 <UART_SetConfig+0xa36>
 80091a8:	e031      	b.n	800920e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80091aa:	f7fb fccd 	bl	8004b48 <HAL_RCC_GetPCLK1Freq>
 80091ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80091b0:	e033      	b.n	800921a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80091b2:	f7fb fcdf 	bl	8004b74 <HAL_RCC_GetPCLK2Freq>
 80091b6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80091b8:	e02f      	b.n	800921a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80091be:	4618      	mov	r0, r3
 80091c0:	f7fd fc8e 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80091c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091c8:	e027      	b.n	800921a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091ca:	f107 0318 	add.w	r3, r7, #24
 80091ce:	4618      	mov	r0, r3
 80091d0:	f7fd fdda 	bl	8006d88 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80091d4:	69fb      	ldr	r3, [r7, #28]
 80091d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091d8:	e01f      	b.n	800921a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091da:	4b2d      	ldr	r3, [pc, #180]	@ (8009290 <UART_SetConfig+0xac0>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f003 0320 	and.w	r3, r3, #32
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d009      	beq.n	80091fa <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80091e6:	4b2a      	ldr	r3, [pc, #168]	@ (8009290 <UART_SetConfig+0xac0>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	08db      	lsrs	r3, r3, #3
 80091ec:	f003 0303 	and.w	r3, r3, #3
 80091f0:	4a28      	ldr	r2, [pc, #160]	@ (8009294 <UART_SetConfig+0xac4>)
 80091f2:	fa22 f303 	lsr.w	r3, r2, r3
 80091f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80091f8:	e00f      	b.n	800921a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80091fa:	4b26      	ldr	r3, [pc, #152]	@ (8009294 <UART_SetConfig+0xac4>)
 80091fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091fe:	e00c      	b.n	800921a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009200:	4b25      	ldr	r3, [pc, #148]	@ (8009298 <UART_SetConfig+0xac8>)
 8009202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009204:	e009      	b.n	800921a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009206:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800920a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800920c:	e005      	b.n	800921a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800920e:	2300      	movs	r3, #0
 8009210:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009212:	2301      	movs	r3, #1
 8009214:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009218:	bf00      	nop
    }

    if (pclk != 0U)
 800921a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800921c:	2b00      	cmp	r3, #0
 800921e:	d021      	beq.n	8009264 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009224:	4a1d      	ldr	r2, [pc, #116]	@ (800929c <UART_SetConfig+0xacc>)
 8009226:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800922a:	461a      	mov	r2, r3
 800922c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800922e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	685b      	ldr	r3, [r3, #4]
 8009236:	085b      	lsrs	r3, r3, #1
 8009238:	441a      	add	r2, r3
 800923a:	697b      	ldr	r3, [r7, #20]
 800923c:	685b      	ldr	r3, [r3, #4]
 800923e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009242:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009246:	2b0f      	cmp	r3, #15
 8009248:	d909      	bls.n	800925e <UART_SetConfig+0xa8e>
 800924a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800924c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009250:	d205      	bcs.n	800925e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009254:	b29a      	uxth	r2, r3
 8009256:	697b      	ldr	r3, [r7, #20]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	60da      	str	r2, [r3, #12]
 800925c:	e002      	b.n	8009264 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800925e:	2301      	movs	r3, #1
 8009260:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009264:	697b      	ldr	r3, [r7, #20]
 8009266:	2201      	movs	r2, #1
 8009268:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	2201      	movs	r2, #1
 8009270:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009274:	697b      	ldr	r3, [r7, #20]
 8009276:	2200      	movs	r2, #0
 8009278:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800927a:	697b      	ldr	r3, [r7, #20]
 800927c:	2200      	movs	r2, #0
 800927e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009280:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009284:	4618      	mov	r0, r3
 8009286:	3748      	adds	r7, #72	@ 0x48
 8009288:	46bd      	mov	sp, r7
 800928a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800928e:	bf00      	nop
 8009290:	58024400 	.word	0x58024400
 8009294:	03d09000 	.word	0x03d09000
 8009298:	003d0900 	.word	0x003d0900
 800929c:	0800ae1c 	.word	0x0800ae1c

080092a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80092a0:	b480      	push	{r7}
 80092a2:	b083      	sub	sp, #12
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092ac:	f003 0308 	and.w	r3, r3, #8
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d00a      	beq.n	80092ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	430a      	orrs	r2, r1
 80092c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092ce:	f003 0301 	and.w	r3, r3, #1
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d00a      	beq.n	80092ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	685b      	ldr	r3, [r3, #4]
 80092dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	430a      	orrs	r2, r1
 80092ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f0:	f003 0302 	and.w	r3, r3, #2
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d00a      	beq.n	800930e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	430a      	orrs	r2, r1
 800930c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009312:	f003 0304 	and.w	r3, r3, #4
 8009316:	2b00      	cmp	r3, #0
 8009318:	d00a      	beq.n	8009330 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	685b      	ldr	r3, [r3, #4]
 8009320:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	430a      	orrs	r2, r1
 800932e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009334:	f003 0310 	and.w	r3, r3, #16
 8009338:	2b00      	cmp	r3, #0
 800933a:	d00a      	beq.n	8009352 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	689b      	ldr	r3, [r3, #8]
 8009342:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	430a      	orrs	r2, r1
 8009350:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009356:	f003 0320 	and.w	r3, r3, #32
 800935a:	2b00      	cmp	r3, #0
 800935c:	d00a      	beq.n	8009374 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	689b      	ldr	r3, [r3, #8]
 8009364:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	430a      	orrs	r2, r1
 8009372:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009378:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800937c:	2b00      	cmp	r3, #0
 800937e:	d01a      	beq.n	80093b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	685b      	ldr	r3, [r3, #4]
 8009386:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	430a      	orrs	r2, r1
 8009394:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800939a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800939e:	d10a      	bne.n	80093b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	685b      	ldr	r3, [r3, #4]
 80093a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	430a      	orrs	r2, r1
 80093b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d00a      	beq.n	80093d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	430a      	orrs	r2, r1
 80093d6:	605a      	str	r2, [r3, #4]
  }
}
 80093d8:	bf00      	nop
 80093da:	370c      	adds	r7, #12
 80093dc:	46bd      	mov	sp, r7
 80093de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e2:	4770      	bx	lr

080093e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b098      	sub	sp, #96	@ 0x60
 80093e8:	af02      	add	r7, sp, #8
 80093ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2200      	movs	r2, #0
 80093f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80093f4:	f7f7 f9e8 	bl	80007c8 <HAL_GetTick>
 80093f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f003 0308 	and.w	r3, r3, #8
 8009404:	2b08      	cmp	r3, #8
 8009406:	d12f      	bne.n	8009468 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009408:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800940c:	9300      	str	r3, [sp, #0]
 800940e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009410:	2200      	movs	r2, #0
 8009412:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f000 f88e 	bl	8009538 <UART_WaitOnFlagUntilTimeout>
 800941c:	4603      	mov	r3, r0
 800941e:	2b00      	cmp	r3, #0
 8009420:	d022      	beq.n	8009468 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800942a:	e853 3f00 	ldrex	r3, [r3]
 800942e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009430:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009432:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009436:	653b      	str	r3, [r7, #80]	@ 0x50
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	461a      	mov	r2, r3
 800943e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009440:	647b      	str	r3, [r7, #68]	@ 0x44
 8009442:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009444:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009446:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009448:	e841 2300 	strex	r3, r2, [r1]
 800944c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800944e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009450:	2b00      	cmp	r3, #0
 8009452:	d1e6      	bne.n	8009422 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2220      	movs	r2, #32
 8009458:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2200      	movs	r2, #0
 8009460:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009464:	2303      	movs	r3, #3
 8009466:	e063      	b.n	8009530 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	f003 0304 	and.w	r3, r3, #4
 8009472:	2b04      	cmp	r3, #4
 8009474:	d149      	bne.n	800950a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009476:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800947a:	9300      	str	r3, [sp, #0]
 800947c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800947e:	2200      	movs	r2, #0
 8009480:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f000 f857 	bl	8009538 <UART_WaitOnFlagUntilTimeout>
 800948a:	4603      	mov	r3, r0
 800948c:	2b00      	cmp	r3, #0
 800948e:	d03c      	beq.n	800950a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009498:	e853 3f00 	ldrex	r3, [r3]
 800949c:	623b      	str	r3, [r7, #32]
   return(result);
 800949e:	6a3b      	ldr	r3, [r7, #32]
 80094a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	461a      	mov	r2, r3
 80094ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80094b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80094b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094b6:	e841 2300 	strex	r3, r2, [r1]
 80094ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80094bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d1e6      	bne.n	8009490 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	3308      	adds	r3, #8
 80094c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	e853 3f00 	ldrex	r3, [r3]
 80094d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	f023 0301 	bic.w	r3, r3, #1
 80094d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	3308      	adds	r3, #8
 80094e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80094e2:	61fa      	str	r2, [r7, #28]
 80094e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e6:	69b9      	ldr	r1, [r7, #24]
 80094e8:	69fa      	ldr	r2, [r7, #28]
 80094ea:	e841 2300 	strex	r3, r2, [r1]
 80094ee:	617b      	str	r3, [r7, #20]
   return(result);
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d1e5      	bne.n	80094c2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2220      	movs	r2, #32
 80094fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2200      	movs	r2, #0
 8009502:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009506:	2303      	movs	r3, #3
 8009508:	e012      	b.n	8009530 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2220      	movs	r2, #32
 800950e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2220      	movs	r2, #32
 8009516:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2200      	movs	r2, #0
 800951e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2200      	movs	r2, #0
 8009524:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2200      	movs	r2, #0
 800952a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800952e:	2300      	movs	r3, #0
}
 8009530:	4618      	mov	r0, r3
 8009532:	3758      	adds	r7, #88	@ 0x58
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b084      	sub	sp, #16
 800953c:	af00      	add	r7, sp, #0
 800953e:	60f8      	str	r0, [r7, #12]
 8009540:	60b9      	str	r1, [r7, #8]
 8009542:	603b      	str	r3, [r7, #0]
 8009544:	4613      	mov	r3, r2
 8009546:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009548:	e04f      	b.n	80095ea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800954a:	69bb      	ldr	r3, [r7, #24]
 800954c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009550:	d04b      	beq.n	80095ea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009552:	f7f7 f939 	bl	80007c8 <HAL_GetTick>
 8009556:	4602      	mov	r2, r0
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	1ad3      	subs	r3, r2, r3
 800955c:	69ba      	ldr	r2, [r7, #24]
 800955e:	429a      	cmp	r2, r3
 8009560:	d302      	bcc.n	8009568 <UART_WaitOnFlagUntilTimeout+0x30>
 8009562:	69bb      	ldr	r3, [r7, #24]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d101      	bne.n	800956c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009568:	2303      	movs	r3, #3
 800956a:	e04e      	b.n	800960a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f003 0304 	and.w	r3, r3, #4
 8009576:	2b00      	cmp	r3, #0
 8009578:	d037      	beq.n	80095ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	2b80      	cmp	r3, #128	@ 0x80
 800957e:	d034      	beq.n	80095ea <UART_WaitOnFlagUntilTimeout+0xb2>
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	2b40      	cmp	r3, #64	@ 0x40
 8009584:	d031      	beq.n	80095ea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	69db      	ldr	r3, [r3, #28]
 800958c:	f003 0308 	and.w	r3, r3, #8
 8009590:	2b08      	cmp	r3, #8
 8009592:	d110      	bne.n	80095b6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	2208      	movs	r2, #8
 800959a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800959c:	68f8      	ldr	r0, [r7, #12]
 800959e:	f000 f839 	bl	8009614 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	2208      	movs	r2, #8
 80095a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	2200      	movs	r2, #0
 80095ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80095b2:	2301      	movs	r3, #1
 80095b4:	e029      	b.n	800960a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	69db      	ldr	r3, [r3, #28]
 80095bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80095c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095c4:	d111      	bne.n	80095ea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80095ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80095d0:	68f8      	ldr	r0, [r7, #12]
 80095d2:	f000 f81f 	bl	8009614 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	2220      	movs	r2, #32
 80095da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	2200      	movs	r2, #0
 80095e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80095e6:	2303      	movs	r3, #3
 80095e8:	e00f      	b.n	800960a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	69da      	ldr	r2, [r3, #28]
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	4013      	ands	r3, r2
 80095f4:	68ba      	ldr	r2, [r7, #8]
 80095f6:	429a      	cmp	r2, r3
 80095f8:	bf0c      	ite	eq
 80095fa:	2301      	moveq	r3, #1
 80095fc:	2300      	movne	r3, #0
 80095fe:	b2db      	uxtb	r3, r3
 8009600:	461a      	mov	r2, r3
 8009602:	79fb      	ldrb	r3, [r7, #7]
 8009604:	429a      	cmp	r2, r3
 8009606:	d0a0      	beq.n	800954a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009608:	2300      	movs	r3, #0
}
 800960a:	4618      	mov	r0, r3
 800960c:	3710      	adds	r7, #16
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}
	...

08009614 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009614:	b480      	push	{r7}
 8009616:	b095      	sub	sp, #84	@ 0x54
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009624:	e853 3f00 	ldrex	r3, [r3]
 8009628:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800962a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800962c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009630:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	461a      	mov	r2, r3
 8009638:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800963a:	643b      	str	r3, [r7, #64]	@ 0x40
 800963c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800963e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009640:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009642:	e841 2300 	strex	r3, r2, [r1]
 8009646:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800964a:	2b00      	cmp	r3, #0
 800964c:	d1e6      	bne.n	800961c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	3308      	adds	r3, #8
 8009654:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009656:	6a3b      	ldr	r3, [r7, #32]
 8009658:	e853 3f00 	ldrex	r3, [r3]
 800965c:	61fb      	str	r3, [r7, #28]
   return(result);
 800965e:	69fa      	ldr	r2, [r7, #28]
 8009660:	4b1e      	ldr	r3, [pc, #120]	@ (80096dc <UART_EndRxTransfer+0xc8>)
 8009662:	4013      	ands	r3, r2
 8009664:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	3308      	adds	r3, #8
 800966c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800966e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009670:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009672:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009674:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009676:	e841 2300 	strex	r3, r2, [r1]
 800967a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800967c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800967e:	2b00      	cmp	r3, #0
 8009680:	d1e5      	bne.n	800964e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009686:	2b01      	cmp	r3, #1
 8009688:	d118      	bne.n	80096bc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	e853 3f00 	ldrex	r3, [r3]
 8009696:	60bb      	str	r3, [r7, #8]
   return(result);
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	f023 0310 	bic.w	r3, r3, #16
 800969e:	647b      	str	r3, [r7, #68]	@ 0x44
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	461a      	mov	r2, r3
 80096a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80096a8:	61bb      	str	r3, [r7, #24]
 80096aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ac:	6979      	ldr	r1, [r7, #20]
 80096ae:	69ba      	ldr	r2, [r7, #24]
 80096b0:	e841 2300 	strex	r3, r2, [r1]
 80096b4:	613b      	str	r3, [r7, #16]
   return(result);
 80096b6:	693b      	ldr	r3, [r7, #16]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d1e6      	bne.n	800968a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2220      	movs	r2, #32
 80096c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2200      	movs	r2, #0
 80096c8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2200      	movs	r2, #0
 80096ce:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80096d0:	bf00      	nop
 80096d2:	3754      	adds	r7, #84	@ 0x54
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr
 80096dc:	effffffe 	.word	0xeffffffe

080096e0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80096e0:	b480      	push	{r7}
 80096e2:	b085      	sub	sp, #20
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80096ee:	2b01      	cmp	r3, #1
 80096f0:	d101      	bne.n	80096f6 <HAL_UARTEx_DisableFifoMode+0x16>
 80096f2:	2302      	movs	r3, #2
 80096f4:	e027      	b.n	8009746 <HAL_UARTEx_DisableFifoMode+0x66>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2201      	movs	r2, #1
 80096fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2224      	movs	r2, #36	@ 0x24
 8009702:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	681a      	ldr	r2, [r3, #0]
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f022 0201 	bic.w	r2, r2, #1
 800971c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009724:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2200      	movs	r2, #0
 800972a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	68fa      	ldr	r2, [r7, #12]
 8009732:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2220      	movs	r2, #32
 8009738:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2200      	movs	r2, #0
 8009740:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009744:	2300      	movs	r3, #0
}
 8009746:	4618      	mov	r0, r3
 8009748:	3714      	adds	r7, #20
 800974a:	46bd      	mov	sp, r7
 800974c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009750:	4770      	bx	lr

08009752 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009752:	b580      	push	{r7, lr}
 8009754:	b084      	sub	sp, #16
 8009756:	af00      	add	r7, sp, #0
 8009758:	6078      	str	r0, [r7, #4]
 800975a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009762:	2b01      	cmp	r3, #1
 8009764:	d101      	bne.n	800976a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009766:	2302      	movs	r3, #2
 8009768:	e02d      	b.n	80097c6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2201      	movs	r2, #1
 800976e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2224      	movs	r2, #36	@ 0x24
 8009776:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	681a      	ldr	r2, [r3, #0]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f022 0201 	bic.w	r2, r2, #1
 8009790:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	689b      	ldr	r3, [r3, #8]
 8009798:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	683a      	ldr	r2, [r7, #0]
 80097a2:	430a      	orrs	r2, r1
 80097a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f000 f850 	bl	800984c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	68fa      	ldr	r2, [r7, #12]
 80097b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2220      	movs	r2, #32
 80097b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2200      	movs	r2, #0
 80097c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80097c4:	2300      	movs	r3, #0
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3710      	adds	r7, #16
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}

080097ce <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80097ce:	b580      	push	{r7, lr}
 80097d0:	b084      	sub	sp, #16
 80097d2:	af00      	add	r7, sp, #0
 80097d4:	6078      	str	r0, [r7, #4]
 80097d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80097de:	2b01      	cmp	r3, #1
 80097e0:	d101      	bne.n	80097e6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80097e2:	2302      	movs	r3, #2
 80097e4:	e02d      	b.n	8009842 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	2201      	movs	r2, #1
 80097ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2224      	movs	r2, #36	@ 0x24
 80097f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	681a      	ldr	r2, [r3, #0]
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f022 0201 	bic.w	r2, r2, #1
 800980c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	689b      	ldr	r3, [r3, #8]
 8009814:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	683a      	ldr	r2, [r7, #0]
 800981e:	430a      	orrs	r2, r1
 8009820:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 f812 	bl	800984c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	68fa      	ldr	r2, [r7, #12]
 800982e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2220      	movs	r2, #32
 8009834:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2200      	movs	r2, #0
 800983c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009840:	2300      	movs	r3, #0
}
 8009842:	4618      	mov	r0, r3
 8009844:	3710      	adds	r7, #16
 8009846:	46bd      	mov	sp, r7
 8009848:	bd80      	pop	{r7, pc}
	...

0800984c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800984c:	b480      	push	{r7}
 800984e:	b085      	sub	sp, #20
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009858:	2b00      	cmp	r3, #0
 800985a:	d108      	bne.n	800986e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2201      	movs	r2, #1
 8009860:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2201      	movs	r2, #1
 8009868:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800986c:	e031      	b.n	80098d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800986e:	2310      	movs	r3, #16
 8009870:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009872:	2310      	movs	r3, #16
 8009874:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	689b      	ldr	r3, [r3, #8]
 800987c:	0e5b      	lsrs	r3, r3, #25
 800987e:	b2db      	uxtb	r3, r3
 8009880:	f003 0307 	and.w	r3, r3, #7
 8009884:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	689b      	ldr	r3, [r3, #8]
 800988c:	0f5b      	lsrs	r3, r3, #29
 800988e:	b2db      	uxtb	r3, r3
 8009890:	f003 0307 	and.w	r3, r3, #7
 8009894:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009896:	7bbb      	ldrb	r3, [r7, #14]
 8009898:	7b3a      	ldrb	r2, [r7, #12]
 800989a:	4911      	ldr	r1, [pc, #68]	@ (80098e0 <UARTEx_SetNbDataToProcess+0x94>)
 800989c:	5c8a      	ldrb	r2, [r1, r2]
 800989e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80098a2:	7b3a      	ldrb	r2, [r7, #12]
 80098a4:	490f      	ldr	r1, [pc, #60]	@ (80098e4 <UARTEx_SetNbDataToProcess+0x98>)
 80098a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80098a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80098ac:	b29a      	uxth	r2, r3
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098b4:	7bfb      	ldrb	r3, [r7, #15]
 80098b6:	7b7a      	ldrb	r2, [r7, #13]
 80098b8:	4909      	ldr	r1, [pc, #36]	@ (80098e0 <UARTEx_SetNbDataToProcess+0x94>)
 80098ba:	5c8a      	ldrb	r2, [r1, r2]
 80098bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80098c0:	7b7a      	ldrb	r2, [r7, #13]
 80098c2:	4908      	ldr	r1, [pc, #32]	@ (80098e4 <UARTEx_SetNbDataToProcess+0x98>)
 80098c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80098ca:	b29a      	uxth	r2, r3
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80098d2:	bf00      	nop
 80098d4:	3714      	adds	r7, #20
 80098d6:	46bd      	mov	sp, r7
 80098d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098dc:	4770      	bx	lr
 80098de:	bf00      	nop
 80098e0:	0800ae34 	.word	0x0800ae34
 80098e4:	0800ae3c 	.word	0x0800ae3c

080098e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b082      	sub	sp, #8
 80098ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80098ee:	4b0d      	ldr	r3, [pc, #52]	@ (8009924 <MX_DMA_Init+0x3c>)
 80098f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80098f4:	4a0b      	ldr	r2, [pc, #44]	@ (8009924 <MX_DMA_Init+0x3c>)
 80098f6:	f043 0301 	orr.w	r3, r3, #1
 80098fa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80098fe:	4b09      	ldr	r3, [pc, #36]	@ (8009924 <MX_DMA_Init+0x3c>)
 8009900:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009904:	f003 0301 	and.w	r3, r3, #1
 8009908:	607b      	str	r3, [r7, #4]
 800990a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800990c:	2200      	movs	r2, #0
 800990e:	2100      	movs	r1, #0
 8009910:	200b      	movs	r0, #11
 8009912:	f7f7 f84c 	bl	80009ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8009916:	200b      	movs	r0, #11
 8009918:	f7f7 f863 	bl	80009e2 <HAL_NVIC_EnableIRQ>

}
 800991c:	bf00      	nop
 800991e:	3708      	adds	r7, #8
 8009920:	46bd      	mov	sp, r7
 8009922:	bd80      	pop	{r7, pc}
 8009924:	58024400 	.word	0x58024400

08009928 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b088      	sub	sp, #32
 800992c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800992e:	f107 030c 	add.w	r3, r7, #12
 8009932:	2200      	movs	r2, #0
 8009934:	601a      	str	r2, [r3, #0]
 8009936:	605a      	str	r2, [r3, #4]
 8009938:	609a      	str	r2, [r3, #8]
 800993a:	60da      	str	r2, [r3, #12]
 800993c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800993e:	4b22      	ldr	r3, [pc, #136]	@ (80099c8 <MX_GPIO_Init+0xa0>)
 8009940:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009944:	4a20      	ldr	r2, [pc, #128]	@ (80099c8 <MX_GPIO_Init+0xa0>)
 8009946:	f043 0310 	orr.w	r3, r3, #16
 800994a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800994e:	4b1e      	ldr	r3, [pc, #120]	@ (80099c8 <MX_GPIO_Init+0xa0>)
 8009950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009954:	f003 0310 	and.w	r3, r3, #16
 8009958:	60bb      	str	r3, [r7, #8]
 800995a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800995c:	4b1a      	ldr	r3, [pc, #104]	@ (80099c8 <MX_GPIO_Init+0xa0>)
 800995e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009962:	4a19      	ldr	r2, [pc, #100]	@ (80099c8 <MX_GPIO_Init+0xa0>)
 8009964:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009968:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800996c:	4b16      	ldr	r3, [pc, #88]	@ (80099c8 <MX_GPIO_Init+0xa0>)
 800996e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009972:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009976:	607b      	str	r3, [r7, #4]
 8009978:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800997a:	4b13      	ldr	r3, [pc, #76]	@ (80099c8 <MX_GPIO_Init+0xa0>)
 800997c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009980:	4a11      	ldr	r2, [pc, #68]	@ (80099c8 <MX_GPIO_Init+0xa0>)
 8009982:	f043 0301 	orr.w	r3, r3, #1
 8009986:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800998a:	4b0f      	ldr	r3, [pc, #60]	@ (80099c8 <MX_GPIO_Init+0xa0>)
 800998c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009990:	f003 0301 	and.w	r3, r3, #1
 8009994:	603b      	str	r3, [r7, #0]
 8009996:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 8009998:	2200      	movs	r2, #0
 800999a:	2180      	movs	r1, #128	@ 0x80
 800999c:	480b      	ldr	r0, [pc, #44]	@ (80099cc <MX_GPIO_Init+0xa4>)
 800999e:	f7fa f8ab 	bl	8003af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 80099a2:	2380      	movs	r3, #128	@ 0x80
 80099a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80099a6:	2301      	movs	r3, #1
 80099a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099aa:	2300      	movs	r3, #0
 80099ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80099ae:	2300      	movs	r3, #0
 80099b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 80099b2:	f107 030c 	add.w	r3, r7, #12
 80099b6:	4619      	mov	r1, r3
 80099b8:	4804      	ldr	r0, [pc, #16]	@ (80099cc <MX_GPIO_Init+0xa4>)
 80099ba:	f7f9 feed 	bl	8003798 <HAL_GPIO_Init>

}
 80099be:	bf00      	nop
 80099c0:	3720      	adds	r7, #32
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}
 80099c6:	bf00      	nop
 80099c8:	58024400 	.word	0x58024400
 80099cc:	58021c00 	.word	0x58021c00

080099d0 <uart_log>:
  -14732, -14010, -13279, -12539, -11793, -11039, -10278, -9512, -8739,
  -7962, -7179, -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804
};

static void uart_log(const char *message)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b082      	sub	sp, #8
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f7f6 fc81 	bl	80002e0 <strlen>
 80099de:	4603      	mov	r3, r0
 80099e0:	b29a      	uxth	r2, r3
 80099e2:	230a      	movs	r3, #10
 80099e4:	6879      	ldr	r1, [r7, #4]
 80099e6:	4803      	ldr	r0, [pc, #12]	@ (80099f4 <uart_log+0x24>)
 80099e8:	f7fe fe64 	bl	80086b4 <HAL_UART_Transmit>
}
 80099ec:	bf00      	nop
 80099ee:	3708      	adds	r7, #8
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}
 80099f4:	240009b4 	.word	0x240009b4

080099f8 <audio_fill_samples>:

static void audio_fill_samples(uint32_t sample_offset, uint32_t frame_count)
{
 80099f8:	b480      	push	{r7}
 80099fa:	b087      	sub	sp, #28
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
 8009a00:	6039      	str	r1, [r7, #0]
  uint32_t sample_index = sample_offset;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	617b      	str	r3, [r7, #20]

  for (uint32_t frame = 0; frame < frame_count; ++frame)
 8009a06:	2300      	movs	r3, #0
 8009a08:	613b      	str	r3, [r7, #16]
 8009a0a:	e021      	b.n	8009a50 <audio_fill_samples+0x58>
  {
    uint32_t table_index = (audio_phase >> 16) & (AUDIO_TABLE_SIZE - 1U);
 8009a0c:	4b16      	ldr	r3, [pc, #88]	@ (8009a68 <audio_fill_samples+0x70>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	0c1b      	lsrs	r3, r3, #16
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	60fb      	str	r3, [r7, #12]
    int16_t sample = audio_sine_table[table_index];
 8009a16:	4a15      	ldr	r2, [pc, #84]	@ (8009a6c <audio_fill_samples+0x74>)
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a1e:	817b      	strh	r3, [r7, #10]

    audio_buffer[sample_index++] = sample;
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	1c5a      	adds	r2, r3, #1
 8009a24:	617a      	str	r2, [r7, #20]
 8009a26:	4912      	ldr	r1, [pc, #72]	@ (8009a70 <audio_fill_samples+0x78>)
 8009a28:	897a      	ldrh	r2, [r7, #10]
 8009a2a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    audio_buffer[sample_index++] = sample;
 8009a2e:	697b      	ldr	r3, [r7, #20]
 8009a30:	1c5a      	adds	r2, r3, #1
 8009a32:	617a      	str	r2, [r7, #20]
 8009a34:	490e      	ldr	r1, [pc, #56]	@ (8009a70 <audio_fill_samples+0x78>)
 8009a36:	897a      	ldrh	r2, [r7, #10]
 8009a38:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    audio_phase += audio_phase_inc;
 8009a3c:	4b0a      	ldr	r3, [pc, #40]	@ (8009a68 <audio_fill_samples+0x70>)
 8009a3e:	681a      	ldr	r2, [r3, #0]
 8009a40:	4b0c      	ldr	r3, [pc, #48]	@ (8009a74 <audio_fill_samples+0x7c>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4413      	add	r3, r2
 8009a46:	4a08      	ldr	r2, [pc, #32]	@ (8009a68 <audio_fill_samples+0x70>)
 8009a48:	6013      	str	r3, [r2, #0]
  for (uint32_t frame = 0; frame < frame_count; ++frame)
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	3301      	adds	r3, #1
 8009a4e:	613b      	str	r3, [r7, #16]
 8009a50:	693a      	ldr	r2, [r7, #16]
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d3d9      	bcc.n	8009a0c <audio_fill_samples+0x14>
  }
}
 8009a58:	bf00      	nop
 8009a5a:	bf00      	nop
 8009a5c:	371c      	adds	r7, #28
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a64:	4770      	bx	lr
 8009a66:	bf00      	nop
 8009a68:	24000888 	.word	0x24000888
 8009a6c:	0800ae44 	.word	0x0800ae44
 8009a70:	24000080 	.word	0x24000080
 8009a74:	2400088c 	.word	0x2400088c

08009a78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b0a8      	sub	sp, #160	@ 0xa0
 8009a7c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8009a7e:	f000 f961 	bl	8009d44 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009a82:	f7f6 fe1b 	bl	80006bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009a86:	f000 f8ab 	bl	8009be0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8009a8a:	f7ff ff4d 	bl	8009928 <MX_GPIO_Init>
  MX_DMA_Init();
 8009a8e:	f7ff ff2b 	bl	80098e8 <MX_DMA_Init>
  MX_SAI1_Init();
 8009a92:	f000 f989 	bl	8009da8 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 8009a96:	f000 fbc9 	bl	800a22c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  char log_buffer[128];
  HAL_StatusTypeDef sai_status;

  audio_phase = 0;
 8009a9a:	4b41      	ldr	r3, [pc, #260]	@ (8009ba0 <main+0x128>)
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	601a      	str	r2, [r3, #0]
  audio_phase_inc = (AUDIO_TONE_HZ * AUDIO_TABLE_SIZE * 65536U) / AUDIO_SAMPLE_RATE;
 8009aa0:	4b40      	ldr	r3, [pc, #256]	@ (8009ba4 <main+0x12c>)
 8009aa2:	4a41      	ldr	r2, [pc, #260]	@ (8009ba8 <main+0x130>)
 8009aa4:	601a      	str	r2, [r3, #0]
  audio_fill_samples(0U, AUDIO_BUFFER_FRAMES);
 8009aa6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009aaa:	2000      	movs	r0, #0
 8009aac:	f7ff ffa4 	bl	80099f8 <audio_fill_samples>

  uart_log("SAI1 PCM5100A audio start\r\n");
 8009ab0:	483e      	ldr	r0, [pc, #248]	@ (8009bac <main+0x134>)
 8009ab2:	f7ff ff8d 	bl	80099d0 <uart_log>
  sai_status = HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t *)audio_buffer, AUDIO_BUFFER_SAMPLES);
 8009ab6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009aba:	493d      	ldr	r1, [pc, #244]	@ (8009bb0 <main+0x138>)
 8009abc:	483d      	ldr	r0, [pc, #244]	@ (8009bb4 <main+0x13c>)
 8009abe:	f7fe f8d9 	bl	8007c74 <HAL_SAI_Transmit_DMA>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  if (sai_status != HAL_OK)
 8009ac8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d00c      	beq.n	8009aea <main+0x72>
  {
    snprintf(log_buffer, sizeof(log_buffer),
 8009ad0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8009ad4:	1d38      	adds	r0, r7, #4
 8009ad6:	4a38      	ldr	r2, [pc, #224]	@ (8009bb8 <main+0x140>)
 8009ad8:	2180      	movs	r1, #128	@ 0x80
 8009ada:	f000 fc89 	bl	800a3f0 <sniprintf>
             "HAL_SAI_Transmit_DMA failed: %lu\r\n", (unsigned long)sai_status);
    uart_log(log_buffer);
 8009ade:	1d3b      	adds	r3, r7, #4
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f7ff ff75 	bl	80099d0 <uart_log>
    Error_Handler();
 8009ae6:	f000 f959 	bl	8009d9c <Error_Handler>
  }
  uart_log("SAI1 DMA started\r\n");
 8009aea:	4834      	ldr	r0, [pc, #208]	@ (8009bbc <main+0x144>)
 8009aec:	f7ff ff70 	bl	80099d0 <uart_log>

    /* USER CODE BEGIN 3 */
    static uint32_t last_led_tick = 0;
    static uint32_t last_log_tick = 0;
    static uint32_t last_error = 0;
    uint32_t now = HAL_GetTick();
 8009af0:	f7f6 fe6a 	bl	80007c8 <HAL_GetTick>
 8009af4:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88

    if ((now - last_led_tick) >= 500U)
 8009af8:	4b31      	ldr	r3, [pc, #196]	@ (8009bc0 <main+0x148>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009b00:	1ad3      	subs	r3, r2, r3
 8009b02:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8009b06:	d307      	bcc.n	8009b18 <main+0xa0>
    {
      HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 8009b08:	2180      	movs	r1, #128	@ 0x80
 8009b0a:	482e      	ldr	r0, [pc, #184]	@ (8009bc4 <main+0x14c>)
 8009b0c:	f7fa f80d 	bl	8003b2a <HAL_GPIO_TogglePin>
      last_led_tick = now;
 8009b10:	4a2b      	ldr	r2, [pc, #172]	@ (8009bc0 <main+0x148>)
 8009b12:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009b16:	6013      	str	r3, [r2, #0]
    }

    if ((now - last_log_tick) >= 1000U)
 8009b18:	4b2b      	ldr	r3, [pc, #172]	@ (8009bc8 <main+0x150>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009b20:	1ad3      	subs	r3, r2, r3
 8009b22:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009b26:	d3e3      	bcc.n	8009af0 <main+0x78>
    {
      uint32_t error = HAL_SAI_GetError(&hsai_BlockA1);
 8009b28:	4822      	ldr	r0, [pc, #136]	@ (8009bb4 <main+0x13c>)
 8009b2a:	f7fe fb1b 	bl	8008164 <HAL_SAI_GetError>
 8009b2e:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
      snprintf(log_buffer, sizeof(log_buffer),
               "SAI state=%lu err=0x%08lX half=%lu full=%lu\r\n",
               (unsigned long)hsai_BlockA1.State,
 8009b32:	4b20      	ldr	r3, [pc, #128]	@ (8009bb4 <main+0x13c>)
 8009b34:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009b38:	b2db      	uxtb	r3, r3
      snprintf(log_buffer, sizeof(log_buffer),
 8009b3a:	4619      	mov	r1, r3
 8009b3c:	4b23      	ldr	r3, [pc, #140]	@ (8009bcc <main+0x154>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	4a23      	ldr	r2, [pc, #140]	@ (8009bd0 <main+0x158>)
 8009b42:	6812      	ldr	r2, [r2, #0]
 8009b44:	1d38      	adds	r0, r7, #4
 8009b46:	9202      	str	r2, [sp, #8]
 8009b48:	9301      	str	r3, [sp, #4]
 8009b4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009b4e:	9300      	str	r3, [sp, #0]
 8009b50:	460b      	mov	r3, r1
 8009b52:	4a20      	ldr	r2, [pc, #128]	@ (8009bd4 <main+0x15c>)
 8009b54:	2180      	movs	r1, #128	@ 0x80
 8009b56:	f000 fc4b 	bl	800a3f0 <sniprintf>
               (unsigned long)error,
               (unsigned long)audio_half_events,
               (unsigned long)audio_full_events);
      uart_log(log_buffer);
 8009b5a:	1d3b      	adds	r3, r7, #4
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	f7ff ff37 	bl	80099d0 <uart_log>

      if (error != 0U && error != last_error)
 8009b62:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d014      	beq.n	8009b94 <main+0x11c>
 8009b6a:	4b1b      	ldr	r3, [pc, #108]	@ (8009bd8 <main+0x160>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009b72:	429a      	cmp	r2, r3
 8009b74:	d00e      	beq.n	8009b94 <main+0x11c>
      {
        snprintf(log_buffer, sizeof(log_buffer),
 8009b76:	1d38      	adds	r0, r7, #4
 8009b78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009b7c:	4a17      	ldr	r2, [pc, #92]	@ (8009bdc <main+0x164>)
 8009b7e:	2180      	movs	r1, #128	@ 0x80
 8009b80:	f000 fc36 	bl	800a3f0 <sniprintf>
                 "SAI error detected: 0x%08lX\r\n", (unsigned long)error);
        uart_log(log_buffer);
 8009b84:	1d3b      	adds	r3, r7, #4
 8009b86:	4618      	mov	r0, r3
 8009b88:	f7ff ff22 	bl	80099d0 <uart_log>
        last_error = error;
 8009b8c:	4a12      	ldr	r2, [pc, #72]	@ (8009bd8 <main+0x160>)
 8009b8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009b92:	6013      	str	r3, [r2, #0]
      }

      last_log_tick = now;
 8009b94:	4a0c      	ldr	r2, [pc, #48]	@ (8009bc8 <main+0x150>)
 8009b96:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009b9a:	6013      	str	r3, [r2, #0]
  {
 8009b9c:	e7a8      	b.n	8009af0 <main+0x78>
 8009b9e:	bf00      	nop
 8009ba0:	24000888 	.word	0x24000888
 8009ba4:	2400088c 	.word	0x2400088c
 8009ba8:	000158c5 	.word	0x000158c5
 8009bac:	0800ad70 	.word	0x0800ad70
 8009bb0:	24000080 	.word	0x24000080
 8009bb4:	2400089c 	.word	0x2400089c
 8009bb8:	0800ad8c 	.word	0x0800ad8c
 8009bbc:	0800adb0 	.word	0x0800adb0
 8009bc0:	24000890 	.word	0x24000890
 8009bc4:	58021c00 	.word	0x58021c00
 8009bc8:	24000894 	.word	0x24000894
 8009bcc:	24000880 	.word	0x24000880
 8009bd0:	24000884 	.word	0x24000884
 8009bd4:	0800adc4 	.word	0x0800adc4
 8009bd8:	24000898 	.word	0x24000898
 8009bdc:	0800adf4 	.word	0x0800adf4

08009be0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b09c      	sub	sp, #112	@ 0x70
 8009be4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009be6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009bea:	224c      	movs	r2, #76	@ 0x4c
 8009bec:	2100      	movs	r1, #0
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f000 fc34 	bl	800a45c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009bf4:	1d3b      	adds	r3, r7, #4
 8009bf6:	2220      	movs	r2, #32
 8009bf8:	2100      	movs	r1, #0
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f000 fc2e 	bl	800a45c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8009c00:	2002      	movs	r0, #2
 8009c02:	f7f9 ffad 	bl	8003b60 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009c06:	2300      	movs	r3, #0
 8009c08:	603b      	str	r3, [r7, #0]
 8009c0a:	4b30      	ldr	r3, [pc, #192]	@ (8009ccc <SystemClock_Config+0xec>)
 8009c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c0e:	4a2f      	ldr	r2, [pc, #188]	@ (8009ccc <SystemClock_Config+0xec>)
 8009c10:	f023 0301 	bic.w	r3, r3, #1
 8009c14:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009c16:	4b2d      	ldr	r3, [pc, #180]	@ (8009ccc <SystemClock_Config+0xec>)
 8009c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c1a:	f003 0301 	and.w	r3, r3, #1
 8009c1e:	603b      	str	r3, [r7, #0]
 8009c20:	4b2b      	ldr	r3, [pc, #172]	@ (8009cd0 <SystemClock_Config+0xf0>)
 8009c22:	699b      	ldr	r3, [r3, #24]
 8009c24:	4a2a      	ldr	r2, [pc, #168]	@ (8009cd0 <SystemClock_Config+0xf0>)
 8009c26:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009c2a:	6193      	str	r3, [r2, #24]
 8009c2c:	4b28      	ldr	r3, [pc, #160]	@ (8009cd0 <SystemClock_Config+0xf0>)
 8009c2e:	699b      	ldr	r3, [r3, #24]
 8009c30:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009c34:	603b      	str	r3, [r7, #0]
 8009c36:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8009c38:	bf00      	nop
 8009c3a:	4b25      	ldr	r3, [pc, #148]	@ (8009cd0 <SystemClock_Config+0xf0>)
 8009c3c:	699b      	ldr	r3, [r3, #24]
 8009c3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009c42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009c46:	d1f8      	bne.n	8009c3a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009c4c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009c50:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009c52:	2302      	movs	r3, #2
 8009c54:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009c56:	2302      	movs	r3, #2
 8009c58:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8009c5a:	2305      	movs	r3, #5
 8009c5c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8009c5e:	23a0      	movs	r3, #160	@ 0xa0
 8009c60:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8009c62:	2302      	movs	r3, #2
 8009c64:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8009c66:	2304      	movs	r3, #4
 8009c68:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8009c6a:	2302      	movs	r3, #2
 8009c6c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8009c6e:	2308      	movs	r3, #8
 8009c70:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8009c72:	2300      	movs	r3, #0
 8009c74:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8009c76:	2300      	movs	r3, #0
 8009c78:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009c7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f7f9 ffa8 	bl	8003bd4 <HAL_RCC_OscConfig>
 8009c84:	4603      	mov	r3, r0
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d001      	beq.n	8009c8e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8009c8a:	f000 f887 	bl	8009d9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009c8e:	233f      	movs	r3, #63	@ 0x3f
 8009c90:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009c92:	2303      	movs	r3, #3
 8009c94:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8009c96:	2300      	movs	r3, #0
 8009c98:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8009c9a:	2308      	movs	r3, #8
 8009c9c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8009c9e:	2340      	movs	r3, #64	@ 0x40
 8009ca0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8009ca2:	2340      	movs	r3, #64	@ 0x40
 8009ca4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8009ca6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009caa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8009cac:	2340      	movs	r3, #64	@ 0x40
 8009cae:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8009cb0:	1d3b      	adds	r3, r7, #4
 8009cb2:	2102      	movs	r1, #2
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	f7fa fbe7 	bl	8004488 <HAL_RCC_ClockConfig>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d001      	beq.n	8009cc4 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8009cc0:	f000 f86c 	bl	8009d9c <Error_Handler>
  }
}
 8009cc4:	bf00      	nop
 8009cc6:	3770      	adds	r7, #112	@ 0x70
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	bd80      	pop	{r7, pc}
 8009ccc:	58000400 	.word	0x58000400
 8009cd0:	58024800 	.word	0x58024800

08009cd4 <HAL_SAI_TxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b082      	sub	sp, #8
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	4a08      	ldr	r2, [pc, #32]	@ (8009d04 <HAL_SAI_TxHalfCpltCallback+0x30>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d109      	bne.n	8009cfa <HAL_SAI_TxHalfCpltCallback+0x26>
  {
    audio_fill_samples(0U, AUDIO_FRAMES_PER_HALF);
 8009ce6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009cea:	2000      	movs	r0, #0
 8009cec:	f7ff fe84 	bl	80099f8 <audio_fill_samples>
    audio_half_events++;
 8009cf0:	4b05      	ldr	r3, [pc, #20]	@ (8009d08 <HAL_SAI_TxHalfCpltCallback+0x34>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	3301      	adds	r3, #1
 8009cf6:	4a04      	ldr	r2, [pc, #16]	@ (8009d08 <HAL_SAI_TxHalfCpltCallback+0x34>)
 8009cf8:	6013      	str	r3, [r2, #0]
  }
}
 8009cfa:	bf00      	nop
 8009cfc:	3708      	adds	r7, #8
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}
 8009d02:	bf00      	nop
 8009d04:	40015804 	.word	0x40015804
 8009d08:	24000880 	.word	0x24000880

08009d0c <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b082      	sub	sp, #8
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	4a08      	ldr	r2, [pc, #32]	@ (8009d3c <HAL_SAI_TxCpltCallback+0x30>)
 8009d1a:	4293      	cmp	r3, r2
 8009d1c:	d10a      	bne.n	8009d34 <HAL_SAI_TxCpltCallback+0x28>
  {
    audio_fill_samples(AUDIO_FRAMES_PER_HALF * AUDIO_CHANNELS, AUDIO_FRAMES_PER_HALF);
 8009d1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009d22:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8009d26:	f7ff fe67 	bl	80099f8 <audio_fill_samples>
    audio_full_events++;
 8009d2a:	4b05      	ldr	r3, [pc, #20]	@ (8009d40 <HAL_SAI_TxCpltCallback+0x34>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	3301      	adds	r3, #1
 8009d30:	4a03      	ldr	r2, [pc, #12]	@ (8009d40 <HAL_SAI_TxCpltCallback+0x34>)
 8009d32:	6013      	str	r3, [r2, #0]
  }
}
 8009d34:	bf00      	nop
 8009d36:	3708      	adds	r7, #8
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}
 8009d3c:	40015804 	.word	0x40015804
 8009d40:	24000884 	.word	0x24000884

08009d44 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b084      	sub	sp, #16
 8009d48:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8009d4a:	463b      	mov	r3, r7
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	601a      	str	r2, [r3, #0]
 8009d50:	605a      	str	r2, [r3, #4]
 8009d52:	609a      	str	r2, [r3, #8]
 8009d54:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8009d56:	f7f6 fe5f 	bl	8000a18 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8009d5a:	2301      	movs	r3, #1
 8009d5c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8009d5e:	2300      	movs	r3, #0
 8009d60:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8009d62:	2300      	movs	r3, #0
 8009d64:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8009d66:	231f      	movs	r3, #31
 8009d68:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8009d6a:	2387      	movs	r3, #135	@ 0x87
 8009d6c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8009d72:	2300      	movs	r3, #0
 8009d74:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8009d76:	2301      	movs	r3, #1
 8009d78:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8009d7e:	2300      	movs	r3, #0
 8009d80:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8009d82:	2300      	movs	r3, #0
 8009d84:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8009d86:	463b      	mov	r3, r7
 8009d88:	4618      	mov	r0, r3
 8009d8a:	f7f6 fe7d 	bl	8000a88 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8009d8e:	2004      	movs	r0, #4
 8009d90:	f7f6 fe5a 	bl	8000a48 <HAL_MPU_Enable>

}
 8009d94:	bf00      	nop
 8009d96:	3710      	adds	r7, #16
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8009da0:	b672      	cpsid	i
}
 8009da2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8009da4:	bf00      	nop
 8009da6:	e7fd      	b.n	8009da4 <Error_Handler+0x8>

08009da8 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8009dac:	4b19      	ldr	r3, [pc, #100]	@ (8009e14 <MX_SAI1_Init+0x6c>)
 8009dae:	4a1a      	ldr	r2, [pc, #104]	@ (8009e18 <MX_SAI1_Init+0x70>)
 8009db0:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8009db2:	4b18      	ldr	r3, [pc, #96]	@ (8009e14 <MX_SAI1_Init+0x6c>)
 8009db4:	2200      	movs	r2, #0
 8009db6:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8009db8:	4b16      	ldr	r3, [pc, #88]	@ (8009e14 <MX_SAI1_Init+0x6c>)
 8009dba:	2200      	movs	r2, #0
 8009dbc:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 8009dbe:	4b15      	ldr	r3, [pc, #84]	@ (8009e14 <MX_SAI1_Init+0x6c>)
 8009dc0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009dc4:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 8009dc6:	4b13      	ldr	r3, [pc, #76]	@ (8009e14 <MX_SAI1_Init+0x6c>)
 8009dc8:	2200      	movs	r2, #0
 8009dca:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_ENABLE;
 8009dcc:	4b11      	ldr	r3, [pc, #68]	@ (8009e14 <MX_SAI1_Init+0x6c>)
 8009dce:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8009dd2:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8009dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8009e14 <MX_SAI1_Init+0x6c>)
 8009dd6:	2201      	movs	r2, #1
 8009dd8:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_44K;
 8009dda:	4b0e      	ldr	r3, [pc, #56]	@ (8009e14 <MX_SAI1_Init+0x6c>)
 8009ddc:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8009de0:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8009de2:	4b0c      	ldr	r3, [pc, #48]	@ (8009e14 <MX_SAI1_Init+0x6c>)
 8009de4:	2200      	movs	r2, #0
 8009de6:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8009de8:	4b0a      	ldr	r3, [pc, #40]	@ (8009e14 <MX_SAI1_Init+0x6c>)
 8009dea:	2200      	movs	r2, #0
 8009dec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8009dee:	4b09      	ldr	r3, [pc, #36]	@ (8009e14 <MX_SAI1_Init+0x6c>)
 8009df0:	2200      	movs	r2, #0
 8009df2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8009df4:	4b07      	ldr	r3, [pc, #28]	@ (8009e14 <MX_SAI1_Init+0x6c>)
 8009df6:	2200      	movs	r2, #0
 8009df8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8009dfa:	2302      	movs	r3, #2
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	2100      	movs	r1, #0
 8009e00:	4804      	ldr	r0, [pc, #16]	@ (8009e14 <MX_SAI1_Init+0x6c>)
 8009e02:	f7fd fbcb 	bl	800759c <HAL_SAI_InitProtocol>
 8009e06:	4603      	mov	r3, r0
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d001      	beq.n	8009e10 <MX_SAI1_Init+0x68>
  {
    Error_Handler();
 8009e0c:	f7ff ffc6 	bl	8009d9c <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8009e10:	bf00      	nop
 8009e12:	bd80      	pop	{r7, pc}
 8009e14:	2400089c 	.word	0x2400089c
 8009e18:	40015804 	.word	0x40015804

08009e1c <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b0ba      	sub	sp, #232	@ 0xe8
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009e24:	f107 0310 	add.w	r3, r7, #16
 8009e28:	22c0      	movs	r2, #192	@ 0xc0
 8009e2a:	2100      	movs	r1, #0
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f000 fb15 	bl	800a45c <memset>
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	4a51      	ldr	r2, [pc, #324]	@ (8009f7c <HAL_SAI_MspInit+0x160>)
 8009e38:	4293      	cmp	r3, r2
 8009e3a:	f040 809a 	bne.w	8009f72 <HAL_SAI_MspInit+0x156>
    {
    /* SAI1 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8009e3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009e42:	f04f 0300 	mov.w	r3, #0
 8009e46:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 25;
 8009e4a:	2319      	movs	r3, #25
 8009e4c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 429;
 8009e4e:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8009e52:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 38;
 8009e54:	2326      	movs	r3, #38	@ 0x26
 8009e56:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 1;
 8009e58:	2301      	movs	r3, #1
 8009e5a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8009e5c:	2302      	movs	r3, #2
 8009e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8009e60:	2300      	movs	r3, #0
 8009e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8009e64:	2300      	movs	r3, #0
 8009e66:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8009e68:	2300      	movs	r3, #0
 8009e6a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009e70:	f107 0310 	add.w	r3, r7, #16
 8009e74:	4618      	mov	r0, r3
 8009e76:	f7fa fe93 	bl	8004ba0 <HAL_RCCEx_PeriphCLKConfig>
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d001      	beq.n	8009e84 <HAL_SAI_MspInit+0x68>
    {
      Error_Handler();
 8009e80:	f7ff ff8c 	bl	8009d9c <Error_Handler>
    }

    if (SAI1_client == 0)
 8009e84:	4b3e      	ldr	r3, [pc, #248]	@ (8009f80 <HAL_SAI_MspInit+0x164>)
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d116      	bne.n	8009eba <HAL_SAI_MspInit+0x9e>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8009e8c:	4b3d      	ldr	r3, [pc, #244]	@ (8009f84 <HAL_SAI_MspInit+0x168>)
 8009e8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009e92:	4a3c      	ldr	r2, [pc, #240]	@ (8009f84 <HAL_SAI_MspInit+0x168>)
 8009e94:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009e98:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009e9c:	4b39      	ldr	r3, [pc, #228]	@ (8009f84 <HAL_SAI_MspInit+0x168>)
 8009e9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ea2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009ea6:	60fb      	str	r3, [r7, #12]
 8009ea8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 8009eaa:	2200      	movs	r2, #0
 8009eac:	2105      	movs	r1, #5
 8009eae:	2057      	movs	r0, #87	@ 0x57
 8009eb0:	f7f6 fd7d 	bl	80009ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8009eb4:	2057      	movs	r0, #87	@ 0x57
 8009eb6:	f7f6 fd94 	bl	80009e2 <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 8009eba:	4b31      	ldr	r3, [pc, #196]	@ (8009f80 <HAL_SAI_MspInit+0x164>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	4a2f      	ldr	r2, [pc, #188]	@ (8009f80 <HAL_SAI_MspInit+0x164>)
 8009ec2:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8009ec4:	2370      	movs	r3, #112	@ 0x70
 8009ec6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009eca:	2302      	movs	r3, #2
 8009ecc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8009edc:	2306      	movs	r3, #6
 8009ede:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009ee2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8009ee6:	4619      	mov	r1, r3
 8009ee8:	4827      	ldr	r0, [pc, #156]	@ (8009f88 <HAL_SAI_MspInit+0x16c>)
 8009eea:	f7f9 fc55 	bl	8003798 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 8009eee:	4b27      	ldr	r3, [pc, #156]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009ef0:	4a27      	ldr	r2, [pc, #156]	@ (8009f90 <HAL_SAI_MspInit+0x174>)
 8009ef2:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8009ef4:	4b25      	ldr	r3, [pc, #148]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009ef6:	2257      	movs	r2, #87	@ 0x57
 8009ef8:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009efa:	4b24      	ldr	r3, [pc, #144]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009efc:	2240      	movs	r2, #64	@ 0x40
 8009efe:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8009f00:	4b22      	ldr	r3, [pc, #136]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f02:	2200      	movs	r2, #0
 8009f04:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8009f06:	4b21      	ldr	r3, [pc, #132]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f08:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009f0c:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009f0e:	4b1f      	ldr	r3, [pc, #124]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f10:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009f14:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009f16:	4b1d      	ldr	r3, [pc, #116]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009f1c:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8009f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009f24:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8009f26:	4b19      	ldr	r3, [pc, #100]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f28:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009f2c:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8009f2e:	4b17      	ldr	r3, [pc, #92]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f30:	2204      	movs	r2, #4
 8009f32:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8009f34:	4b15      	ldr	r3, [pc, #84]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f36:	2200      	movs	r2, #0
 8009f38:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 8009f3a:	4b14      	ldr	r3, [pc, #80]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8009f40:	4b12      	ldr	r3, [pc, #72]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f42:	2200      	movs	r2, #0
 8009f44:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8009f46:	4811      	ldr	r0, [pc, #68]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f48:	f7f6 fdde 	bl	8000b08 <HAL_DMA_Init>
 8009f4c:	4603      	mov	r3, r0
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d001      	beq.n	8009f56 <HAL_SAI_MspInit+0x13a>
    {
      Error_Handler();
 8009f52:	f7ff ff23 	bl	8009d9c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	4a0c      	ldr	r2, [pc, #48]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8009f5e:	4a0b      	ldr	r2, [pc, #44]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	4a09      	ldr	r2, [pc, #36]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f68:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8009f6c:	4a07      	ldr	r2, [pc, #28]	@ (8009f8c <HAL_SAI_MspInit+0x170>)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8009f72:	bf00      	nop
 8009f74:	37e8      	adds	r7, #232	@ 0xe8
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}
 8009f7a:	bf00      	nop
 8009f7c:	40015804 	.word	0x40015804
 8009f80:	240009ac 	.word	0x240009ac
 8009f84:	58024400 	.word	0x58024400
 8009f88:	58021000 	.word	0x58021000
 8009f8c:	24000934 	.word	0x24000934
 8009f90:	40020010 	.word	0x40020010

08009f94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b083      	sub	sp, #12
 8009f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8009fc4 <HAL_MspInit+0x30>)
 8009f9c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009fa0:	4a08      	ldr	r2, [pc, #32]	@ (8009fc4 <HAL_MspInit+0x30>)
 8009fa2:	f043 0302 	orr.w	r3, r3, #2
 8009fa6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8009faa:	4b06      	ldr	r3, [pc, #24]	@ (8009fc4 <HAL_MspInit+0x30>)
 8009fac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009fb0:	f003 0302 	and.w	r3, r3, #2
 8009fb4:	607b      	str	r3, [r7, #4]
 8009fb6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009fb8:	bf00      	nop
 8009fba:	370c      	adds	r7, #12
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc2:	4770      	bx	lr
 8009fc4:	58024400 	.word	0x58024400

08009fc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8009fcc:	bf00      	nop
 8009fce:	e7fd      	b.n	8009fcc <NMI_Handler+0x4>

08009fd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009fd4:	bf00      	nop
 8009fd6:	e7fd      	b.n	8009fd4 <HardFault_Handler+0x4>

08009fd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009fd8:	b480      	push	{r7}
 8009fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009fdc:	bf00      	nop
 8009fde:	e7fd      	b.n	8009fdc <MemManage_Handler+0x4>

08009fe0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009fe4:	bf00      	nop
 8009fe6:	e7fd      	b.n	8009fe4 <BusFault_Handler+0x4>

08009fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009fe8:	b480      	push	{r7}
 8009fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009fec:	bf00      	nop
 8009fee:	e7fd      	b.n	8009fec <UsageFault_Handler+0x4>

08009ff0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009ff4:	bf00      	nop
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffc:	4770      	bx	lr

08009ffe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009ffe:	b480      	push	{r7}
 800a000:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a002:	bf00      	nop
 800a004:	46bd      	mov	sp, r7
 800a006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00a:	4770      	bx	lr

0800a00c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a00c:	b480      	push	{r7}
 800a00e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a010:	bf00      	nop
 800a012:	46bd      	mov	sp, r7
 800a014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a018:	4770      	bx	lr

0800a01a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a01a:	b580      	push	{r7, lr}
 800a01c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a01e:	f7f6 fbbf 	bl	80007a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a022:	bf00      	nop
 800a024:	bd80      	pop	{r7, pc}
	...

0800a028 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 800a02c:	4802      	ldr	r0, [pc, #8]	@ (800a038 <DMA1_Stream0_IRQHandler+0x10>)
 800a02e:	f7f8 f895 	bl	800215c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800a032:	bf00      	nop
 800a034:	bd80      	pop	{r7, pc}
 800a036:	bf00      	nop
 800a038:	24000934 	.word	0x24000934

0800a03c <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 800a040:	4802      	ldr	r0, [pc, #8]	@ (800a04c <SAI1_IRQHandler+0x10>)
 800a042:	f7fd fecd 	bl	8007de0 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 800a046:	bf00      	nop
 800a048:	bd80      	pop	{r7, pc}
 800a04a:	bf00      	nop
 800a04c:	2400089c 	.word	0x2400089c

0800a050 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b086      	sub	sp, #24
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a058:	4a14      	ldr	r2, [pc, #80]	@ (800a0ac <_sbrk+0x5c>)
 800a05a:	4b15      	ldr	r3, [pc, #84]	@ (800a0b0 <_sbrk+0x60>)
 800a05c:	1ad3      	subs	r3, r2, r3
 800a05e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a064:	4b13      	ldr	r3, [pc, #76]	@ (800a0b4 <_sbrk+0x64>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d102      	bne.n	800a072 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a06c:	4b11      	ldr	r3, [pc, #68]	@ (800a0b4 <_sbrk+0x64>)
 800a06e:	4a12      	ldr	r2, [pc, #72]	@ (800a0b8 <_sbrk+0x68>)
 800a070:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a072:	4b10      	ldr	r3, [pc, #64]	@ (800a0b4 <_sbrk+0x64>)
 800a074:	681a      	ldr	r2, [r3, #0]
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	4413      	add	r3, r2
 800a07a:	693a      	ldr	r2, [r7, #16]
 800a07c:	429a      	cmp	r2, r3
 800a07e:	d207      	bcs.n	800a090 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a080:	f000 f9f4 	bl	800a46c <__errno>
 800a084:	4603      	mov	r3, r0
 800a086:	220c      	movs	r2, #12
 800a088:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a08a:	f04f 33ff 	mov.w	r3, #4294967295
 800a08e:	e009      	b.n	800a0a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a090:	4b08      	ldr	r3, [pc, #32]	@ (800a0b4 <_sbrk+0x64>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a096:	4b07      	ldr	r3, [pc, #28]	@ (800a0b4 <_sbrk+0x64>)
 800a098:	681a      	ldr	r2, [r3, #0]
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	4413      	add	r3, r2
 800a09e:	4a05      	ldr	r2, [pc, #20]	@ (800a0b4 <_sbrk+0x64>)
 800a0a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3718      	adds	r7, #24
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bd80      	pop	{r7, pc}
 800a0ac:	24080000 	.word	0x24080000
 800a0b0:	00000400 	.word	0x00000400
 800a0b4:	240009b0 	.word	0x240009b0
 800a0b8:	24000b90 	.word	0x24000b90

0800a0bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800a0bc:	b480      	push	{r7}
 800a0be:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800a0c0:	4b43      	ldr	r3, [pc, #268]	@ (800a1d0 <SystemInit+0x114>)
 800a0c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0c6:	4a42      	ldr	r2, [pc, #264]	@ (800a1d0 <SystemInit+0x114>)
 800a0c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a0cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800a0d0:	4b40      	ldr	r3, [pc, #256]	@ (800a1d4 <SystemInit+0x118>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f003 030f 	and.w	r3, r3, #15
 800a0d8:	2b06      	cmp	r3, #6
 800a0da:	d807      	bhi.n	800a0ec <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800a0dc:	4b3d      	ldr	r3, [pc, #244]	@ (800a1d4 <SystemInit+0x118>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f023 030f 	bic.w	r3, r3, #15
 800a0e4:	4a3b      	ldr	r2, [pc, #236]	@ (800a1d4 <SystemInit+0x118>)
 800a0e6:	f043 0307 	orr.w	r3, r3, #7
 800a0ea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800a0ec:	4b3a      	ldr	r3, [pc, #232]	@ (800a1d8 <SystemInit+0x11c>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	4a39      	ldr	r2, [pc, #228]	@ (800a1d8 <SystemInit+0x11c>)
 800a0f2:	f043 0301 	orr.w	r3, r3, #1
 800a0f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800a0f8:	4b37      	ldr	r3, [pc, #220]	@ (800a1d8 <SystemInit+0x11c>)
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800a0fe:	4b36      	ldr	r3, [pc, #216]	@ (800a1d8 <SystemInit+0x11c>)
 800a100:	681a      	ldr	r2, [r3, #0]
 800a102:	4935      	ldr	r1, [pc, #212]	@ (800a1d8 <SystemInit+0x11c>)
 800a104:	4b35      	ldr	r3, [pc, #212]	@ (800a1dc <SystemInit+0x120>)
 800a106:	4013      	ands	r3, r2
 800a108:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800a10a:	4b32      	ldr	r3, [pc, #200]	@ (800a1d4 <SystemInit+0x118>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	f003 0308 	and.w	r3, r3, #8
 800a112:	2b00      	cmp	r3, #0
 800a114:	d007      	beq.n	800a126 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800a116:	4b2f      	ldr	r3, [pc, #188]	@ (800a1d4 <SystemInit+0x118>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f023 030f 	bic.w	r3, r3, #15
 800a11e:	4a2d      	ldr	r2, [pc, #180]	@ (800a1d4 <SystemInit+0x118>)
 800a120:	f043 0307 	orr.w	r3, r3, #7
 800a124:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800a126:	4b2c      	ldr	r3, [pc, #176]	@ (800a1d8 <SystemInit+0x11c>)
 800a128:	2200      	movs	r2, #0
 800a12a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800a12c:	4b2a      	ldr	r3, [pc, #168]	@ (800a1d8 <SystemInit+0x11c>)
 800a12e:	2200      	movs	r2, #0
 800a130:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800a132:	4b29      	ldr	r3, [pc, #164]	@ (800a1d8 <SystemInit+0x11c>)
 800a134:	2200      	movs	r2, #0
 800a136:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800a138:	4b27      	ldr	r3, [pc, #156]	@ (800a1d8 <SystemInit+0x11c>)
 800a13a:	4a29      	ldr	r2, [pc, #164]	@ (800a1e0 <SystemInit+0x124>)
 800a13c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800a13e:	4b26      	ldr	r3, [pc, #152]	@ (800a1d8 <SystemInit+0x11c>)
 800a140:	4a28      	ldr	r2, [pc, #160]	@ (800a1e4 <SystemInit+0x128>)
 800a142:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800a144:	4b24      	ldr	r3, [pc, #144]	@ (800a1d8 <SystemInit+0x11c>)
 800a146:	4a28      	ldr	r2, [pc, #160]	@ (800a1e8 <SystemInit+0x12c>)
 800a148:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800a14a:	4b23      	ldr	r3, [pc, #140]	@ (800a1d8 <SystemInit+0x11c>)
 800a14c:	2200      	movs	r2, #0
 800a14e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800a150:	4b21      	ldr	r3, [pc, #132]	@ (800a1d8 <SystemInit+0x11c>)
 800a152:	4a25      	ldr	r2, [pc, #148]	@ (800a1e8 <SystemInit+0x12c>)
 800a154:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800a156:	4b20      	ldr	r3, [pc, #128]	@ (800a1d8 <SystemInit+0x11c>)
 800a158:	2200      	movs	r2, #0
 800a15a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800a15c:	4b1e      	ldr	r3, [pc, #120]	@ (800a1d8 <SystemInit+0x11c>)
 800a15e:	4a22      	ldr	r2, [pc, #136]	@ (800a1e8 <SystemInit+0x12c>)
 800a160:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800a162:	4b1d      	ldr	r3, [pc, #116]	@ (800a1d8 <SystemInit+0x11c>)
 800a164:	2200      	movs	r2, #0
 800a166:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800a168:	4b1b      	ldr	r3, [pc, #108]	@ (800a1d8 <SystemInit+0x11c>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	4a1a      	ldr	r2, [pc, #104]	@ (800a1d8 <SystemInit+0x11c>)
 800a16e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a172:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800a174:	4b18      	ldr	r3, [pc, #96]	@ (800a1d8 <SystemInit+0x11c>)
 800a176:	2200      	movs	r2, #0
 800a178:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800a17a:	4b1c      	ldr	r3, [pc, #112]	@ (800a1ec <SystemInit+0x130>)
 800a17c:	681a      	ldr	r2, [r3, #0]
 800a17e:	4b1c      	ldr	r3, [pc, #112]	@ (800a1f0 <SystemInit+0x134>)
 800a180:	4013      	ands	r3, r2
 800a182:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a186:	d202      	bcs.n	800a18e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800a188:	4b1a      	ldr	r3, [pc, #104]	@ (800a1f4 <SystemInit+0x138>)
 800a18a:	2201      	movs	r2, #1
 800a18c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800a18e:	4b12      	ldr	r3, [pc, #72]	@ (800a1d8 <SystemInit+0x11c>)
 800a190:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800a194:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d113      	bne.n	800a1c4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800a19c:	4b0e      	ldr	r3, [pc, #56]	@ (800a1d8 <SystemInit+0x11c>)
 800a19e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800a1a2:	4a0d      	ldr	r2, [pc, #52]	@ (800a1d8 <SystemInit+0x11c>)
 800a1a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a1a8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800a1ac:	4b12      	ldr	r3, [pc, #72]	@ (800a1f8 <SystemInit+0x13c>)
 800a1ae:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800a1b2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800a1b4:	4b08      	ldr	r3, [pc, #32]	@ (800a1d8 <SystemInit+0x11c>)
 800a1b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800a1ba:	4a07      	ldr	r2, [pc, #28]	@ (800a1d8 <SystemInit+0x11c>)
 800a1bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a1c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800a1c4:	bf00      	nop
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1cc:	4770      	bx	lr
 800a1ce:	bf00      	nop
 800a1d0:	e000ed00 	.word	0xe000ed00
 800a1d4:	52002000 	.word	0x52002000
 800a1d8:	58024400 	.word	0x58024400
 800a1dc:	eaf6ed7f 	.word	0xeaf6ed7f
 800a1e0:	02020200 	.word	0x02020200
 800a1e4:	01ff0000 	.word	0x01ff0000
 800a1e8:	01010280 	.word	0x01010280
 800a1ec:	5c001000 	.word	0x5c001000
 800a1f0:	ffff0000 	.word	0xffff0000
 800a1f4:	51008108 	.word	0x51008108
 800a1f8:	52004000 	.word	0x52004000

0800a1fc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800a200:	4b09      	ldr	r3, [pc, #36]	@ (800a228 <ExitRun0Mode+0x2c>)
 800a202:	68db      	ldr	r3, [r3, #12]
 800a204:	4a08      	ldr	r2, [pc, #32]	@ (800a228 <ExitRun0Mode+0x2c>)
 800a206:	f043 0302 	orr.w	r3, r3, #2
 800a20a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800a20c:	bf00      	nop
 800a20e:	4b06      	ldr	r3, [pc, #24]	@ (800a228 <ExitRun0Mode+0x2c>)
 800a210:	685b      	ldr	r3, [r3, #4]
 800a212:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a216:	2b00      	cmp	r3, #0
 800a218:	d0f9      	beq.n	800a20e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800a21a:	bf00      	nop
 800a21c:	bf00      	nop
 800a21e:	46bd      	mov	sp, r7
 800a220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a224:	4770      	bx	lr
 800a226:	bf00      	nop
 800a228:	58024800 	.word	0x58024800

0800a22c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800a230:	4b22      	ldr	r3, [pc, #136]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a232:	4a23      	ldr	r2, [pc, #140]	@ (800a2c0 <MX_USART1_UART_Init+0x94>)
 800a234:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800a236:	4b21      	ldr	r3, [pc, #132]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a238:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800a23c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a23e:	4b1f      	ldr	r3, [pc, #124]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a240:	2200      	movs	r2, #0
 800a242:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a244:	4b1d      	ldr	r3, [pc, #116]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a246:	2200      	movs	r2, #0
 800a248:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a24a:	4b1c      	ldr	r3, [pc, #112]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a24c:	2200      	movs	r2, #0
 800a24e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a250:	4b1a      	ldr	r3, [pc, #104]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a252:	220c      	movs	r2, #12
 800a254:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a256:	4b19      	ldr	r3, [pc, #100]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a258:	2200      	movs	r2, #0
 800a25a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a25c:	4b17      	ldr	r3, [pc, #92]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a25e:	2200      	movs	r2, #0
 800a260:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a262:	4b16      	ldr	r3, [pc, #88]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a264:	2200      	movs	r2, #0
 800a266:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a268:	4b14      	ldr	r3, [pc, #80]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a26a:	2200      	movs	r2, #0
 800a26c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a26e:	4b13      	ldr	r3, [pc, #76]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a270:	2200      	movs	r2, #0
 800a272:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a274:	4811      	ldr	r0, [pc, #68]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a276:	f7fe f9cd 	bl	8008614 <HAL_UART_Init>
 800a27a:	4603      	mov	r3, r0
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d001      	beq.n	800a284 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800a280:	f7ff fd8c 	bl	8009d9c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a284:	2100      	movs	r1, #0
 800a286:	480d      	ldr	r0, [pc, #52]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a288:	f7ff fa63 	bl	8009752 <HAL_UARTEx_SetTxFifoThreshold>
 800a28c:	4603      	mov	r3, r0
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d001      	beq.n	800a296 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800a292:	f7ff fd83 	bl	8009d9c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a296:	2100      	movs	r1, #0
 800a298:	4808      	ldr	r0, [pc, #32]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a29a:	f7ff fa98 	bl	80097ce <HAL_UARTEx_SetRxFifoThreshold>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d001      	beq.n	800a2a8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800a2a4:	f7ff fd7a 	bl	8009d9c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800a2a8:	4804      	ldr	r0, [pc, #16]	@ (800a2bc <MX_USART1_UART_Init+0x90>)
 800a2aa:	f7ff fa19 	bl	80096e0 <HAL_UARTEx_DisableFifoMode>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d001      	beq.n	800a2b8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800a2b4:	f7ff fd72 	bl	8009d9c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a2b8:	bf00      	nop
 800a2ba:	bd80      	pop	{r7, pc}
 800a2bc:	240009b4 	.word	0x240009b4
 800a2c0:	40011000 	.word	0x40011000

0800a2c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b0ba      	sub	sp, #232	@ 0xe8
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a2cc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	601a      	str	r2, [r3, #0]
 800a2d4:	605a      	str	r2, [r3, #4]
 800a2d6:	609a      	str	r2, [r3, #8]
 800a2d8:	60da      	str	r2, [r3, #12]
 800a2da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a2dc:	f107 0310 	add.w	r3, r7, #16
 800a2e0:	22c0      	movs	r2, #192	@ 0xc0
 800a2e2:	2100      	movs	r1, #0
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	f000 f8b9 	bl	800a45c <memset>
  if(uartHandle->Instance==USART1)
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4a27      	ldr	r2, [pc, #156]	@ (800a38c <HAL_UART_MspInit+0xc8>)
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d146      	bne.n	800a382 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800a2f4:	f04f 0201 	mov.w	r2, #1
 800a2f8:	f04f 0300 	mov.w	r3, #0
 800a2fc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800a300:	2300      	movs	r3, #0
 800a302:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a306:	f107 0310 	add.w	r3, r7, #16
 800a30a:	4618      	mov	r0, r3
 800a30c:	f7fa fc48 	bl	8004ba0 <HAL_RCCEx_PeriphCLKConfig>
 800a310:	4603      	mov	r3, r0
 800a312:	2b00      	cmp	r3, #0
 800a314:	d001      	beq.n	800a31a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800a316:	f7ff fd41 	bl	8009d9c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a31a:	4b1d      	ldr	r3, [pc, #116]	@ (800a390 <HAL_UART_MspInit+0xcc>)
 800a31c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a320:	4a1b      	ldr	r2, [pc, #108]	@ (800a390 <HAL_UART_MspInit+0xcc>)
 800a322:	f043 0310 	orr.w	r3, r3, #16
 800a326:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800a32a:	4b19      	ldr	r3, [pc, #100]	@ (800a390 <HAL_UART_MspInit+0xcc>)
 800a32c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a330:	f003 0310 	and.w	r3, r3, #16
 800a334:	60fb      	str	r3, [r7, #12]
 800a336:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a338:	4b15      	ldr	r3, [pc, #84]	@ (800a390 <HAL_UART_MspInit+0xcc>)
 800a33a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a33e:	4a14      	ldr	r2, [pc, #80]	@ (800a390 <HAL_UART_MspInit+0xcc>)
 800a340:	f043 0301 	orr.w	r3, r3, #1
 800a344:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a348:	4b11      	ldr	r3, [pc, #68]	@ (800a390 <HAL_UART_MspInit+0xcc>)
 800a34a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a34e:	f003 0301 	and.w	r3, r3, #1
 800a352:	60bb      	str	r3, [r7, #8]
 800a354:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800a356:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800a35a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a35e:	2302      	movs	r3, #2
 800a360:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a364:	2300      	movs	r3, #0
 800a366:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a36a:	2300      	movs	r3, #0
 800a36c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a370:	2307      	movs	r3, #7
 800a372:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a376:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800a37a:	4619      	mov	r1, r3
 800a37c:	4805      	ldr	r0, [pc, #20]	@ (800a394 <HAL_UART_MspInit+0xd0>)
 800a37e:	f7f9 fa0b 	bl	8003798 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800a382:	bf00      	nop
 800a384:	37e8      	adds	r7, #232	@ 0xe8
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}
 800a38a:	bf00      	nop
 800a38c:	40011000 	.word	0x40011000
 800a390:	58024400 	.word	0x58024400
 800a394:	58020000 	.word	0x58020000

0800a398 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800a398:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800a3d4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800a39c:	f7ff ff2e 	bl	800a1fc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800a3a0:	f7ff fe8c 	bl	800a0bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a3a4:	480c      	ldr	r0, [pc, #48]	@ (800a3d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800a3a6:	490d      	ldr	r1, [pc, #52]	@ (800a3dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800a3a8:	4a0d      	ldr	r2, [pc, #52]	@ (800a3e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800a3aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a3ac:	e002      	b.n	800a3b4 <LoopCopyDataInit>

0800a3ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a3ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a3b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a3b2:	3304      	adds	r3, #4

0800a3b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a3b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a3b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a3b8:	d3f9      	bcc.n	800a3ae <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a3ba:	4a0a      	ldr	r2, [pc, #40]	@ (800a3e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800a3bc:	4c0a      	ldr	r4, [pc, #40]	@ (800a3e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800a3be:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a3c0:	e001      	b.n	800a3c6 <LoopFillZerobss>

0800a3c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a3c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a3c4:	3204      	adds	r2, #4

0800a3c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a3c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a3c8:	d3fb      	bcc.n	800a3c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800a3ca:	f000 f855 	bl	800a478 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a3ce:	f7ff fb53 	bl	8009a78 <main>
  bx  lr
 800a3d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800a3d4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800a3d8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800a3dc:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 800a3e0:	0800b098 	.word	0x0800b098
  ldr r2, =_sbss
 800a3e4:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 800a3e8:	24000b90 	.word	0x24000b90

0800a3ec <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a3ec:	e7fe      	b.n	800a3ec <ADC3_IRQHandler>
	...

0800a3f0 <sniprintf>:
 800a3f0:	b40c      	push	{r2, r3}
 800a3f2:	b530      	push	{r4, r5, lr}
 800a3f4:	4b18      	ldr	r3, [pc, #96]	@ (800a458 <sniprintf+0x68>)
 800a3f6:	1e0c      	subs	r4, r1, #0
 800a3f8:	681d      	ldr	r5, [r3, #0]
 800a3fa:	b09d      	sub	sp, #116	@ 0x74
 800a3fc:	da08      	bge.n	800a410 <sniprintf+0x20>
 800a3fe:	238b      	movs	r3, #139	@ 0x8b
 800a400:	602b      	str	r3, [r5, #0]
 800a402:	f04f 30ff 	mov.w	r0, #4294967295
 800a406:	b01d      	add	sp, #116	@ 0x74
 800a408:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a40c:	b002      	add	sp, #8
 800a40e:	4770      	bx	lr
 800a410:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a414:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a418:	f04f 0300 	mov.w	r3, #0
 800a41c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a41e:	bf14      	ite	ne
 800a420:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a424:	4623      	moveq	r3, r4
 800a426:	9304      	str	r3, [sp, #16]
 800a428:	9307      	str	r3, [sp, #28]
 800a42a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a42e:	9002      	str	r0, [sp, #8]
 800a430:	9006      	str	r0, [sp, #24]
 800a432:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a436:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a438:	ab21      	add	r3, sp, #132	@ 0x84
 800a43a:	a902      	add	r1, sp, #8
 800a43c:	4628      	mov	r0, r5
 800a43e:	9301      	str	r3, [sp, #4]
 800a440:	f000 f994 	bl	800a76c <_svfiprintf_r>
 800a444:	1c43      	adds	r3, r0, #1
 800a446:	bfbc      	itt	lt
 800a448:	238b      	movlt	r3, #139	@ 0x8b
 800a44a:	602b      	strlt	r3, [r5, #0]
 800a44c:	2c00      	cmp	r4, #0
 800a44e:	d0da      	beq.n	800a406 <sniprintf+0x16>
 800a450:	9b02      	ldr	r3, [sp, #8]
 800a452:	2200      	movs	r2, #0
 800a454:	701a      	strb	r2, [r3, #0]
 800a456:	e7d6      	b.n	800a406 <sniprintf+0x16>
 800a458:	24000010 	.word	0x24000010

0800a45c <memset>:
 800a45c:	4402      	add	r2, r0
 800a45e:	4603      	mov	r3, r0
 800a460:	4293      	cmp	r3, r2
 800a462:	d100      	bne.n	800a466 <memset+0xa>
 800a464:	4770      	bx	lr
 800a466:	f803 1b01 	strb.w	r1, [r3], #1
 800a46a:	e7f9      	b.n	800a460 <memset+0x4>

0800a46c <__errno>:
 800a46c:	4b01      	ldr	r3, [pc, #4]	@ (800a474 <__errno+0x8>)
 800a46e:	6818      	ldr	r0, [r3, #0]
 800a470:	4770      	bx	lr
 800a472:	bf00      	nop
 800a474:	24000010 	.word	0x24000010

0800a478 <__libc_init_array>:
 800a478:	b570      	push	{r4, r5, r6, lr}
 800a47a:	4d0d      	ldr	r5, [pc, #52]	@ (800a4b0 <__libc_init_array+0x38>)
 800a47c:	4c0d      	ldr	r4, [pc, #52]	@ (800a4b4 <__libc_init_array+0x3c>)
 800a47e:	1b64      	subs	r4, r4, r5
 800a480:	10a4      	asrs	r4, r4, #2
 800a482:	2600      	movs	r6, #0
 800a484:	42a6      	cmp	r6, r4
 800a486:	d109      	bne.n	800a49c <__libc_init_array+0x24>
 800a488:	4d0b      	ldr	r5, [pc, #44]	@ (800a4b8 <__libc_init_array+0x40>)
 800a48a:	4c0c      	ldr	r4, [pc, #48]	@ (800a4bc <__libc_init_array+0x44>)
 800a48c:	f000 fc64 	bl	800ad58 <_init>
 800a490:	1b64      	subs	r4, r4, r5
 800a492:	10a4      	asrs	r4, r4, #2
 800a494:	2600      	movs	r6, #0
 800a496:	42a6      	cmp	r6, r4
 800a498:	d105      	bne.n	800a4a6 <__libc_init_array+0x2e>
 800a49a:	bd70      	pop	{r4, r5, r6, pc}
 800a49c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4a0:	4798      	blx	r3
 800a4a2:	3601      	adds	r6, #1
 800a4a4:	e7ee      	b.n	800a484 <__libc_init_array+0xc>
 800a4a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4aa:	4798      	blx	r3
 800a4ac:	3601      	adds	r6, #1
 800a4ae:	e7f2      	b.n	800a496 <__libc_init_array+0x1e>
 800a4b0:	0800b090 	.word	0x0800b090
 800a4b4:	0800b090 	.word	0x0800b090
 800a4b8:	0800b090 	.word	0x0800b090
 800a4bc:	0800b094 	.word	0x0800b094

0800a4c0 <__retarget_lock_acquire_recursive>:
 800a4c0:	4770      	bx	lr

0800a4c2 <__retarget_lock_release_recursive>:
 800a4c2:	4770      	bx	lr

0800a4c4 <_free_r>:
 800a4c4:	b538      	push	{r3, r4, r5, lr}
 800a4c6:	4605      	mov	r5, r0
 800a4c8:	2900      	cmp	r1, #0
 800a4ca:	d041      	beq.n	800a550 <_free_r+0x8c>
 800a4cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4d0:	1f0c      	subs	r4, r1, #4
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	bfb8      	it	lt
 800a4d6:	18e4      	addlt	r4, r4, r3
 800a4d8:	f000 f8e0 	bl	800a69c <__malloc_lock>
 800a4dc:	4a1d      	ldr	r2, [pc, #116]	@ (800a554 <_free_r+0x90>)
 800a4de:	6813      	ldr	r3, [r2, #0]
 800a4e0:	b933      	cbnz	r3, 800a4f0 <_free_r+0x2c>
 800a4e2:	6063      	str	r3, [r4, #4]
 800a4e4:	6014      	str	r4, [r2, #0]
 800a4e6:	4628      	mov	r0, r5
 800a4e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4ec:	f000 b8dc 	b.w	800a6a8 <__malloc_unlock>
 800a4f0:	42a3      	cmp	r3, r4
 800a4f2:	d908      	bls.n	800a506 <_free_r+0x42>
 800a4f4:	6820      	ldr	r0, [r4, #0]
 800a4f6:	1821      	adds	r1, r4, r0
 800a4f8:	428b      	cmp	r3, r1
 800a4fa:	bf01      	itttt	eq
 800a4fc:	6819      	ldreq	r1, [r3, #0]
 800a4fe:	685b      	ldreq	r3, [r3, #4]
 800a500:	1809      	addeq	r1, r1, r0
 800a502:	6021      	streq	r1, [r4, #0]
 800a504:	e7ed      	b.n	800a4e2 <_free_r+0x1e>
 800a506:	461a      	mov	r2, r3
 800a508:	685b      	ldr	r3, [r3, #4]
 800a50a:	b10b      	cbz	r3, 800a510 <_free_r+0x4c>
 800a50c:	42a3      	cmp	r3, r4
 800a50e:	d9fa      	bls.n	800a506 <_free_r+0x42>
 800a510:	6811      	ldr	r1, [r2, #0]
 800a512:	1850      	adds	r0, r2, r1
 800a514:	42a0      	cmp	r0, r4
 800a516:	d10b      	bne.n	800a530 <_free_r+0x6c>
 800a518:	6820      	ldr	r0, [r4, #0]
 800a51a:	4401      	add	r1, r0
 800a51c:	1850      	adds	r0, r2, r1
 800a51e:	4283      	cmp	r3, r0
 800a520:	6011      	str	r1, [r2, #0]
 800a522:	d1e0      	bne.n	800a4e6 <_free_r+0x22>
 800a524:	6818      	ldr	r0, [r3, #0]
 800a526:	685b      	ldr	r3, [r3, #4]
 800a528:	6053      	str	r3, [r2, #4]
 800a52a:	4408      	add	r0, r1
 800a52c:	6010      	str	r0, [r2, #0]
 800a52e:	e7da      	b.n	800a4e6 <_free_r+0x22>
 800a530:	d902      	bls.n	800a538 <_free_r+0x74>
 800a532:	230c      	movs	r3, #12
 800a534:	602b      	str	r3, [r5, #0]
 800a536:	e7d6      	b.n	800a4e6 <_free_r+0x22>
 800a538:	6820      	ldr	r0, [r4, #0]
 800a53a:	1821      	adds	r1, r4, r0
 800a53c:	428b      	cmp	r3, r1
 800a53e:	bf04      	itt	eq
 800a540:	6819      	ldreq	r1, [r3, #0]
 800a542:	685b      	ldreq	r3, [r3, #4]
 800a544:	6063      	str	r3, [r4, #4]
 800a546:	bf04      	itt	eq
 800a548:	1809      	addeq	r1, r1, r0
 800a54a:	6021      	streq	r1, [r4, #0]
 800a54c:	6054      	str	r4, [r2, #4]
 800a54e:	e7ca      	b.n	800a4e6 <_free_r+0x22>
 800a550:	bd38      	pop	{r3, r4, r5, pc}
 800a552:	bf00      	nop
 800a554:	24000b8c 	.word	0x24000b8c

0800a558 <sbrk_aligned>:
 800a558:	b570      	push	{r4, r5, r6, lr}
 800a55a:	4e0f      	ldr	r6, [pc, #60]	@ (800a598 <sbrk_aligned+0x40>)
 800a55c:	460c      	mov	r4, r1
 800a55e:	6831      	ldr	r1, [r6, #0]
 800a560:	4605      	mov	r5, r0
 800a562:	b911      	cbnz	r1, 800a56a <sbrk_aligned+0x12>
 800a564:	f000 fba4 	bl	800acb0 <_sbrk_r>
 800a568:	6030      	str	r0, [r6, #0]
 800a56a:	4621      	mov	r1, r4
 800a56c:	4628      	mov	r0, r5
 800a56e:	f000 fb9f 	bl	800acb0 <_sbrk_r>
 800a572:	1c43      	adds	r3, r0, #1
 800a574:	d103      	bne.n	800a57e <sbrk_aligned+0x26>
 800a576:	f04f 34ff 	mov.w	r4, #4294967295
 800a57a:	4620      	mov	r0, r4
 800a57c:	bd70      	pop	{r4, r5, r6, pc}
 800a57e:	1cc4      	adds	r4, r0, #3
 800a580:	f024 0403 	bic.w	r4, r4, #3
 800a584:	42a0      	cmp	r0, r4
 800a586:	d0f8      	beq.n	800a57a <sbrk_aligned+0x22>
 800a588:	1a21      	subs	r1, r4, r0
 800a58a:	4628      	mov	r0, r5
 800a58c:	f000 fb90 	bl	800acb0 <_sbrk_r>
 800a590:	3001      	adds	r0, #1
 800a592:	d1f2      	bne.n	800a57a <sbrk_aligned+0x22>
 800a594:	e7ef      	b.n	800a576 <sbrk_aligned+0x1e>
 800a596:	bf00      	nop
 800a598:	24000b88 	.word	0x24000b88

0800a59c <_malloc_r>:
 800a59c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5a0:	1ccd      	adds	r5, r1, #3
 800a5a2:	f025 0503 	bic.w	r5, r5, #3
 800a5a6:	3508      	adds	r5, #8
 800a5a8:	2d0c      	cmp	r5, #12
 800a5aa:	bf38      	it	cc
 800a5ac:	250c      	movcc	r5, #12
 800a5ae:	2d00      	cmp	r5, #0
 800a5b0:	4606      	mov	r6, r0
 800a5b2:	db01      	blt.n	800a5b8 <_malloc_r+0x1c>
 800a5b4:	42a9      	cmp	r1, r5
 800a5b6:	d904      	bls.n	800a5c2 <_malloc_r+0x26>
 800a5b8:	230c      	movs	r3, #12
 800a5ba:	6033      	str	r3, [r6, #0]
 800a5bc:	2000      	movs	r0, #0
 800a5be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a698 <_malloc_r+0xfc>
 800a5c6:	f000 f869 	bl	800a69c <__malloc_lock>
 800a5ca:	f8d8 3000 	ldr.w	r3, [r8]
 800a5ce:	461c      	mov	r4, r3
 800a5d0:	bb44      	cbnz	r4, 800a624 <_malloc_r+0x88>
 800a5d2:	4629      	mov	r1, r5
 800a5d4:	4630      	mov	r0, r6
 800a5d6:	f7ff ffbf 	bl	800a558 <sbrk_aligned>
 800a5da:	1c43      	adds	r3, r0, #1
 800a5dc:	4604      	mov	r4, r0
 800a5de:	d158      	bne.n	800a692 <_malloc_r+0xf6>
 800a5e0:	f8d8 4000 	ldr.w	r4, [r8]
 800a5e4:	4627      	mov	r7, r4
 800a5e6:	2f00      	cmp	r7, #0
 800a5e8:	d143      	bne.n	800a672 <_malloc_r+0xd6>
 800a5ea:	2c00      	cmp	r4, #0
 800a5ec:	d04b      	beq.n	800a686 <_malloc_r+0xea>
 800a5ee:	6823      	ldr	r3, [r4, #0]
 800a5f0:	4639      	mov	r1, r7
 800a5f2:	4630      	mov	r0, r6
 800a5f4:	eb04 0903 	add.w	r9, r4, r3
 800a5f8:	f000 fb5a 	bl	800acb0 <_sbrk_r>
 800a5fc:	4581      	cmp	r9, r0
 800a5fe:	d142      	bne.n	800a686 <_malloc_r+0xea>
 800a600:	6821      	ldr	r1, [r4, #0]
 800a602:	1a6d      	subs	r5, r5, r1
 800a604:	4629      	mov	r1, r5
 800a606:	4630      	mov	r0, r6
 800a608:	f7ff ffa6 	bl	800a558 <sbrk_aligned>
 800a60c:	3001      	adds	r0, #1
 800a60e:	d03a      	beq.n	800a686 <_malloc_r+0xea>
 800a610:	6823      	ldr	r3, [r4, #0]
 800a612:	442b      	add	r3, r5
 800a614:	6023      	str	r3, [r4, #0]
 800a616:	f8d8 3000 	ldr.w	r3, [r8]
 800a61a:	685a      	ldr	r2, [r3, #4]
 800a61c:	bb62      	cbnz	r2, 800a678 <_malloc_r+0xdc>
 800a61e:	f8c8 7000 	str.w	r7, [r8]
 800a622:	e00f      	b.n	800a644 <_malloc_r+0xa8>
 800a624:	6822      	ldr	r2, [r4, #0]
 800a626:	1b52      	subs	r2, r2, r5
 800a628:	d420      	bmi.n	800a66c <_malloc_r+0xd0>
 800a62a:	2a0b      	cmp	r2, #11
 800a62c:	d917      	bls.n	800a65e <_malloc_r+0xc2>
 800a62e:	1961      	adds	r1, r4, r5
 800a630:	42a3      	cmp	r3, r4
 800a632:	6025      	str	r5, [r4, #0]
 800a634:	bf18      	it	ne
 800a636:	6059      	strne	r1, [r3, #4]
 800a638:	6863      	ldr	r3, [r4, #4]
 800a63a:	bf08      	it	eq
 800a63c:	f8c8 1000 	streq.w	r1, [r8]
 800a640:	5162      	str	r2, [r4, r5]
 800a642:	604b      	str	r3, [r1, #4]
 800a644:	4630      	mov	r0, r6
 800a646:	f000 f82f 	bl	800a6a8 <__malloc_unlock>
 800a64a:	f104 000b 	add.w	r0, r4, #11
 800a64e:	1d23      	adds	r3, r4, #4
 800a650:	f020 0007 	bic.w	r0, r0, #7
 800a654:	1ac2      	subs	r2, r0, r3
 800a656:	bf1c      	itt	ne
 800a658:	1a1b      	subne	r3, r3, r0
 800a65a:	50a3      	strne	r3, [r4, r2]
 800a65c:	e7af      	b.n	800a5be <_malloc_r+0x22>
 800a65e:	6862      	ldr	r2, [r4, #4]
 800a660:	42a3      	cmp	r3, r4
 800a662:	bf0c      	ite	eq
 800a664:	f8c8 2000 	streq.w	r2, [r8]
 800a668:	605a      	strne	r2, [r3, #4]
 800a66a:	e7eb      	b.n	800a644 <_malloc_r+0xa8>
 800a66c:	4623      	mov	r3, r4
 800a66e:	6864      	ldr	r4, [r4, #4]
 800a670:	e7ae      	b.n	800a5d0 <_malloc_r+0x34>
 800a672:	463c      	mov	r4, r7
 800a674:	687f      	ldr	r7, [r7, #4]
 800a676:	e7b6      	b.n	800a5e6 <_malloc_r+0x4a>
 800a678:	461a      	mov	r2, r3
 800a67a:	685b      	ldr	r3, [r3, #4]
 800a67c:	42a3      	cmp	r3, r4
 800a67e:	d1fb      	bne.n	800a678 <_malloc_r+0xdc>
 800a680:	2300      	movs	r3, #0
 800a682:	6053      	str	r3, [r2, #4]
 800a684:	e7de      	b.n	800a644 <_malloc_r+0xa8>
 800a686:	230c      	movs	r3, #12
 800a688:	6033      	str	r3, [r6, #0]
 800a68a:	4630      	mov	r0, r6
 800a68c:	f000 f80c 	bl	800a6a8 <__malloc_unlock>
 800a690:	e794      	b.n	800a5bc <_malloc_r+0x20>
 800a692:	6005      	str	r5, [r0, #0]
 800a694:	e7d6      	b.n	800a644 <_malloc_r+0xa8>
 800a696:	bf00      	nop
 800a698:	24000b8c 	.word	0x24000b8c

0800a69c <__malloc_lock>:
 800a69c:	4801      	ldr	r0, [pc, #4]	@ (800a6a4 <__malloc_lock+0x8>)
 800a69e:	f7ff bf0f 	b.w	800a4c0 <__retarget_lock_acquire_recursive>
 800a6a2:	bf00      	nop
 800a6a4:	24000b84 	.word	0x24000b84

0800a6a8 <__malloc_unlock>:
 800a6a8:	4801      	ldr	r0, [pc, #4]	@ (800a6b0 <__malloc_unlock+0x8>)
 800a6aa:	f7ff bf0a 	b.w	800a4c2 <__retarget_lock_release_recursive>
 800a6ae:	bf00      	nop
 800a6b0:	24000b84 	.word	0x24000b84

0800a6b4 <__ssputs_r>:
 800a6b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6b8:	688e      	ldr	r6, [r1, #8]
 800a6ba:	461f      	mov	r7, r3
 800a6bc:	42be      	cmp	r6, r7
 800a6be:	680b      	ldr	r3, [r1, #0]
 800a6c0:	4682      	mov	sl, r0
 800a6c2:	460c      	mov	r4, r1
 800a6c4:	4690      	mov	r8, r2
 800a6c6:	d82d      	bhi.n	800a724 <__ssputs_r+0x70>
 800a6c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a6cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a6d0:	d026      	beq.n	800a720 <__ssputs_r+0x6c>
 800a6d2:	6965      	ldr	r5, [r4, #20]
 800a6d4:	6909      	ldr	r1, [r1, #16]
 800a6d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a6da:	eba3 0901 	sub.w	r9, r3, r1
 800a6de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a6e2:	1c7b      	adds	r3, r7, #1
 800a6e4:	444b      	add	r3, r9
 800a6e6:	106d      	asrs	r5, r5, #1
 800a6e8:	429d      	cmp	r5, r3
 800a6ea:	bf38      	it	cc
 800a6ec:	461d      	movcc	r5, r3
 800a6ee:	0553      	lsls	r3, r2, #21
 800a6f0:	d527      	bpl.n	800a742 <__ssputs_r+0x8e>
 800a6f2:	4629      	mov	r1, r5
 800a6f4:	f7ff ff52 	bl	800a59c <_malloc_r>
 800a6f8:	4606      	mov	r6, r0
 800a6fa:	b360      	cbz	r0, 800a756 <__ssputs_r+0xa2>
 800a6fc:	6921      	ldr	r1, [r4, #16]
 800a6fe:	464a      	mov	r2, r9
 800a700:	f000 fae6 	bl	800acd0 <memcpy>
 800a704:	89a3      	ldrh	r3, [r4, #12]
 800a706:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a70a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a70e:	81a3      	strh	r3, [r4, #12]
 800a710:	6126      	str	r6, [r4, #16]
 800a712:	6165      	str	r5, [r4, #20]
 800a714:	444e      	add	r6, r9
 800a716:	eba5 0509 	sub.w	r5, r5, r9
 800a71a:	6026      	str	r6, [r4, #0]
 800a71c:	60a5      	str	r5, [r4, #8]
 800a71e:	463e      	mov	r6, r7
 800a720:	42be      	cmp	r6, r7
 800a722:	d900      	bls.n	800a726 <__ssputs_r+0x72>
 800a724:	463e      	mov	r6, r7
 800a726:	6820      	ldr	r0, [r4, #0]
 800a728:	4632      	mov	r2, r6
 800a72a:	4641      	mov	r1, r8
 800a72c:	f000 faa6 	bl	800ac7c <memmove>
 800a730:	68a3      	ldr	r3, [r4, #8]
 800a732:	1b9b      	subs	r3, r3, r6
 800a734:	60a3      	str	r3, [r4, #8]
 800a736:	6823      	ldr	r3, [r4, #0]
 800a738:	4433      	add	r3, r6
 800a73a:	6023      	str	r3, [r4, #0]
 800a73c:	2000      	movs	r0, #0
 800a73e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a742:	462a      	mov	r2, r5
 800a744:	f000 fad2 	bl	800acec <_realloc_r>
 800a748:	4606      	mov	r6, r0
 800a74a:	2800      	cmp	r0, #0
 800a74c:	d1e0      	bne.n	800a710 <__ssputs_r+0x5c>
 800a74e:	6921      	ldr	r1, [r4, #16]
 800a750:	4650      	mov	r0, sl
 800a752:	f7ff feb7 	bl	800a4c4 <_free_r>
 800a756:	230c      	movs	r3, #12
 800a758:	f8ca 3000 	str.w	r3, [sl]
 800a75c:	89a3      	ldrh	r3, [r4, #12]
 800a75e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a762:	81a3      	strh	r3, [r4, #12]
 800a764:	f04f 30ff 	mov.w	r0, #4294967295
 800a768:	e7e9      	b.n	800a73e <__ssputs_r+0x8a>
	...

0800a76c <_svfiprintf_r>:
 800a76c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a770:	4698      	mov	r8, r3
 800a772:	898b      	ldrh	r3, [r1, #12]
 800a774:	061b      	lsls	r3, r3, #24
 800a776:	b09d      	sub	sp, #116	@ 0x74
 800a778:	4607      	mov	r7, r0
 800a77a:	460d      	mov	r5, r1
 800a77c:	4614      	mov	r4, r2
 800a77e:	d510      	bpl.n	800a7a2 <_svfiprintf_r+0x36>
 800a780:	690b      	ldr	r3, [r1, #16]
 800a782:	b973      	cbnz	r3, 800a7a2 <_svfiprintf_r+0x36>
 800a784:	2140      	movs	r1, #64	@ 0x40
 800a786:	f7ff ff09 	bl	800a59c <_malloc_r>
 800a78a:	6028      	str	r0, [r5, #0]
 800a78c:	6128      	str	r0, [r5, #16]
 800a78e:	b930      	cbnz	r0, 800a79e <_svfiprintf_r+0x32>
 800a790:	230c      	movs	r3, #12
 800a792:	603b      	str	r3, [r7, #0]
 800a794:	f04f 30ff 	mov.w	r0, #4294967295
 800a798:	b01d      	add	sp, #116	@ 0x74
 800a79a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a79e:	2340      	movs	r3, #64	@ 0x40
 800a7a0:	616b      	str	r3, [r5, #20]
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7a6:	2320      	movs	r3, #32
 800a7a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a7ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800a7b0:	2330      	movs	r3, #48	@ 0x30
 800a7b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a950 <_svfiprintf_r+0x1e4>
 800a7b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a7ba:	f04f 0901 	mov.w	r9, #1
 800a7be:	4623      	mov	r3, r4
 800a7c0:	469a      	mov	sl, r3
 800a7c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7c6:	b10a      	cbz	r2, 800a7cc <_svfiprintf_r+0x60>
 800a7c8:	2a25      	cmp	r2, #37	@ 0x25
 800a7ca:	d1f9      	bne.n	800a7c0 <_svfiprintf_r+0x54>
 800a7cc:	ebba 0b04 	subs.w	fp, sl, r4
 800a7d0:	d00b      	beq.n	800a7ea <_svfiprintf_r+0x7e>
 800a7d2:	465b      	mov	r3, fp
 800a7d4:	4622      	mov	r2, r4
 800a7d6:	4629      	mov	r1, r5
 800a7d8:	4638      	mov	r0, r7
 800a7da:	f7ff ff6b 	bl	800a6b4 <__ssputs_r>
 800a7de:	3001      	adds	r0, #1
 800a7e0:	f000 80a7 	beq.w	800a932 <_svfiprintf_r+0x1c6>
 800a7e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a7e6:	445a      	add	r2, fp
 800a7e8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7ea:	f89a 3000 	ldrb.w	r3, [sl]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	f000 809f 	beq.w	800a932 <_svfiprintf_r+0x1c6>
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	f04f 32ff 	mov.w	r2, #4294967295
 800a7fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a7fe:	f10a 0a01 	add.w	sl, sl, #1
 800a802:	9304      	str	r3, [sp, #16]
 800a804:	9307      	str	r3, [sp, #28]
 800a806:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a80a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a80c:	4654      	mov	r4, sl
 800a80e:	2205      	movs	r2, #5
 800a810:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a814:	484e      	ldr	r0, [pc, #312]	@ (800a950 <_svfiprintf_r+0x1e4>)
 800a816:	f7f5 fd6b 	bl	80002f0 <memchr>
 800a81a:	9a04      	ldr	r2, [sp, #16]
 800a81c:	b9d8      	cbnz	r0, 800a856 <_svfiprintf_r+0xea>
 800a81e:	06d0      	lsls	r0, r2, #27
 800a820:	bf44      	itt	mi
 800a822:	2320      	movmi	r3, #32
 800a824:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a828:	0711      	lsls	r1, r2, #28
 800a82a:	bf44      	itt	mi
 800a82c:	232b      	movmi	r3, #43	@ 0x2b
 800a82e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a832:	f89a 3000 	ldrb.w	r3, [sl]
 800a836:	2b2a      	cmp	r3, #42	@ 0x2a
 800a838:	d015      	beq.n	800a866 <_svfiprintf_r+0xfa>
 800a83a:	9a07      	ldr	r2, [sp, #28]
 800a83c:	4654      	mov	r4, sl
 800a83e:	2000      	movs	r0, #0
 800a840:	f04f 0c0a 	mov.w	ip, #10
 800a844:	4621      	mov	r1, r4
 800a846:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a84a:	3b30      	subs	r3, #48	@ 0x30
 800a84c:	2b09      	cmp	r3, #9
 800a84e:	d94b      	bls.n	800a8e8 <_svfiprintf_r+0x17c>
 800a850:	b1b0      	cbz	r0, 800a880 <_svfiprintf_r+0x114>
 800a852:	9207      	str	r2, [sp, #28]
 800a854:	e014      	b.n	800a880 <_svfiprintf_r+0x114>
 800a856:	eba0 0308 	sub.w	r3, r0, r8
 800a85a:	fa09 f303 	lsl.w	r3, r9, r3
 800a85e:	4313      	orrs	r3, r2
 800a860:	9304      	str	r3, [sp, #16]
 800a862:	46a2      	mov	sl, r4
 800a864:	e7d2      	b.n	800a80c <_svfiprintf_r+0xa0>
 800a866:	9b03      	ldr	r3, [sp, #12]
 800a868:	1d19      	adds	r1, r3, #4
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	9103      	str	r1, [sp, #12]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	bfbb      	ittet	lt
 800a872:	425b      	neglt	r3, r3
 800a874:	f042 0202 	orrlt.w	r2, r2, #2
 800a878:	9307      	strge	r3, [sp, #28]
 800a87a:	9307      	strlt	r3, [sp, #28]
 800a87c:	bfb8      	it	lt
 800a87e:	9204      	strlt	r2, [sp, #16]
 800a880:	7823      	ldrb	r3, [r4, #0]
 800a882:	2b2e      	cmp	r3, #46	@ 0x2e
 800a884:	d10a      	bne.n	800a89c <_svfiprintf_r+0x130>
 800a886:	7863      	ldrb	r3, [r4, #1]
 800a888:	2b2a      	cmp	r3, #42	@ 0x2a
 800a88a:	d132      	bne.n	800a8f2 <_svfiprintf_r+0x186>
 800a88c:	9b03      	ldr	r3, [sp, #12]
 800a88e:	1d1a      	adds	r2, r3, #4
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	9203      	str	r2, [sp, #12]
 800a894:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a898:	3402      	adds	r4, #2
 800a89a:	9305      	str	r3, [sp, #20]
 800a89c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a960 <_svfiprintf_r+0x1f4>
 800a8a0:	7821      	ldrb	r1, [r4, #0]
 800a8a2:	2203      	movs	r2, #3
 800a8a4:	4650      	mov	r0, sl
 800a8a6:	f7f5 fd23 	bl	80002f0 <memchr>
 800a8aa:	b138      	cbz	r0, 800a8bc <_svfiprintf_r+0x150>
 800a8ac:	9b04      	ldr	r3, [sp, #16]
 800a8ae:	eba0 000a 	sub.w	r0, r0, sl
 800a8b2:	2240      	movs	r2, #64	@ 0x40
 800a8b4:	4082      	lsls	r2, r0
 800a8b6:	4313      	orrs	r3, r2
 800a8b8:	3401      	adds	r4, #1
 800a8ba:	9304      	str	r3, [sp, #16]
 800a8bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8c0:	4824      	ldr	r0, [pc, #144]	@ (800a954 <_svfiprintf_r+0x1e8>)
 800a8c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a8c6:	2206      	movs	r2, #6
 800a8c8:	f7f5 fd12 	bl	80002f0 <memchr>
 800a8cc:	2800      	cmp	r0, #0
 800a8ce:	d036      	beq.n	800a93e <_svfiprintf_r+0x1d2>
 800a8d0:	4b21      	ldr	r3, [pc, #132]	@ (800a958 <_svfiprintf_r+0x1ec>)
 800a8d2:	bb1b      	cbnz	r3, 800a91c <_svfiprintf_r+0x1b0>
 800a8d4:	9b03      	ldr	r3, [sp, #12]
 800a8d6:	3307      	adds	r3, #7
 800a8d8:	f023 0307 	bic.w	r3, r3, #7
 800a8dc:	3308      	adds	r3, #8
 800a8de:	9303      	str	r3, [sp, #12]
 800a8e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8e2:	4433      	add	r3, r6
 800a8e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8e6:	e76a      	b.n	800a7be <_svfiprintf_r+0x52>
 800a8e8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a8ec:	460c      	mov	r4, r1
 800a8ee:	2001      	movs	r0, #1
 800a8f0:	e7a8      	b.n	800a844 <_svfiprintf_r+0xd8>
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	3401      	adds	r4, #1
 800a8f6:	9305      	str	r3, [sp, #20]
 800a8f8:	4619      	mov	r1, r3
 800a8fa:	f04f 0c0a 	mov.w	ip, #10
 800a8fe:	4620      	mov	r0, r4
 800a900:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a904:	3a30      	subs	r2, #48	@ 0x30
 800a906:	2a09      	cmp	r2, #9
 800a908:	d903      	bls.n	800a912 <_svfiprintf_r+0x1a6>
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d0c6      	beq.n	800a89c <_svfiprintf_r+0x130>
 800a90e:	9105      	str	r1, [sp, #20]
 800a910:	e7c4      	b.n	800a89c <_svfiprintf_r+0x130>
 800a912:	fb0c 2101 	mla	r1, ip, r1, r2
 800a916:	4604      	mov	r4, r0
 800a918:	2301      	movs	r3, #1
 800a91a:	e7f0      	b.n	800a8fe <_svfiprintf_r+0x192>
 800a91c:	ab03      	add	r3, sp, #12
 800a91e:	9300      	str	r3, [sp, #0]
 800a920:	462a      	mov	r2, r5
 800a922:	4b0e      	ldr	r3, [pc, #56]	@ (800a95c <_svfiprintf_r+0x1f0>)
 800a924:	a904      	add	r1, sp, #16
 800a926:	4638      	mov	r0, r7
 800a928:	f3af 8000 	nop.w
 800a92c:	1c42      	adds	r2, r0, #1
 800a92e:	4606      	mov	r6, r0
 800a930:	d1d6      	bne.n	800a8e0 <_svfiprintf_r+0x174>
 800a932:	89ab      	ldrh	r3, [r5, #12]
 800a934:	065b      	lsls	r3, r3, #25
 800a936:	f53f af2d 	bmi.w	800a794 <_svfiprintf_r+0x28>
 800a93a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a93c:	e72c      	b.n	800a798 <_svfiprintf_r+0x2c>
 800a93e:	ab03      	add	r3, sp, #12
 800a940:	9300      	str	r3, [sp, #0]
 800a942:	462a      	mov	r2, r5
 800a944:	4b05      	ldr	r3, [pc, #20]	@ (800a95c <_svfiprintf_r+0x1f0>)
 800a946:	a904      	add	r1, sp, #16
 800a948:	4638      	mov	r0, r7
 800a94a:	f000 f879 	bl	800aa40 <_printf_i>
 800a94e:	e7ed      	b.n	800a92c <_svfiprintf_r+0x1c0>
 800a950:	0800b054 	.word	0x0800b054
 800a954:	0800b05e 	.word	0x0800b05e
 800a958:	00000000 	.word	0x00000000
 800a95c:	0800a6b5 	.word	0x0800a6b5
 800a960:	0800b05a 	.word	0x0800b05a

0800a964 <_printf_common>:
 800a964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a968:	4616      	mov	r6, r2
 800a96a:	4698      	mov	r8, r3
 800a96c:	688a      	ldr	r2, [r1, #8]
 800a96e:	690b      	ldr	r3, [r1, #16]
 800a970:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a974:	4293      	cmp	r3, r2
 800a976:	bfb8      	it	lt
 800a978:	4613      	movlt	r3, r2
 800a97a:	6033      	str	r3, [r6, #0]
 800a97c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a980:	4607      	mov	r7, r0
 800a982:	460c      	mov	r4, r1
 800a984:	b10a      	cbz	r2, 800a98a <_printf_common+0x26>
 800a986:	3301      	adds	r3, #1
 800a988:	6033      	str	r3, [r6, #0]
 800a98a:	6823      	ldr	r3, [r4, #0]
 800a98c:	0699      	lsls	r1, r3, #26
 800a98e:	bf42      	ittt	mi
 800a990:	6833      	ldrmi	r3, [r6, #0]
 800a992:	3302      	addmi	r3, #2
 800a994:	6033      	strmi	r3, [r6, #0]
 800a996:	6825      	ldr	r5, [r4, #0]
 800a998:	f015 0506 	ands.w	r5, r5, #6
 800a99c:	d106      	bne.n	800a9ac <_printf_common+0x48>
 800a99e:	f104 0a19 	add.w	sl, r4, #25
 800a9a2:	68e3      	ldr	r3, [r4, #12]
 800a9a4:	6832      	ldr	r2, [r6, #0]
 800a9a6:	1a9b      	subs	r3, r3, r2
 800a9a8:	42ab      	cmp	r3, r5
 800a9aa:	dc26      	bgt.n	800a9fa <_printf_common+0x96>
 800a9ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a9b0:	6822      	ldr	r2, [r4, #0]
 800a9b2:	3b00      	subs	r3, #0
 800a9b4:	bf18      	it	ne
 800a9b6:	2301      	movne	r3, #1
 800a9b8:	0692      	lsls	r2, r2, #26
 800a9ba:	d42b      	bmi.n	800aa14 <_printf_common+0xb0>
 800a9bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a9c0:	4641      	mov	r1, r8
 800a9c2:	4638      	mov	r0, r7
 800a9c4:	47c8      	blx	r9
 800a9c6:	3001      	adds	r0, #1
 800a9c8:	d01e      	beq.n	800aa08 <_printf_common+0xa4>
 800a9ca:	6823      	ldr	r3, [r4, #0]
 800a9cc:	6922      	ldr	r2, [r4, #16]
 800a9ce:	f003 0306 	and.w	r3, r3, #6
 800a9d2:	2b04      	cmp	r3, #4
 800a9d4:	bf02      	ittt	eq
 800a9d6:	68e5      	ldreq	r5, [r4, #12]
 800a9d8:	6833      	ldreq	r3, [r6, #0]
 800a9da:	1aed      	subeq	r5, r5, r3
 800a9dc:	68a3      	ldr	r3, [r4, #8]
 800a9de:	bf0c      	ite	eq
 800a9e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a9e4:	2500      	movne	r5, #0
 800a9e6:	4293      	cmp	r3, r2
 800a9e8:	bfc4      	itt	gt
 800a9ea:	1a9b      	subgt	r3, r3, r2
 800a9ec:	18ed      	addgt	r5, r5, r3
 800a9ee:	2600      	movs	r6, #0
 800a9f0:	341a      	adds	r4, #26
 800a9f2:	42b5      	cmp	r5, r6
 800a9f4:	d11a      	bne.n	800aa2c <_printf_common+0xc8>
 800a9f6:	2000      	movs	r0, #0
 800a9f8:	e008      	b.n	800aa0c <_printf_common+0xa8>
 800a9fa:	2301      	movs	r3, #1
 800a9fc:	4652      	mov	r2, sl
 800a9fe:	4641      	mov	r1, r8
 800aa00:	4638      	mov	r0, r7
 800aa02:	47c8      	blx	r9
 800aa04:	3001      	adds	r0, #1
 800aa06:	d103      	bne.n	800aa10 <_printf_common+0xac>
 800aa08:	f04f 30ff 	mov.w	r0, #4294967295
 800aa0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa10:	3501      	adds	r5, #1
 800aa12:	e7c6      	b.n	800a9a2 <_printf_common+0x3e>
 800aa14:	18e1      	adds	r1, r4, r3
 800aa16:	1c5a      	adds	r2, r3, #1
 800aa18:	2030      	movs	r0, #48	@ 0x30
 800aa1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aa1e:	4422      	add	r2, r4
 800aa20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aa24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aa28:	3302      	adds	r3, #2
 800aa2a:	e7c7      	b.n	800a9bc <_printf_common+0x58>
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	4622      	mov	r2, r4
 800aa30:	4641      	mov	r1, r8
 800aa32:	4638      	mov	r0, r7
 800aa34:	47c8      	blx	r9
 800aa36:	3001      	adds	r0, #1
 800aa38:	d0e6      	beq.n	800aa08 <_printf_common+0xa4>
 800aa3a:	3601      	adds	r6, #1
 800aa3c:	e7d9      	b.n	800a9f2 <_printf_common+0x8e>
	...

0800aa40 <_printf_i>:
 800aa40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa44:	7e0f      	ldrb	r7, [r1, #24]
 800aa46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aa48:	2f78      	cmp	r7, #120	@ 0x78
 800aa4a:	4691      	mov	r9, r2
 800aa4c:	4680      	mov	r8, r0
 800aa4e:	460c      	mov	r4, r1
 800aa50:	469a      	mov	sl, r3
 800aa52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800aa56:	d807      	bhi.n	800aa68 <_printf_i+0x28>
 800aa58:	2f62      	cmp	r7, #98	@ 0x62
 800aa5a:	d80a      	bhi.n	800aa72 <_printf_i+0x32>
 800aa5c:	2f00      	cmp	r7, #0
 800aa5e:	f000 80d1 	beq.w	800ac04 <_printf_i+0x1c4>
 800aa62:	2f58      	cmp	r7, #88	@ 0x58
 800aa64:	f000 80b8 	beq.w	800abd8 <_printf_i+0x198>
 800aa68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800aa70:	e03a      	b.n	800aae8 <_printf_i+0xa8>
 800aa72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800aa76:	2b15      	cmp	r3, #21
 800aa78:	d8f6      	bhi.n	800aa68 <_printf_i+0x28>
 800aa7a:	a101      	add	r1, pc, #4	@ (adr r1, 800aa80 <_printf_i+0x40>)
 800aa7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aa80:	0800aad9 	.word	0x0800aad9
 800aa84:	0800aaed 	.word	0x0800aaed
 800aa88:	0800aa69 	.word	0x0800aa69
 800aa8c:	0800aa69 	.word	0x0800aa69
 800aa90:	0800aa69 	.word	0x0800aa69
 800aa94:	0800aa69 	.word	0x0800aa69
 800aa98:	0800aaed 	.word	0x0800aaed
 800aa9c:	0800aa69 	.word	0x0800aa69
 800aaa0:	0800aa69 	.word	0x0800aa69
 800aaa4:	0800aa69 	.word	0x0800aa69
 800aaa8:	0800aa69 	.word	0x0800aa69
 800aaac:	0800abeb 	.word	0x0800abeb
 800aab0:	0800ab17 	.word	0x0800ab17
 800aab4:	0800aba5 	.word	0x0800aba5
 800aab8:	0800aa69 	.word	0x0800aa69
 800aabc:	0800aa69 	.word	0x0800aa69
 800aac0:	0800ac0d 	.word	0x0800ac0d
 800aac4:	0800aa69 	.word	0x0800aa69
 800aac8:	0800ab17 	.word	0x0800ab17
 800aacc:	0800aa69 	.word	0x0800aa69
 800aad0:	0800aa69 	.word	0x0800aa69
 800aad4:	0800abad 	.word	0x0800abad
 800aad8:	6833      	ldr	r3, [r6, #0]
 800aada:	1d1a      	adds	r2, r3, #4
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	6032      	str	r2, [r6, #0]
 800aae0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aae4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aae8:	2301      	movs	r3, #1
 800aaea:	e09c      	b.n	800ac26 <_printf_i+0x1e6>
 800aaec:	6833      	ldr	r3, [r6, #0]
 800aaee:	6820      	ldr	r0, [r4, #0]
 800aaf0:	1d19      	adds	r1, r3, #4
 800aaf2:	6031      	str	r1, [r6, #0]
 800aaf4:	0606      	lsls	r6, r0, #24
 800aaf6:	d501      	bpl.n	800aafc <_printf_i+0xbc>
 800aaf8:	681d      	ldr	r5, [r3, #0]
 800aafa:	e003      	b.n	800ab04 <_printf_i+0xc4>
 800aafc:	0645      	lsls	r5, r0, #25
 800aafe:	d5fb      	bpl.n	800aaf8 <_printf_i+0xb8>
 800ab00:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ab04:	2d00      	cmp	r5, #0
 800ab06:	da03      	bge.n	800ab10 <_printf_i+0xd0>
 800ab08:	232d      	movs	r3, #45	@ 0x2d
 800ab0a:	426d      	negs	r5, r5
 800ab0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab10:	4858      	ldr	r0, [pc, #352]	@ (800ac74 <_printf_i+0x234>)
 800ab12:	230a      	movs	r3, #10
 800ab14:	e011      	b.n	800ab3a <_printf_i+0xfa>
 800ab16:	6821      	ldr	r1, [r4, #0]
 800ab18:	6833      	ldr	r3, [r6, #0]
 800ab1a:	0608      	lsls	r0, r1, #24
 800ab1c:	f853 5b04 	ldr.w	r5, [r3], #4
 800ab20:	d402      	bmi.n	800ab28 <_printf_i+0xe8>
 800ab22:	0649      	lsls	r1, r1, #25
 800ab24:	bf48      	it	mi
 800ab26:	b2ad      	uxthmi	r5, r5
 800ab28:	2f6f      	cmp	r7, #111	@ 0x6f
 800ab2a:	4852      	ldr	r0, [pc, #328]	@ (800ac74 <_printf_i+0x234>)
 800ab2c:	6033      	str	r3, [r6, #0]
 800ab2e:	bf14      	ite	ne
 800ab30:	230a      	movne	r3, #10
 800ab32:	2308      	moveq	r3, #8
 800ab34:	2100      	movs	r1, #0
 800ab36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ab3a:	6866      	ldr	r6, [r4, #4]
 800ab3c:	60a6      	str	r6, [r4, #8]
 800ab3e:	2e00      	cmp	r6, #0
 800ab40:	db05      	blt.n	800ab4e <_printf_i+0x10e>
 800ab42:	6821      	ldr	r1, [r4, #0]
 800ab44:	432e      	orrs	r6, r5
 800ab46:	f021 0104 	bic.w	r1, r1, #4
 800ab4a:	6021      	str	r1, [r4, #0]
 800ab4c:	d04b      	beq.n	800abe6 <_printf_i+0x1a6>
 800ab4e:	4616      	mov	r6, r2
 800ab50:	fbb5 f1f3 	udiv	r1, r5, r3
 800ab54:	fb03 5711 	mls	r7, r3, r1, r5
 800ab58:	5dc7      	ldrb	r7, [r0, r7]
 800ab5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ab5e:	462f      	mov	r7, r5
 800ab60:	42bb      	cmp	r3, r7
 800ab62:	460d      	mov	r5, r1
 800ab64:	d9f4      	bls.n	800ab50 <_printf_i+0x110>
 800ab66:	2b08      	cmp	r3, #8
 800ab68:	d10b      	bne.n	800ab82 <_printf_i+0x142>
 800ab6a:	6823      	ldr	r3, [r4, #0]
 800ab6c:	07df      	lsls	r7, r3, #31
 800ab6e:	d508      	bpl.n	800ab82 <_printf_i+0x142>
 800ab70:	6923      	ldr	r3, [r4, #16]
 800ab72:	6861      	ldr	r1, [r4, #4]
 800ab74:	4299      	cmp	r1, r3
 800ab76:	bfde      	ittt	le
 800ab78:	2330      	movle	r3, #48	@ 0x30
 800ab7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ab7e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ab82:	1b92      	subs	r2, r2, r6
 800ab84:	6122      	str	r2, [r4, #16]
 800ab86:	f8cd a000 	str.w	sl, [sp]
 800ab8a:	464b      	mov	r3, r9
 800ab8c:	aa03      	add	r2, sp, #12
 800ab8e:	4621      	mov	r1, r4
 800ab90:	4640      	mov	r0, r8
 800ab92:	f7ff fee7 	bl	800a964 <_printf_common>
 800ab96:	3001      	adds	r0, #1
 800ab98:	d14a      	bne.n	800ac30 <_printf_i+0x1f0>
 800ab9a:	f04f 30ff 	mov.w	r0, #4294967295
 800ab9e:	b004      	add	sp, #16
 800aba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aba4:	6823      	ldr	r3, [r4, #0]
 800aba6:	f043 0320 	orr.w	r3, r3, #32
 800abaa:	6023      	str	r3, [r4, #0]
 800abac:	4832      	ldr	r0, [pc, #200]	@ (800ac78 <_printf_i+0x238>)
 800abae:	2778      	movs	r7, #120	@ 0x78
 800abb0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800abb4:	6823      	ldr	r3, [r4, #0]
 800abb6:	6831      	ldr	r1, [r6, #0]
 800abb8:	061f      	lsls	r7, r3, #24
 800abba:	f851 5b04 	ldr.w	r5, [r1], #4
 800abbe:	d402      	bmi.n	800abc6 <_printf_i+0x186>
 800abc0:	065f      	lsls	r7, r3, #25
 800abc2:	bf48      	it	mi
 800abc4:	b2ad      	uxthmi	r5, r5
 800abc6:	6031      	str	r1, [r6, #0]
 800abc8:	07d9      	lsls	r1, r3, #31
 800abca:	bf44      	itt	mi
 800abcc:	f043 0320 	orrmi.w	r3, r3, #32
 800abd0:	6023      	strmi	r3, [r4, #0]
 800abd2:	b11d      	cbz	r5, 800abdc <_printf_i+0x19c>
 800abd4:	2310      	movs	r3, #16
 800abd6:	e7ad      	b.n	800ab34 <_printf_i+0xf4>
 800abd8:	4826      	ldr	r0, [pc, #152]	@ (800ac74 <_printf_i+0x234>)
 800abda:	e7e9      	b.n	800abb0 <_printf_i+0x170>
 800abdc:	6823      	ldr	r3, [r4, #0]
 800abde:	f023 0320 	bic.w	r3, r3, #32
 800abe2:	6023      	str	r3, [r4, #0]
 800abe4:	e7f6      	b.n	800abd4 <_printf_i+0x194>
 800abe6:	4616      	mov	r6, r2
 800abe8:	e7bd      	b.n	800ab66 <_printf_i+0x126>
 800abea:	6833      	ldr	r3, [r6, #0]
 800abec:	6825      	ldr	r5, [r4, #0]
 800abee:	6961      	ldr	r1, [r4, #20]
 800abf0:	1d18      	adds	r0, r3, #4
 800abf2:	6030      	str	r0, [r6, #0]
 800abf4:	062e      	lsls	r6, r5, #24
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	d501      	bpl.n	800abfe <_printf_i+0x1be>
 800abfa:	6019      	str	r1, [r3, #0]
 800abfc:	e002      	b.n	800ac04 <_printf_i+0x1c4>
 800abfe:	0668      	lsls	r0, r5, #25
 800ac00:	d5fb      	bpl.n	800abfa <_printf_i+0x1ba>
 800ac02:	8019      	strh	r1, [r3, #0]
 800ac04:	2300      	movs	r3, #0
 800ac06:	6123      	str	r3, [r4, #16]
 800ac08:	4616      	mov	r6, r2
 800ac0a:	e7bc      	b.n	800ab86 <_printf_i+0x146>
 800ac0c:	6833      	ldr	r3, [r6, #0]
 800ac0e:	1d1a      	adds	r2, r3, #4
 800ac10:	6032      	str	r2, [r6, #0]
 800ac12:	681e      	ldr	r6, [r3, #0]
 800ac14:	6862      	ldr	r2, [r4, #4]
 800ac16:	2100      	movs	r1, #0
 800ac18:	4630      	mov	r0, r6
 800ac1a:	f7f5 fb69 	bl	80002f0 <memchr>
 800ac1e:	b108      	cbz	r0, 800ac24 <_printf_i+0x1e4>
 800ac20:	1b80      	subs	r0, r0, r6
 800ac22:	6060      	str	r0, [r4, #4]
 800ac24:	6863      	ldr	r3, [r4, #4]
 800ac26:	6123      	str	r3, [r4, #16]
 800ac28:	2300      	movs	r3, #0
 800ac2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac2e:	e7aa      	b.n	800ab86 <_printf_i+0x146>
 800ac30:	6923      	ldr	r3, [r4, #16]
 800ac32:	4632      	mov	r2, r6
 800ac34:	4649      	mov	r1, r9
 800ac36:	4640      	mov	r0, r8
 800ac38:	47d0      	blx	sl
 800ac3a:	3001      	adds	r0, #1
 800ac3c:	d0ad      	beq.n	800ab9a <_printf_i+0x15a>
 800ac3e:	6823      	ldr	r3, [r4, #0]
 800ac40:	079b      	lsls	r3, r3, #30
 800ac42:	d413      	bmi.n	800ac6c <_printf_i+0x22c>
 800ac44:	68e0      	ldr	r0, [r4, #12]
 800ac46:	9b03      	ldr	r3, [sp, #12]
 800ac48:	4298      	cmp	r0, r3
 800ac4a:	bfb8      	it	lt
 800ac4c:	4618      	movlt	r0, r3
 800ac4e:	e7a6      	b.n	800ab9e <_printf_i+0x15e>
 800ac50:	2301      	movs	r3, #1
 800ac52:	4632      	mov	r2, r6
 800ac54:	4649      	mov	r1, r9
 800ac56:	4640      	mov	r0, r8
 800ac58:	47d0      	blx	sl
 800ac5a:	3001      	adds	r0, #1
 800ac5c:	d09d      	beq.n	800ab9a <_printf_i+0x15a>
 800ac5e:	3501      	adds	r5, #1
 800ac60:	68e3      	ldr	r3, [r4, #12]
 800ac62:	9903      	ldr	r1, [sp, #12]
 800ac64:	1a5b      	subs	r3, r3, r1
 800ac66:	42ab      	cmp	r3, r5
 800ac68:	dcf2      	bgt.n	800ac50 <_printf_i+0x210>
 800ac6a:	e7eb      	b.n	800ac44 <_printf_i+0x204>
 800ac6c:	2500      	movs	r5, #0
 800ac6e:	f104 0619 	add.w	r6, r4, #25
 800ac72:	e7f5      	b.n	800ac60 <_printf_i+0x220>
 800ac74:	0800b065 	.word	0x0800b065
 800ac78:	0800b076 	.word	0x0800b076

0800ac7c <memmove>:
 800ac7c:	4288      	cmp	r0, r1
 800ac7e:	b510      	push	{r4, lr}
 800ac80:	eb01 0402 	add.w	r4, r1, r2
 800ac84:	d902      	bls.n	800ac8c <memmove+0x10>
 800ac86:	4284      	cmp	r4, r0
 800ac88:	4623      	mov	r3, r4
 800ac8a:	d807      	bhi.n	800ac9c <memmove+0x20>
 800ac8c:	1e43      	subs	r3, r0, #1
 800ac8e:	42a1      	cmp	r1, r4
 800ac90:	d008      	beq.n	800aca4 <memmove+0x28>
 800ac92:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac96:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac9a:	e7f8      	b.n	800ac8e <memmove+0x12>
 800ac9c:	4402      	add	r2, r0
 800ac9e:	4601      	mov	r1, r0
 800aca0:	428a      	cmp	r2, r1
 800aca2:	d100      	bne.n	800aca6 <memmove+0x2a>
 800aca4:	bd10      	pop	{r4, pc}
 800aca6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800acaa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800acae:	e7f7      	b.n	800aca0 <memmove+0x24>

0800acb0 <_sbrk_r>:
 800acb0:	b538      	push	{r3, r4, r5, lr}
 800acb2:	4d06      	ldr	r5, [pc, #24]	@ (800accc <_sbrk_r+0x1c>)
 800acb4:	2300      	movs	r3, #0
 800acb6:	4604      	mov	r4, r0
 800acb8:	4608      	mov	r0, r1
 800acba:	602b      	str	r3, [r5, #0]
 800acbc:	f7ff f9c8 	bl	800a050 <_sbrk>
 800acc0:	1c43      	adds	r3, r0, #1
 800acc2:	d102      	bne.n	800acca <_sbrk_r+0x1a>
 800acc4:	682b      	ldr	r3, [r5, #0]
 800acc6:	b103      	cbz	r3, 800acca <_sbrk_r+0x1a>
 800acc8:	6023      	str	r3, [r4, #0]
 800acca:	bd38      	pop	{r3, r4, r5, pc}
 800accc:	24000b80 	.word	0x24000b80

0800acd0 <memcpy>:
 800acd0:	440a      	add	r2, r1
 800acd2:	4291      	cmp	r1, r2
 800acd4:	f100 33ff 	add.w	r3, r0, #4294967295
 800acd8:	d100      	bne.n	800acdc <memcpy+0xc>
 800acda:	4770      	bx	lr
 800acdc:	b510      	push	{r4, lr}
 800acde:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ace2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ace6:	4291      	cmp	r1, r2
 800ace8:	d1f9      	bne.n	800acde <memcpy+0xe>
 800acea:	bd10      	pop	{r4, pc}

0800acec <_realloc_r>:
 800acec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acf0:	4607      	mov	r7, r0
 800acf2:	4614      	mov	r4, r2
 800acf4:	460d      	mov	r5, r1
 800acf6:	b921      	cbnz	r1, 800ad02 <_realloc_r+0x16>
 800acf8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800acfc:	4611      	mov	r1, r2
 800acfe:	f7ff bc4d 	b.w	800a59c <_malloc_r>
 800ad02:	b92a      	cbnz	r2, 800ad10 <_realloc_r+0x24>
 800ad04:	f7ff fbde 	bl	800a4c4 <_free_r>
 800ad08:	4625      	mov	r5, r4
 800ad0a:	4628      	mov	r0, r5
 800ad0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad10:	f000 f81a 	bl	800ad48 <_malloc_usable_size_r>
 800ad14:	4284      	cmp	r4, r0
 800ad16:	4606      	mov	r6, r0
 800ad18:	d802      	bhi.n	800ad20 <_realloc_r+0x34>
 800ad1a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ad1e:	d8f4      	bhi.n	800ad0a <_realloc_r+0x1e>
 800ad20:	4621      	mov	r1, r4
 800ad22:	4638      	mov	r0, r7
 800ad24:	f7ff fc3a 	bl	800a59c <_malloc_r>
 800ad28:	4680      	mov	r8, r0
 800ad2a:	b908      	cbnz	r0, 800ad30 <_realloc_r+0x44>
 800ad2c:	4645      	mov	r5, r8
 800ad2e:	e7ec      	b.n	800ad0a <_realloc_r+0x1e>
 800ad30:	42b4      	cmp	r4, r6
 800ad32:	4622      	mov	r2, r4
 800ad34:	4629      	mov	r1, r5
 800ad36:	bf28      	it	cs
 800ad38:	4632      	movcs	r2, r6
 800ad3a:	f7ff ffc9 	bl	800acd0 <memcpy>
 800ad3e:	4629      	mov	r1, r5
 800ad40:	4638      	mov	r0, r7
 800ad42:	f7ff fbbf 	bl	800a4c4 <_free_r>
 800ad46:	e7f1      	b.n	800ad2c <_realloc_r+0x40>

0800ad48 <_malloc_usable_size_r>:
 800ad48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad4c:	1f18      	subs	r0, r3, #4
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	bfbc      	itt	lt
 800ad52:	580b      	ldrlt	r3, [r1, r0]
 800ad54:	18c0      	addlt	r0, r0, r3
 800ad56:	4770      	bx	lr

0800ad58 <_init>:
 800ad58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad5a:	bf00      	nop
 800ad5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad5e:	bc08      	pop	{r3}
 800ad60:	469e      	mov	lr, r3
 800ad62:	4770      	bx	lr

0800ad64 <_fini>:
 800ad64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad66:	bf00      	nop
 800ad68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad6a:	bc08      	pop	{r3}
 800ad6c:	469e      	mov	lr, r3
 800ad6e:	4770      	bx	lr
