#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000025406cacbc0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000025406d45f00_0 .net "PC", 31 0, L_0000025406dd40b0;  1 drivers
v0000025406d44d80_0 .net "cycles_consumed", 31 0, v0000025406d44880_0;  1 drivers
v0000025406d43f20_0 .var "input_clk", 0 0;
v0000025406d441a0_0 .var "rst", 0 0;
S_0000025406ad9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000025406cacbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000025406c80a30 .functor NOR 1, v0000025406d43f20_0, v0000025406d30b60_0, C4<0>, C4<0>;
L_0000025406c82470 .functor AND 1, v0000025406d15a60_0, v0000025406d15600_0, C4<1>, C4<1>;
L_0000025406c822b0 .functor AND 1, L_0000025406c82470, L_0000025406d458c0, C4<1>, C4<1>;
L_0000025406c81980 .functor AND 1, v0000025406d04420_0, v0000025406d03f20_0, C4<1>, C4<1>;
L_0000025406c81a60 .functor AND 1, L_0000025406c81980, L_0000025406d43fc0, C4<1>, C4<1>;
L_0000025406c82390 .functor AND 1, v0000025406d32820_0, v0000025406d31420_0, C4<1>, C4<1>;
L_0000025406c809c0 .functor AND 1, L_0000025406c82390, L_0000025406d45fa0, C4<1>, C4<1>;
L_0000025406c80db0 .functor AND 1, v0000025406d15a60_0, v0000025406d15600_0, C4<1>, C4<1>;
L_0000025406c80e20 .functor AND 1, L_0000025406c80db0, L_0000025406d45be0, C4<1>, C4<1>;
L_0000025406c80f00 .functor AND 1, v0000025406d04420_0, v0000025406d03f20_0, C4<1>, C4<1>;
L_0000025406c80950 .functor AND 1, L_0000025406c80f00, L_0000025406d44060, C4<1>, C4<1>;
L_0000025406c81c90 .functor AND 1, v0000025406d32820_0, v0000025406d31420_0, C4<1>, C4<1>;
L_0000025406c80f70 .functor AND 1, L_0000025406c81c90, L_0000025406d44100, C4<1>, C4<1>;
L_0000025406d4ae50 .functor NOT 1, L_0000025406c80a30, C4<0>, C4<0>, C4<0>;
L_0000025406d4a130 .functor NOT 1, L_0000025406c80a30, C4<0>, C4<0>, C4<0>;
L_0000025406d54450 .functor NOT 1, L_0000025406c80a30, C4<0>, C4<0>, C4<0>;
L_0000025406d54e60 .functor NOT 1, L_0000025406c80a30, C4<0>, C4<0>, C4<0>;
L_0000025406d54ca0 .functor NOT 1, L_0000025406c80a30, C4<0>, C4<0>, C4<0>;
L_0000025406dd40b0 .functor BUFZ 32, v0000025406d300c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025406d32c80_0 .net "EX1_ALU_OPER1", 31 0, L_0000025406d4b320;  1 drivers
v0000025406d32dc0_0 .net "EX1_ALU_OPER2", 31 0, L_0000025406d548b0;  1 drivers
v0000025406d32e60_0 .net "EX1_PC", 31 0, v0000025406d13800_0;  1 drivers
v0000025406d32f00_0 .net "EX1_PFC", 31 0, v0000025406d13f80_0;  1 drivers
v0000025406d32fa0_0 .net "EX1_PFC_to_IF", 31 0, L_0000025406d42440;  1 drivers
v0000025406d32aa0_0 .net "EX1_forward_to_B", 31 0, v0000025406d142a0_0;  1 drivers
v0000025406d32a00_0 .net "EX1_is_beq", 0 0, v0000025406d12b80_0;  1 drivers
v0000025406d32b40_0 .net "EX1_is_bne", 0 0, v0000025406d13080_0;  1 drivers
v0000025406d2d3c0_0 .net "EX1_is_jal", 0 0, v0000025406d12ea0_0;  1 drivers
v0000025406d2d640_0 .net "EX1_is_jr", 0 0, v0000025406d12680_0;  1 drivers
v0000025406d2d000_0 .net "EX1_is_oper2_immed", 0 0, v0000025406d12860_0;  1 drivers
v0000025406d2c4c0_0 .net "EX1_memread", 0 0, v0000025406d12fe0_0;  1 drivers
v0000025406d2b700_0 .net "EX1_memwrite", 0 0, v0000025406d136c0_0;  1 drivers
v0000025406d2b2a0_0 .net "EX1_opcode", 11 0, v0000025406d125e0_0;  1 drivers
v0000025406d2be80_0 .net "EX1_predicted", 0 0, v0000025406d12a40_0;  1 drivers
v0000025406d2b480_0 .net "EX1_rd_ind", 4 0, v0000025406d14020_0;  1 drivers
v0000025406d2d0a0_0 .net "EX1_rd_indzero", 0 0, v0000025406d12cc0_0;  1 drivers
v0000025406d2ba20_0 .net "EX1_regwrite", 0 0, v0000025406d12d60_0;  1 drivers
v0000025406d2b5c0_0 .net "EX1_rs1", 31 0, v0000025406d12900_0;  1 drivers
v0000025406d2c060_0 .net "EX1_rs1_ind", 4 0, v0000025406d13120_0;  1 drivers
v0000025406d2c100_0 .net "EX1_rs2", 31 0, v0000025406d140c0_0;  1 drivers
v0000025406d2bac0_0 .net "EX1_rs2_ind", 4 0, v0000025406d13c60_0;  1 drivers
v0000025406d2cf60_0 .net "EX1_rs2_out", 31 0, L_0000025406d54920;  1 drivers
v0000025406d2cba0_0 .net "EX2_ALU_OPER1", 31 0, v0000025406d152e0_0;  1 drivers
v0000025406d2c9c0_0 .net "EX2_ALU_OPER2", 31 0, v0000025406d14ca0_0;  1 drivers
v0000025406d2bca0_0 .net "EX2_ALU_OUT", 31 0, L_0000025406d41d60;  1 drivers
v0000025406d2b7a0_0 .net "EX2_PC", 31 0, v0000025406d15100_0;  1 drivers
v0000025406d2bf20_0 .net "EX2_PFC_to_IF", 31 0, v0000025406d147a0_0;  1 drivers
v0000025406d2cec0_0 .net "EX2_forward_to_B", 31 0, v0000025406d15060_0;  1 drivers
v0000025406d2b200_0 .net "EX2_is_beq", 0 0, v0000025406d14d40_0;  1 drivers
v0000025406d2c1a0_0 .net "EX2_is_bne", 0 0, v0000025406d154c0_0;  1 drivers
v0000025406d2d6e0_0 .net "EX2_is_jal", 0 0, v0000025406d148e0_0;  1 drivers
v0000025406d2c560_0 .net "EX2_is_jr", 0 0, v0000025406d15380_0;  1 drivers
v0000025406d2b840_0 .net "EX2_is_oper2_immed", 0 0, v0000025406d14980_0;  1 drivers
v0000025406d2b8e0_0 .net "EX2_memread", 0 0, v0000025406d14c00_0;  1 drivers
v0000025406d2d780_0 .net "EX2_memwrite", 0 0, v0000025406d151a0_0;  1 drivers
v0000025406d2d820_0 .net "EX2_opcode", 11 0, v0000025406d14a20_0;  1 drivers
v0000025406d2c740_0 .net "EX2_predicted", 0 0, v0000025406d14ac0_0;  1 drivers
v0000025406d2b3e0_0 .net "EX2_rd_ind", 4 0, v0000025406d15420_0;  1 drivers
v0000025406d2d280_0 .net "EX2_rd_indzero", 0 0, v0000025406d15600_0;  1 drivers
v0000025406d2d460_0 .net "EX2_regwrite", 0 0, v0000025406d15a60_0;  1 drivers
v0000025406d2d140_0 .net "EX2_rs1", 31 0, v0000025406d156a0_0;  1 drivers
v0000025406d2ca60_0 .net "EX2_rs1_ind", 4 0, v0000025406d157e0_0;  1 drivers
v0000025406d2b520_0 .net "EX2_rs2_ind", 4 0, v0000025406d15880_0;  1 drivers
v0000025406d2d320_0 .net "EX2_rs2_out", 31 0, v0000025406d15920_0;  1 drivers
v0000025406d2d8c0_0 .net "ID_INST", 31 0, v0000025406d1b790_0;  1 drivers
v0000025406d2b980_0 .net "ID_PC", 31 0, v0000025406d1b8d0_0;  1 drivers
v0000025406d2d500_0 .net "ID_PFC_to_EX", 31 0, L_0000025406d48e80;  1 drivers
v0000025406d2b160_0 .net "ID_PFC_to_IF", 31 0, L_0000025406d46b80;  1 drivers
v0000025406d2c7e0_0 .net "ID_forward_to_B", 31 0, L_0000025406d48a20;  1 drivers
v0000025406d2bb60_0 .net "ID_is_beq", 0 0, L_0000025406d48340;  1 drivers
v0000025406d2d1e0_0 .net "ID_is_bne", 0 0, L_0000025406d483e0;  1 drivers
v0000025406d2cb00_0 .net "ID_is_j", 0 0, L_0000025406d49240;  1 drivers
v0000025406d2c240_0 .net "ID_is_jal", 0 0, L_0000025406d491a0;  1 drivers
v0000025406d2d5a0_0 .net "ID_is_jr", 0 0, L_0000025406d48660;  1 drivers
v0000025406d2b660_0 .net "ID_is_oper2_immed", 0 0, L_0000025406d4a590;  1 drivers
v0000025406d2b340_0 .net "ID_memread", 0 0, L_0000025406d49380;  1 drivers
v0000025406d2bc00_0 .net "ID_memwrite", 0 0, L_0000025406d49060;  1 drivers
v0000025406d2c2e0_0 .net "ID_opcode", 11 0, v0000025406d2f260_0;  1 drivers
v0000025406d2c380_0 .net "ID_predicted", 0 0, v0000025406d1e0d0_0;  1 drivers
v0000025406d2c420_0 .net "ID_rd_ind", 4 0, v0000025406d2fc60_0;  1 drivers
v0000025406d2cd80_0 .net "ID_regwrite", 0 0, L_0000025406d48fc0;  1 drivers
v0000025406d2ce20_0 .net "ID_rs1", 31 0, v0000025406d174b0_0;  1 drivers
v0000025406d2bd40_0 .net "ID_rs1_ind", 4 0, v0000025406d2fe40_0;  1 drivers
v0000025406d2cc40_0 .net "ID_rs2", 31 0, v0000025406d17a50_0;  1 drivers
v0000025406d2bde0_0 .net "ID_rs2_ind", 4 0, v0000025406d2f580_0;  1 drivers
v0000025406d2bfc0_0 .net "IF_INST", 31 0, L_0000025406d4a750;  1 drivers
v0000025406d2c600_0 .net "IF_pc", 31 0, v0000025406d300c0_0;  1 drivers
v0000025406d2c6a0_0 .net "MEM_ALU_OUT", 31 0, v0000025406d029e0_0;  1 drivers
v0000025406d2c880_0 .net "MEM_Data_mem_out", 31 0, v0000025406d312e0_0;  1 drivers
v0000025406d2c920_0 .net "MEM_memread", 0 0, v0000025406d04100_0;  1 drivers
v0000025406d2cce0_0 .net "MEM_memwrite", 0 0, v0000025406d03160_0;  1 drivers
v0000025406d45a00_0 .net "MEM_opcode", 11 0, v0000025406d04240_0;  1 drivers
v0000025406d462c0_0 .net "MEM_rd_ind", 4 0, v0000025406d04600_0;  1 drivers
v0000025406d455a0_0 .net "MEM_rd_indzero", 0 0, v0000025406d03f20_0;  1 drivers
v0000025406d45500_0 .net "MEM_regwrite", 0 0, v0000025406d04420_0;  1 drivers
v0000025406d44ec0_0 .net "MEM_rs2", 31 0, v0000025406d03200_0;  1 drivers
v0000025406d450a0_0 .net "PC", 31 0, L_0000025406dd40b0;  alias, 1 drivers
v0000025406d45d20_0 .net "STALL_ID1_FLUSH", 0 0, v0000025406d1ddb0_0;  1 drivers
v0000025406d451e0_0 .net "STALL_ID2_FLUSH", 0 0, v0000025406d1d630_0;  1 drivers
v0000025406d44240_0 .net "STALL_IF_FLUSH", 0 0, v0000025406d1e530_0;  1 drivers
v0000025406d46360_0 .net "WB_ALU_OUT", 31 0, v0000025406d326e0_0;  1 drivers
v0000025406d44e20_0 .net "WB_Data_mem_out", 31 0, v0000025406d31600_0;  1 drivers
v0000025406d460e0_0 .net "WB_memread", 0 0, v0000025406d32780_0;  1 drivers
v0000025406d45140_0 .net "WB_rd_ind", 4 0, v0000025406d30f20_0;  1 drivers
v0000025406d442e0_0 .net "WB_rd_indzero", 0 0, v0000025406d31420_0;  1 drivers
v0000025406d46220_0 .net "WB_regwrite", 0 0, v0000025406d32820_0;  1 drivers
v0000025406d45320_0 .net "Wrong_prediction", 0 0, L_0000025406d54c30;  1 drivers
v0000025406d45640_0 .net *"_ivl_1", 0 0, L_0000025406c82470;  1 drivers
v0000025406d45960_0 .net *"_ivl_13", 0 0, L_0000025406c82390;  1 drivers
v0000025406d46400_0 .net *"_ivl_14", 0 0, L_0000025406d45fa0;  1 drivers
v0000025406d45280_0 .net *"_ivl_19", 0 0, L_0000025406c80db0;  1 drivers
v0000025406d45dc0_0 .net *"_ivl_2", 0 0, L_0000025406d458c0;  1 drivers
v0000025406d46040_0 .net *"_ivl_20", 0 0, L_0000025406d45be0;  1 drivers
v0000025406d453c0_0 .net *"_ivl_25", 0 0, L_0000025406c80f00;  1 drivers
v0000025406d44380_0 .net *"_ivl_26", 0 0, L_0000025406d44060;  1 drivers
v0000025406d44420_0 .net *"_ivl_31", 0 0, L_0000025406c81c90;  1 drivers
v0000025406d44740_0 .net *"_ivl_32", 0 0, L_0000025406d44100;  1 drivers
v0000025406d44a60_0 .net *"_ivl_40", 31 0, L_0000025406d494c0;  1 drivers
L_0000025406d60c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025406d444c0_0 .net *"_ivl_43", 26 0, L_0000025406d60c58;  1 drivers
L_0000025406d60ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025406d44600_0 .net/2u *"_ivl_44", 31 0, L_0000025406d60ca0;  1 drivers
v0000025406d45aa0_0 .net *"_ivl_52", 31 0, L_0000025406dbf310;  1 drivers
L_0000025406d60d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025406d456e0_0 .net *"_ivl_55", 26 0, L_0000025406d60d30;  1 drivers
L_0000025406d60d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025406d44560_0 .net/2u *"_ivl_56", 31 0, L_0000025406d60d78;  1 drivers
v0000025406d44f60_0 .net *"_ivl_7", 0 0, L_0000025406c81980;  1 drivers
v0000025406d464a0_0 .net *"_ivl_8", 0 0, L_0000025406d43fc0;  1 drivers
v0000025406d45460_0 .net "alu_selA", 1 0, L_0000025406d45b40;  1 drivers
v0000025406d46680_0 .net "alu_selB", 1 0, L_0000025406d48480;  1 drivers
v0000025406d45c80_0 .net "clk", 0 0, L_0000025406c80a30;  1 drivers
v0000025406d44880_0 .var "cycles_consumed", 31 0;
v0000025406d44b00_0 .net "exhaz", 0 0, L_0000025406c81a60;  1 drivers
v0000025406d446a0_0 .net "exhaz2", 0 0, L_0000025406c80950;  1 drivers
v0000025406d46180_0 .net "hlt", 0 0, v0000025406d30b60_0;  1 drivers
v0000025406d447e0_0 .net "idhaz", 0 0, L_0000025406c822b0;  1 drivers
v0000025406d44920_0 .net "idhaz2", 0 0, L_0000025406c80e20;  1 drivers
v0000025406d449c0_0 .net "if_id_write", 0 0, v0000025406d1e3f0_0;  1 drivers
v0000025406d46540_0 .net "input_clk", 0 0, v0000025406d43f20_0;  1 drivers
v0000025406d45780_0 .net "is_branch_and_taken", 0 0, L_0000025406d4aec0;  1 drivers
v0000025406d45000_0 .net "memhaz", 0 0, L_0000025406c809c0;  1 drivers
v0000025406d44ba0_0 .net "memhaz2", 0 0, L_0000025406c80f70;  1 drivers
v0000025406d44c40_0 .net "pc_src", 2 0, L_0000025406d46f40;  1 drivers
v0000025406d45820_0 .net "pc_write", 0 0, v0000025406d1e490_0;  1 drivers
v0000025406d465e0_0 .net "rst", 0 0, v0000025406d441a0_0;  1 drivers
v0000025406d44ce0_0 .net "store_rs2_forward", 1 0, L_0000025406d47260;  1 drivers
v0000025406d45e60_0 .net "wdata_to_reg_file", 31 0, L_0000025406dd2fa0;  1 drivers
E_0000025406c8b5d0/0 .event negedge, v0000025406d1bf10_0;
E_0000025406c8b5d0/1 .event posedge, v0000025406d03660_0;
E_0000025406c8b5d0 .event/or E_0000025406c8b5d0/0, E_0000025406c8b5d0/1;
L_0000025406d458c0 .cmp/eq 5, v0000025406d15420_0, v0000025406d13120_0;
L_0000025406d43fc0 .cmp/eq 5, v0000025406d04600_0, v0000025406d13120_0;
L_0000025406d45fa0 .cmp/eq 5, v0000025406d30f20_0, v0000025406d13120_0;
L_0000025406d45be0 .cmp/eq 5, v0000025406d15420_0, v0000025406d13c60_0;
L_0000025406d44060 .cmp/eq 5, v0000025406d04600_0, v0000025406d13c60_0;
L_0000025406d44100 .cmp/eq 5, v0000025406d30f20_0, v0000025406d13c60_0;
L_0000025406d494c0 .concat [ 5 27 0 0], v0000025406d2fc60_0, L_0000025406d60c58;
L_0000025406d49560 .cmp/ne 32, L_0000025406d494c0, L_0000025406d60ca0;
L_0000025406dbf310 .concat [ 5 27 0 0], v0000025406d15420_0, L_0000025406d60d30;
L_0000025406dbee10 .cmp/ne 32, L_0000025406dbf310, L_0000025406d60d78;
S_00000254067ad800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000025406ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000025406c80c60 .functor NOT 1, L_0000025406c81a60, C4<0>, C4<0>, C4<0>;
L_0000025406c81ad0 .functor AND 1, L_0000025406c809c0, L_0000025406c80c60, C4<1>, C4<1>;
L_0000025406c81bb0 .functor OR 1, L_0000025406c822b0, L_0000025406c81ad0, C4<0>, C4<0>;
L_0000025406c82400 .functor OR 1, L_0000025406c822b0, L_0000025406c81a60, C4<0>, C4<0>;
v0000025406cab840_0 .net *"_ivl_12", 0 0, L_0000025406c82400;  1 drivers
v0000025406caada0_0 .net *"_ivl_2", 0 0, L_0000025406c80c60;  1 drivers
v0000025406cab8e0_0 .net *"_ivl_5", 0 0, L_0000025406c81ad0;  1 drivers
v0000025406cac600_0 .net *"_ivl_7", 0 0, L_0000025406c81bb0;  1 drivers
v0000025406cab980_0 .net "alu_selA", 1 0, L_0000025406d45b40;  alias, 1 drivers
v0000025406cabac0_0 .net "exhaz", 0 0, L_0000025406c81a60;  alias, 1 drivers
v0000025406cac100_0 .net "idhaz", 0 0, L_0000025406c822b0;  alias, 1 drivers
v0000025406cac380_0 .net "memhaz", 0 0, L_0000025406c809c0;  alias, 1 drivers
L_0000025406d45b40 .concat8 [ 1 1 0 0], L_0000025406c81bb0, L_0000025406c82400;
S_00000254067ad990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000025406ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000025406c810c0 .functor NOT 1, L_0000025406c80950, C4<0>, C4<0>, C4<0>;
L_0000025406c81130 .functor AND 1, L_0000025406c80f70, L_0000025406c810c0, C4<1>, C4<1>;
L_0000025406c81d00 .functor OR 1, L_0000025406c80e20, L_0000025406c81130, C4<0>, C4<0>;
L_0000025406c811a0 .functor NOT 1, v0000025406d12860_0, C4<0>, C4<0>, C4<0>;
L_0000025406c81520 .functor AND 1, L_0000025406c81d00, L_0000025406c811a0, C4<1>, C4<1>;
L_0000025406c81590 .functor OR 1, L_0000025406c80e20, L_0000025406c80950, C4<0>, C4<0>;
L_0000025406c81d70 .functor NOT 1, v0000025406d12860_0, C4<0>, C4<0>, C4<0>;
L_0000025406c825c0 .functor AND 1, L_0000025406c81590, L_0000025406c81d70, C4<1>, C4<1>;
v0000025406cac6a0_0 .net "EX1_is_oper2_immed", 0 0, v0000025406d12860_0;  alias, 1 drivers
v0000025406cac740_0 .net *"_ivl_11", 0 0, L_0000025406c81520;  1 drivers
v0000025406cabfc0_0 .net *"_ivl_16", 0 0, L_0000025406c81590;  1 drivers
v0000025406cabc00_0 .net *"_ivl_17", 0 0, L_0000025406c81d70;  1 drivers
v0000025406cabca0_0 .net *"_ivl_2", 0 0, L_0000025406c810c0;  1 drivers
v0000025406caa940_0 .net *"_ivl_20", 0 0, L_0000025406c825c0;  1 drivers
v0000025406caae40_0 .net *"_ivl_5", 0 0, L_0000025406c81130;  1 drivers
v0000025406cabe80_0 .net *"_ivl_7", 0 0, L_0000025406c81d00;  1 drivers
v0000025406cab200_0 .net *"_ivl_8", 0 0, L_0000025406c811a0;  1 drivers
v0000025406cab2a0_0 .net "alu_selB", 1 0, L_0000025406d48480;  alias, 1 drivers
v0000025406cab340_0 .net "exhaz", 0 0, L_0000025406c80950;  alias, 1 drivers
v0000025406caaee0_0 .net "idhaz", 0 0, L_0000025406c80e20;  alias, 1 drivers
v0000025406caa9e0_0 .net "memhaz", 0 0, L_0000025406c80f70;  alias, 1 drivers
L_0000025406d48480 .concat8 [ 1 1 0 0], L_0000025406c81520, L_0000025406c825c0;
S_0000025406aa6030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000025406ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000025406c82550 .functor NOT 1, L_0000025406c80950, C4<0>, C4<0>, C4<0>;
L_0000025406c82630 .functor AND 1, L_0000025406c80f70, L_0000025406c82550, C4<1>, C4<1>;
L_0000025406c826a0 .functor OR 1, L_0000025406c80e20, L_0000025406c82630, C4<0>, C4<0>;
L_0000025406c82710 .functor OR 1, L_0000025406c80e20, L_0000025406c80950, C4<0>, C4<0>;
v0000025406cab3e0_0 .net *"_ivl_12", 0 0, L_0000025406c82710;  1 drivers
v0000025406cabf20_0 .net *"_ivl_2", 0 0, L_0000025406c82550;  1 drivers
v0000025406cac060_0 .net *"_ivl_5", 0 0, L_0000025406c82630;  1 drivers
v0000025406caaa80_0 .net *"_ivl_7", 0 0, L_0000025406c826a0;  1 drivers
v0000025406cab0c0_0 .net "exhaz", 0 0, L_0000025406c80950;  alias, 1 drivers
v0000025406caab20_0 .net "idhaz", 0 0, L_0000025406c80e20;  alias, 1 drivers
v0000025406c29720_0 .net "memhaz", 0 0, L_0000025406c80f70;  alias, 1 drivers
v0000025406c29cc0_0 .net "store_rs2_forward", 1 0, L_0000025406d47260;  alias, 1 drivers
L_0000025406d47260 .concat8 [ 1 1 0 0], L_0000025406c826a0, L_0000025406c82710;
S_0000025406aa61c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000025406ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000025406c297c0_0 .net "EX_ALU_OUT", 31 0, L_0000025406d41d60;  alias, 1 drivers
v0000025406c28aa0_0 .net "EX_memread", 0 0, v0000025406d14c00_0;  alias, 1 drivers
v0000025406c10150_0 .net "EX_memwrite", 0 0, v0000025406d151a0_0;  alias, 1 drivers
v0000025406c10790_0 .net "EX_opcode", 11 0, v0000025406d14a20_0;  alias, 1 drivers
v0000025406d03520_0 .net "EX_rd_ind", 4 0, v0000025406d15420_0;  alias, 1 drivers
v0000025406d030c0_0 .net "EX_rd_indzero", 0 0, L_0000025406dbee10;  1 drivers
v0000025406d03ca0_0 .net "EX_regwrite", 0 0, v0000025406d15a60_0;  alias, 1 drivers
v0000025406d02a80_0 .net "EX_rs2_out", 31 0, v0000025406d15920_0;  alias, 1 drivers
v0000025406d029e0_0 .var "MEM_ALU_OUT", 31 0;
v0000025406d04100_0 .var "MEM_memread", 0 0;
v0000025406d03160_0 .var "MEM_memwrite", 0 0;
v0000025406d04240_0 .var "MEM_opcode", 11 0;
v0000025406d04600_0 .var "MEM_rd_ind", 4 0;
v0000025406d03f20_0 .var "MEM_rd_indzero", 0 0;
v0000025406d04420_0 .var "MEM_regwrite", 0 0;
v0000025406d03200_0 .var "MEM_rs2", 31 0;
v0000025406d035c0_0 .net "clk", 0 0, L_0000025406d54e60;  1 drivers
v0000025406d03660_0 .net "rst", 0 0, v0000025406d441a0_0;  alias, 1 drivers
E_0000025406c8aa90 .event posedge, v0000025406d03660_0, v0000025406d035c0_0;
S_00000254067a69c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000025406ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000025406ab1490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000025406ab14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000025406ab1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000025406ab1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000025406ab1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000025406ab15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000025406ab15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000025406ab1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000025406ab1650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000025406ab1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000025406ab16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000025406ab16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000025406ab1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000025406ab1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000025406ab17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000025406ab17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000025406ab1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000025406ab1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000025406ab1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000025406ab18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000025406ab18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000025406ab1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000025406ab1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000025406ab1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000025406ab19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000025406d540d0 .functor XOR 1, L_0000025406d54060, v0000025406d14ac0_0, C4<0>, C4<0>;
L_0000025406d54ed0 .functor NOT 1, L_0000025406d540d0, C4<0>, C4<0>, C4<0>;
L_0000025406d54bc0 .functor OR 1, v0000025406d441a0_0, L_0000025406d54ed0, C4<0>, C4<0>;
L_0000025406d54c30 .functor NOT 1, L_0000025406d54bc0, C4<0>, C4<0>, C4<0>;
v0000025406d07990_0 .net "ALU_OP", 3 0, v0000025406d073f0_0;  1 drivers
v0000025406d08bb0_0 .net "BranchDecision", 0 0, L_0000025406d54060;  1 drivers
v0000025406d09d30_0 .net "CF", 0 0, v0000025406d07170_0;  1 drivers
v0000025406d08f70_0 .net "EX_opcode", 11 0, v0000025406d14a20_0;  alias, 1 drivers
v0000025406d091f0_0 .net "Wrong_prediction", 0 0, L_0000025406d54c30;  alias, 1 drivers
v0000025406d09290_0 .net "ZF", 0 0, L_0000025406d54610;  1 drivers
L_0000025406d60ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025406d09650_0 .net/2u *"_ivl_0", 31 0, L_0000025406d60ce8;  1 drivers
v0000025406d08c50_0 .net *"_ivl_11", 0 0, L_0000025406d54bc0;  1 drivers
v0000025406d08d90_0 .net *"_ivl_2", 31 0, L_0000025406d41cc0;  1 drivers
v0000025406d08e30_0 .net *"_ivl_6", 0 0, L_0000025406d540d0;  1 drivers
v0000025406d09330_0 .net *"_ivl_8", 0 0, L_0000025406d54ed0;  1 drivers
v0000025406d096f0_0 .net "alu_out", 31 0, L_0000025406d41d60;  alias, 1 drivers
v0000025406d09970_0 .net "alu_outw", 31 0, v0000025406d07350_0;  1 drivers
v0000025406d09dd0_0 .net "is_beq", 0 0, v0000025406d14d40_0;  alias, 1 drivers
v0000025406d09ab0_0 .net "is_bne", 0 0, v0000025406d154c0_0;  alias, 1 drivers
v0000025406d08cf0_0 .net "is_jal", 0 0, v0000025406d148e0_0;  alias, 1 drivers
v0000025406d09b50_0 .net "oper1", 31 0, v0000025406d152e0_0;  alias, 1 drivers
v0000025406d09790_0 .net "oper2", 31 0, v0000025406d14ca0_0;  alias, 1 drivers
v0000025406d09e70_0 .net "pc", 31 0, v0000025406d15100_0;  alias, 1 drivers
v0000025406d093d0_0 .net "predicted", 0 0, v0000025406d14ac0_0;  alias, 1 drivers
v0000025406d09470_0 .net "rst", 0 0, v0000025406d441a0_0;  alias, 1 drivers
L_0000025406d41cc0 .arith/sum 32, v0000025406d15100_0, L_0000025406d60ce8;
L_0000025406d41d60 .functor MUXZ 32, v0000025406d07350_0, L_0000025406d41cc0, v0000025406d148e0_0, C4<>;
S_00000254067a6b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000254067a69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000025406d53ea0 .functor AND 1, v0000025406d14d40_0, L_0000025406d53e30, C4<1>, C4<1>;
L_0000025406d53f80 .functor NOT 1, L_0000025406d53e30, C4<0>, C4<0>, C4<0>;
L_0000025406d53ff0 .functor AND 1, v0000025406d154c0_0, L_0000025406d53f80, C4<1>, C4<1>;
L_0000025406d54060 .functor OR 1, L_0000025406d53ea0, L_0000025406d53ff0, C4<0>, C4<0>;
v0000025406d07670_0 .net "BranchDecision", 0 0, L_0000025406d54060;  alias, 1 drivers
v0000025406d08390_0 .net *"_ivl_2", 0 0, L_0000025406d53f80;  1 drivers
v0000025406d069f0_0 .net "is_beq", 0 0, v0000025406d14d40_0;  alias, 1 drivers
v0000025406d06a90_0 .net "is_beq_taken", 0 0, L_0000025406d53ea0;  1 drivers
v0000025406d06ef0_0 .net "is_bne", 0 0, v0000025406d154c0_0;  alias, 1 drivers
v0000025406d07710_0 .net "is_bne_taken", 0 0, L_0000025406d53ff0;  1 drivers
v0000025406d06e50_0 .net "is_eq", 0 0, L_0000025406d53e30;  1 drivers
v0000025406d06f90_0 .net "oper1", 31 0, v0000025406d152e0_0;  alias, 1 drivers
v0000025406d07e90_0 .net "oper2", 31 0, v0000025406d14ca0_0;  alias, 1 drivers
S_0000025406ac9aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000254067a6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000025406d54990 .functor XOR 1, L_0000025406d42c60, L_0000025406d43700, C4<0>, C4<0>;
L_0000025406d53490 .functor XOR 1, L_0000025406d417c0, L_0000025406d41860, C4<0>, C4<0>;
L_0000025406d54a00 .functor XOR 1, L_0000025406d42d00, L_0000025406d42ee0, C4<0>, C4<0>;
L_0000025406d543e0 .functor XOR 1, L_0000025406d43200, L_0000025406d435c0, C4<0>, C4<0>;
L_0000025406d533b0 .functor XOR 1, L_0000025406d437a0, L_0000025406d41900, C4<0>, C4<0>;
L_0000025406d54370 .functor XOR 1, L_0000025406d438e0, L_0000025406d43980, C4<0>, C4<0>;
L_0000025406d53c70 .functor XOR 1, L_0000025406dbc2f0, L_0000025406dbb8f0, C4<0>, C4<0>;
L_0000025406d53960 .functor XOR 1, L_0000025406dbcb10, L_0000025406dbbad0, C4<0>, C4<0>;
L_0000025406d53500 .functor XOR 1, L_0000025406dba810, L_0000025406dbb710, C4<0>, C4<0>;
L_0000025406d54a70 .functor XOR 1, L_0000025406dbc570, L_0000025406dbb850, C4<0>, C4<0>;
L_0000025406d53b20 .functor XOR 1, L_0000025406dbc890, L_0000025406dbadb0, C4<0>, C4<0>;
L_0000025406d53810 .functor XOR 1, L_0000025406dbac70, L_0000025406dbb530, C4<0>, C4<0>;
L_0000025406d54680 .functor XOR 1, L_0000025406dbc1b0, L_0000025406dbb350, C4<0>, C4<0>;
L_0000025406d53650 .functor XOR 1, L_0000025406dbc070, L_0000025406dba590, C4<0>, C4<0>;
L_0000025406d53c00 .functor XOR 1, L_0000025406dbc390, L_0000025406dbbc10, C4<0>, C4<0>;
L_0000025406d536c0 .functor XOR 1, L_0000025406dba950, L_0000025406dbcbb0, C4<0>, C4<0>;
L_0000025406d53570 .functor XOR 1, L_0000025406dbc610, L_0000025406dbb490, C4<0>, C4<0>;
L_0000025406d53880 .functor XOR 1, L_0000025406dbc930, L_0000025406dbb990, C4<0>, C4<0>;
L_0000025406d54ae0 .functor XOR 1, L_0000025406dbbdf0, L_0000025406dbb5d0, C4<0>, C4<0>;
L_0000025406d54b50 .functor XOR 1, L_0000025406dbc430, L_0000025406dbb170, C4<0>, C4<0>;
L_0000025406d53b90 .functor XOR 1, L_0000025406dba9f0, L_0000025406dbc110, C4<0>, C4<0>;
L_0000025406d53f10 .functor XOR 1, L_0000025406dbc250, L_0000025406dbb670, C4<0>, C4<0>;
L_0000025406d52fc0 .functor XOR 1, L_0000025406dbb030, L_0000025406dbaef0, C4<0>, C4<0>;
L_0000025406d541b0 .functor XOR 1, L_0000025406dbba30, L_0000025406dbbd50, C4<0>, C4<0>;
L_0000025406d54290 .functor XOR 1, L_0000025406dbbb70, L_0000025406dbb7b0, C4<0>, C4<0>;
L_0000025406d539d0 .functor XOR 1, L_0000025406dbbcb0, L_0000025406dbc9d0, C4<0>, C4<0>;
L_0000025406d53030 .functor XOR 1, L_0000025406dbca70, L_0000025406dbc6b0, C4<0>, C4<0>;
L_0000025406d53110 .functor XOR 1, L_0000025406dbc750, L_0000025406dba8b0, C4<0>, C4<0>;
L_0000025406d53a40 .functor XOR 1, L_0000025406dbc7f0, L_0000025406dbcc50, C4<0>, C4<0>;
L_0000025406d53ab0 .functor XOR 1, L_0000025406dbae50, L_0000025406dbaa90, C4<0>, C4<0>;
L_0000025406d53d50 .functor XOR 1, L_0000025406dbbe90, L_0000025406dbb210, C4<0>, C4<0>;
L_0000025406d53dc0 .functor XOR 1, L_0000025406dbab30, L_0000025406dbccf0, C4<0>, C4<0>;
L_0000025406d53e30/0/0 .functor OR 1, L_0000025406dbbf30, L_0000025406dbb2b0, L_0000025406dba630, L_0000025406dbb3f0;
L_0000025406d53e30/0/4 .functor OR 1, L_0000025406dbbfd0, L_0000025406dba6d0, L_0000025406dbaf90, L_0000025406dbabd0;
L_0000025406d53e30/0/8 .functor OR 1, L_0000025406dba770, L_0000025406dbad10, L_0000025406dbb0d0, L_0000025406dbdab0;
L_0000025406d53e30/0/12 .functor OR 1, L_0000025406dbf270, L_0000025406dbd5b0, L_0000025406dbeeb0, L_0000025406dbea50;
L_0000025406d53e30/0/16 .functor OR 1, L_0000025406dbec30, L_0000025406dbdbf0, L_0000025406dbd470, L_0000025406dbe690;
L_0000025406d53e30/0/20 .functor OR 1, L_0000025406dbdd30, L_0000025406dbd010, L_0000025406dbd1f0, L_0000025406dbeaf0;
L_0000025406d53e30/0/24 .functor OR 1, L_0000025406dbdfb0, L_0000025406dbddd0, L_0000025406dbd510, L_0000025406dbe9b0;
L_0000025406d53e30/0/28 .functor OR 1, L_0000025406dbd150, L_0000025406dbe7d0, L_0000025406dbdc90, L_0000025406dbed70;
L_0000025406d53e30/1/0 .functor OR 1, L_0000025406d53e30/0/0, L_0000025406d53e30/0/4, L_0000025406d53e30/0/8, L_0000025406d53e30/0/12;
L_0000025406d53e30/1/4 .functor OR 1, L_0000025406d53e30/0/16, L_0000025406d53e30/0/20, L_0000025406d53e30/0/24, L_0000025406d53e30/0/28;
L_0000025406d53e30 .functor NOR 1, L_0000025406d53e30/1/0, L_0000025406d53e30/1/4, C4<0>, C4<0>;
v0000025406d021c0_0 .net *"_ivl_0", 0 0, L_0000025406d54990;  1 drivers
v0000025406d037a0_0 .net *"_ivl_101", 0 0, L_0000025406dbb490;  1 drivers
v0000025406d033e0_0 .net *"_ivl_102", 0 0, L_0000025406d53880;  1 drivers
v0000025406d03ac0_0 .net *"_ivl_105", 0 0, L_0000025406dbc930;  1 drivers
v0000025406d024e0_0 .net *"_ivl_107", 0 0, L_0000025406dbb990;  1 drivers
v0000025406d02ee0_0 .net *"_ivl_108", 0 0, L_0000025406d54ae0;  1 drivers
v0000025406d03480_0 .net *"_ivl_11", 0 0, L_0000025406d41860;  1 drivers
v0000025406d03840_0 .net *"_ivl_111", 0 0, L_0000025406dbbdf0;  1 drivers
v0000025406d041a0_0 .net *"_ivl_113", 0 0, L_0000025406dbb5d0;  1 drivers
v0000025406d047e0_0 .net *"_ivl_114", 0 0, L_0000025406d54b50;  1 drivers
v0000025406d028a0_0 .net *"_ivl_117", 0 0, L_0000025406dbc430;  1 drivers
v0000025406d04380_0 .net *"_ivl_119", 0 0, L_0000025406dbb170;  1 drivers
v0000025406d02620_0 .net *"_ivl_12", 0 0, L_0000025406d54a00;  1 drivers
v0000025406d042e0_0 .net *"_ivl_120", 0 0, L_0000025406d53b90;  1 drivers
v0000025406d032a0_0 .net *"_ivl_123", 0 0, L_0000025406dba9f0;  1 drivers
v0000025406d03de0_0 .net *"_ivl_125", 0 0, L_0000025406dbc110;  1 drivers
v0000025406d02580_0 .net *"_ivl_126", 0 0, L_0000025406d53f10;  1 drivers
v0000025406d044c0_0 .net *"_ivl_129", 0 0, L_0000025406dbc250;  1 drivers
v0000025406d02b20_0 .net *"_ivl_131", 0 0, L_0000025406dbb670;  1 drivers
v0000025406d026c0_0 .net *"_ivl_132", 0 0, L_0000025406d52fc0;  1 drivers
v0000025406d04880_0 .net *"_ivl_135", 0 0, L_0000025406dbb030;  1 drivers
v0000025406d02760_0 .net *"_ivl_137", 0 0, L_0000025406dbaef0;  1 drivers
v0000025406d02c60_0 .net *"_ivl_138", 0 0, L_0000025406d541b0;  1 drivers
v0000025406d02d00_0 .net *"_ivl_141", 0 0, L_0000025406dbba30;  1 drivers
v0000025406d02300_0 .net *"_ivl_143", 0 0, L_0000025406dbbd50;  1 drivers
v0000025406d03340_0 .net *"_ivl_144", 0 0, L_0000025406d54290;  1 drivers
v0000025406d02940_0 .net *"_ivl_147", 0 0, L_0000025406dbbb70;  1 drivers
v0000025406d04560_0 .net *"_ivl_149", 0 0, L_0000025406dbb7b0;  1 drivers
v0000025406d038e0_0 .net *"_ivl_15", 0 0, L_0000025406d42d00;  1 drivers
v0000025406d02da0_0 .net *"_ivl_150", 0 0, L_0000025406d539d0;  1 drivers
v0000025406d02800_0 .net *"_ivl_153", 0 0, L_0000025406dbbcb0;  1 drivers
v0000025406d02bc0_0 .net *"_ivl_155", 0 0, L_0000025406dbc9d0;  1 drivers
v0000025406d046a0_0 .net *"_ivl_156", 0 0, L_0000025406d53030;  1 drivers
v0000025406d03980_0 .net *"_ivl_159", 0 0, L_0000025406dbca70;  1 drivers
v0000025406d03e80_0 .net *"_ivl_161", 0 0, L_0000025406dbc6b0;  1 drivers
v0000025406d04060_0 .net *"_ivl_162", 0 0, L_0000025406d53110;  1 drivers
v0000025406d04740_0 .net *"_ivl_165", 0 0, L_0000025406dbc750;  1 drivers
v0000025406d02e40_0 .net *"_ivl_167", 0 0, L_0000025406dba8b0;  1 drivers
v0000025406d04920_0 .net *"_ivl_168", 0 0, L_0000025406d53a40;  1 drivers
v0000025406d02f80_0 .net *"_ivl_17", 0 0, L_0000025406d42ee0;  1 drivers
v0000025406d03020_0 .net *"_ivl_171", 0 0, L_0000025406dbc7f0;  1 drivers
v0000025406d03a20_0 .net *"_ivl_173", 0 0, L_0000025406dbcc50;  1 drivers
v0000025406d03d40_0 .net *"_ivl_174", 0 0, L_0000025406d53ab0;  1 drivers
v0000025406d03b60_0 .net *"_ivl_177", 0 0, L_0000025406dbae50;  1 drivers
v0000025406d03c00_0 .net *"_ivl_179", 0 0, L_0000025406dbaa90;  1 drivers
v0000025406d03fc0_0 .net *"_ivl_18", 0 0, L_0000025406d543e0;  1 drivers
v0000025406d02260_0 .net *"_ivl_180", 0 0, L_0000025406d53d50;  1 drivers
v0000025406d023a0_0 .net *"_ivl_183", 0 0, L_0000025406dbbe90;  1 drivers
v0000025406d02440_0 .net *"_ivl_185", 0 0, L_0000025406dbb210;  1 drivers
v0000025406d050a0_0 .net *"_ivl_186", 0 0, L_0000025406d53dc0;  1 drivers
v0000025406d05640_0 .net *"_ivl_190", 0 0, L_0000025406dbab30;  1 drivers
v0000025406d04ba0_0 .net *"_ivl_192", 0 0, L_0000025406dbccf0;  1 drivers
v0000025406d05780_0 .net *"_ivl_194", 0 0, L_0000025406dbbf30;  1 drivers
v0000025406d04e20_0 .net *"_ivl_196", 0 0, L_0000025406dbb2b0;  1 drivers
v0000025406d05280_0 .net *"_ivl_198", 0 0, L_0000025406dba630;  1 drivers
v0000025406d056e0_0 .net *"_ivl_200", 0 0, L_0000025406dbb3f0;  1 drivers
v0000025406d05960_0 .net *"_ivl_202", 0 0, L_0000025406dbbfd0;  1 drivers
v0000025406d05dc0_0 .net *"_ivl_204", 0 0, L_0000025406dba6d0;  1 drivers
v0000025406d058c0_0 .net *"_ivl_206", 0 0, L_0000025406dbaf90;  1 drivers
v0000025406d05aa0_0 .net *"_ivl_208", 0 0, L_0000025406dbabd0;  1 drivers
v0000025406d05820_0 .net *"_ivl_21", 0 0, L_0000025406d43200;  1 drivers
v0000025406d05a00_0 .net *"_ivl_210", 0 0, L_0000025406dba770;  1 drivers
v0000025406d05e60_0 .net *"_ivl_212", 0 0, L_0000025406dbad10;  1 drivers
v0000025406d06040_0 .net *"_ivl_214", 0 0, L_0000025406dbb0d0;  1 drivers
v0000025406d04b00_0 .net *"_ivl_216", 0 0, L_0000025406dbdab0;  1 drivers
v0000025406d04ec0_0 .net *"_ivl_218", 0 0, L_0000025406dbf270;  1 drivers
v0000025406d05fa0_0 .net *"_ivl_220", 0 0, L_0000025406dbd5b0;  1 drivers
v0000025406d04c40_0 .net *"_ivl_222", 0 0, L_0000025406dbeeb0;  1 drivers
v0000025406d04a60_0 .net *"_ivl_224", 0 0, L_0000025406dbea50;  1 drivers
v0000025406d05b40_0 .net *"_ivl_226", 0 0, L_0000025406dbec30;  1 drivers
v0000025406d04ce0_0 .net *"_ivl_228", 0 0, L_0000025406dbdbf0;  1 drivers
v0000025406d05320_0 .net *"_ivl_23", 0 0, L_0000025406d435c0;  1 drivers
v0000025406d053c0_0 .net *"_ivl_230", 0 0, L_0000025406dbd470;  1 drivers
v0000025406d05140_0 .net *"_ivl_232", 0 0, L_0000025406dbe690;  1 drivers
v0000025406d055a0_0 .net *"_ivl_234", 0 0, L_0000025406dbdd30;  1 drivers
v0000025406d05be0_0 .net *"_ivl_236", 0 0, L_0000025406dbd010;  1 drivers
v0000025406d05c80_0 .net *"_ivl_238", 0 0, L_0000025406dbd1f0;  1 drivers
v0000025406d04d80_0 .net *"_ivl_24", 0 0, L_0000025406d533b0;  1 drivers
v0000025406d051e0_0 .net *"_ivl_240", 0 0, L_0000025406dbeaf0;  1 drivers
v0000025406d05460_0 .net *"_ivl_242", 0 0, L_0000025406dbdfb0;  1 drivers
v0000025406d05d20_0 .net *"_ivl_244", 0 0, L_0000025406dbddd0;  1 drivers
v0000025406d05500_0 .net *"_ivl_246", 0 0, L_0000025406dbd510;  1 drivers
v0000025406d05f00_0 .net *"_ivl_248", 0 0, L_0000025406dbe9b0;  1 drivers
v0000025406d049c0_0 .net *"_ivl_250", 0 0, L_0000025406dbd150;  1 drivers
v0000025406d04f60_0 .net *"_ivl_252", 0 0, L_0000025406dbe7d0;  1 drivers
v0000025406d05000_0 .net *"_ivl_254", 0 0, L_0000025406dbdc90;  1 drivers
v0000025406c28000_0 .net *"_ivl_256", 0 0, L_0000025406dbed70;  1 drivers
v0000025406d08750_0 .net *"_ivl_27", 0 0, L_0000025406d437a0;  1 drivers
v0000025406d061d0_0 .net *"_ivl_29", 0 0, L_0000025406d41900;  1 drivers
v0000025406d068b0_0 .net *"_ivl_3", 0 0, L_0000025406d42c60;  1 drivers
v0000025406d077b0_0 .net *"_ivl_30", 0 0, L_0000025406d54370;  1 drivers
v0000025406d075d0_0 .net *"_ivl_33", 0 0, L_0000025406d438e0;  1 drivers
v0000025406d06270_0 .net *"_ivl_35", 0 0, L_0000025406d43980;  1 drivers
v0000025406d081b0_0 .net *"_ivl_36", 0 0, L_0000025406d53c70;  1 drivers
v0000025406d06c70_0 .net *"_ivl_39", 0 0, L_0000025406dbc2f0;  1 drivers
v0000025406d07f30_0 .net *"_ivl_41", 0 0, L_0000025406dbb8f0;  1 drivers
v0000025406d07ad0_0 .net *"_ivl_42", 0 0, L_0000025406d53960;  1 drivers
v0000025406d06630_0 .net *"_ivl_45", 0 0, L_0000025406dbcb10;  1 drivers
v0000025406d07d50_0 .net *"_ivl_47", 0 0, L_0000025406dbbad0;  1 drivers
v0000025406d06950_0 .net *"_ivl_48", 0 0, L_0000025406d53500;  1 drivers
v0000025406d08610_0 .net *"_ivl_5", 0 0, L_0000025406d43700;  1 drivers
v0000025406d08890_0 .net *"_ivl_51", 0 0, L_0000025406dba810;  1 drivers
v0000025406d064f0_0 .net *"_ivl_53", 0 0, L_0000025406dbb710;  1 drivers
v0000025406d06770_0 .net *"_ivl_54", 0 0, L_0000025406d54a70;  1 drivers
v0000025406d07a30_0 .net *"_ivl_57", 0 0, L_0000025406dbc570;  1 drivers
v0000025406d07fd0_0 .net *"_ivl_59", 0 0, L_0000025406dbb850;  1 drivers
v0000025406d06310_0 .net *"_ivl_6", 0 0, L_0000025406d53490;  1 drivers
v0000025406d08430_0 .net *"_ivl_60", 0 0, L_0000025406d53b20;  1 drivers
v0000025406d084d0_0 .net *"_ivl_63", 0 0, L_0000025406dbc890;  1 drivers
v0000025406d07030_0 .net *"_ivl_65", 0 0, L_0000025406dbadb0;  1 drivers
v0000025406d07b70_0 .net *"_ivl_66", 0 0, L_0000025406d53810;  1 drivers
v0000025406d08570_0 .net *"_ivl_69", 0 0, L_0000025406dbac70;  1 drivers
v0000025406d086b0_0 .net *"_ivl_71", 0 0, L_0000025406dbb530;  1 drivers
v0000025406d07490_0 .net *"_ivl_72", 0 0, L_0000025406d54680;  1 drivers
v0000025406d087f0_0 .net *"_ivl_75", 0 0, L_0000025406dbc1b0;  1 drivers
v0000025406d08070_0 .net *"_ivl_77", 0 0, L_0000025406dbb350;  1 drivers
v0000025406d082f0_0 .net *"_ivl_78", 0 0, L_0000025406d53650;  1 drivers
v0000025406d07530_0 .net *"_ivl_81", 0 0, L_0000025406dbc070;  1 drivers
v0000025406d06b30_0 .net *"_ivl_83", 0 0, L_0000025406dba590;  1 drivers
v0000025406d07cb0_0 .net *"_ivl_84", 0 0, L_0000025406d53c00;  1 drivers
v0000025406d06bd0_0 .net *"_ivl_87", 0 0, L_0000025406dbc390;  1 drivers
v0000025406d08110_0 .net *"_ivl_89", 0 0, L_0000025406dbbc10;  1 drivers
v0000025406d08250_0 .net *"_ivl_9", 0 0, L_0000025406d417c0;  1 drivers
v0000025406d06d10_0 .net *"_ivl_90", 0 0, L_0000025406d536c0;  1 drivers
v0000025406d06590_0 .net *"_ivl_93", 0 0, L_0000025406dba950;  1 drivers
v0000025406d06450_0 .net *"_ivl_95", 0 0, L_0000025406dbcbb0;  1 drivers
v0000025406d08930_0 .net *"_ivl_96", 0 0, L_0000025406d53570;  1 drivers
v0000025406d063b0_0 .net *"_ivl_99", 0 0, L_0000025406dbc610;  1 drivers
v0000025406d06db0_0 .net "a", 31 0, v0000025406d152e0_0;  alias, 1 drivers
v0000025406d06810_0 .net "b", 31 0, v0000025406d14ca0_0;  alias, 1 drivers
v0000025406d07c10_0 .net "out", 0 0, L_0000025406d53e30;  alias, 1 drivers
v0000025406d066d0_0 .net "temp", 31 0, L_0000025406dbc4d0;  1 drivers
L_0000025406d42c60 .part v0000025406d152e0_0, 0, 1;
L_0000025406d43700 .part v0000025406d14ca0_0, 0, 1;
L_0000025406d417c0 .part v0000025406d152e0_0, 1, 1;
L_0000025406d41860 .part v0000025406d14ca0_0, 1, 1;
L_0000025406d42d00 .part v0000025406d152e0_0, 2, 1;
L_0000025406d42ee0 .part v0000025406d14ca0_0, 2, 1;
L_0000025406d43200 .part v0000025406d152e0_0, 3, 1;
L_0000025406d435c0 .part v0000025406d14ca0_0, 3, 1;
L_0000025406d437a0 .part v0000025406d152e0_0, 4, 1;
L_0000025406d41900 .part v0000025406d14ca0_0, 4, 1;
L_0000025406d438e0 .part v0000025406d152e0_0, 5, 1;
L_0000025406d43980 .part v0000025406d14ca0_0, 5, 1;
L_0000025406dbc2f0 .part v0000025406d152e0_0, 6, 1;
L_0000025406dbb8f0 .part v0000025406d14ca0_0, 6, 1;
L_0000025406dbcb10 .part v0000025406d152e0_0, 7, 1;
L_0000025406dbbad0 .part v0000025406d14ca0_0, 7, 1;
L_0000025406dba810 .part v0000025406d152e0_0, 8, 1;
L_0000025406dbb710 .part v0000025406d14ca0_0, 8, 1;
L_0000025406dbc570 .part v0000025406d152e0_0, 9, 1;
L_0000025406dbb850 .part v0000025406d14ca0_0, 9, 1;
L_0000025406dbc890 .part v0000025406d152e0_0, 10, 1;
L_0000025406dbadb0 .part v0000025406d14ca0_0, 10, 1;
L_0000025406dbac70 .part v0000025406d152e0_0, 11, 1;
L_0000025406dbb530 .part v0000025406d14ca0_0, 11, 1;
L_0000025406dbc1b0 .part v0000025406d152e0_0, 12, 1;
L_0000025406dbb350 .part v0000025406d14ca0_0, 12, 1;
L_0000025406dbc070 .part v0000025406d152e0_0, 13, 1;
L_0000025406dba590 .part v0000025406d14ca0_0, 13, 1;
L_0000025406dbc390 .part v0000025406d152e0_0, 14, 1;
L_0000025406dbbc10 .part v0000025406d14ca0_0, 14, 1;
L_0000025406dba950 .part v0000025406d152e0_0, 15, 1;
L_0000025406dbcbb0 .part v0000025406d14ca0_0, 15, 1;
L_0000025406dbc610 .part v0000025406d152e0_0, 16, 1;
L_0000025406dbb490 .part v0000025406d14ca0_0, 16, 1;
L_0000025406dbc930 .part v0000025406d152e0_0, 17, 1;
L_0000025406dbb990 .part v0000025406d14ca0_0, 17, 1;
L_0000025406dbbdf0 .part v0000025406d152e0_0, 18, 1;
L_0000025406dbb5d0 .part v0000025406d14ca0_0, 18, 1;
L_0000025406dbc430 .part v0000025406d152e0_0, 19, 1;
L_0000025406dbb170 .part v0000025406d14ca0_0, 19, 1;
L_0000025406dba9f0 .part v0000025406d152e0_0, 20, 1;
L_0000025406dbc110 .part v0000025406d14ca0_0, 20, 1;
L_0000025406dbc250 .part v0000025406d152e0_0, 21, 1;
L_0000025406dbb670 .part v0000025406d14ca0_0, 21, 1;
L_0000025406dbb030 .part v0000025406d152e0_0, 22, 1;
L_0000025406dbaef0 .part v0000025406d14ca0_0, 22, 1;
L_0000025406dbba30 .part v0000025406d152e0_0, 23, 1;
L_0000025406dbbd50 .part v0000025406d14ca0_0, 23, 1;
L_0000025406dbbb70 .part v0000025406d152e0_0, 24, 1;
L_0000025406dbb7b0 .part v0000025406d14ca0_0, 24, 1;
L_0000025406dbbcb0 .part v0000025406d152e0_0, 25, 1;
L_0000025406dbc9d0 .part v0000025406d14ca0_0, 25, 1;
L_0000025406dbca70 .part v0000025406d152e0_0, 26, 1;
L_0000025406dbc6b0 .part v0000025406d14ca0_0, 26, 1;
L_0000025406dbc750 .part v0000025406d152e0_0, 27, 1;
L_0000025406dba8b0 .part v0000025406d14ca0_0, 27, 1;
L_0000025406dbc7f0 .part v0000025406d152e0_0, 28, 1;
L_0000025406dbcc50 .part v0000025406d14ca0_0, 28, 1;
L_0000025406dbae50 .part v0000025406d152e0_0, 29, 1;
L_0000025406dbaa90 .part v0000025406d14ca0_0, 29, 1;
L_0000025406dbbe90 .part v0000025406d152e0_0, 30, 1;
L_0000025406dbb210 .part v0000025406d14ca0_0, 30, 1;
LS_0000025406dbc4d0_0_0 .concat8 [ 1 1 1 1], L_0000025406d54990, L_0000025406d53490, L_0000025406d54a00, L_0000025406d543e0;
LS_0000025406dbc4d0_0_4 .concat8 [ 1 1 1 1], L_0000025406d533b0, L_0000025406d54370, L_0000025406d53c70, L_0000025406d53960;
LS_0000025406dbc4d0_0_8 .concat8 [ 1 1 1 1], L_0000025406d53500, L_0000025406d54a70, L_0000025406d53b20, L_0000025406d53810;
LS_0000025406dbc4d0_0_12 .concat8 [ 1 1 1 1], L_0000025406d54680, L_0000025406d53650, L_0000025406d53c00, L_0000025406d536c0;
LS_0000025406dbc4d0_0_16 .concat8 [ 1 1 1 1], L_0000025406d53570, L_0000025406d53880, L_0000025406d54ae0, L_0000025406d54b50;
LS_0000025406dbc4d0_0_20 .concat8 [ 1 1 1 1], L_0000025406d53b90, L_0000025406d53f10, L_0000025406d52fc0, L_0000025406d541b0;
LS_0000025406dbc4d0_0_24 .concat8 [ 1 1 1 1], L_0000025406d54290, L_0000025406d539d0, L_0000025406d53030, L_0000025406d53110;
LS_0000025406dbc4d0_0_28 .concat8 [ 1 1 1 1], L_0000025406d53a40, L_0000025406d53ab0, L_0000025406d53d50, L_0000025406d53dc0;
LS_0000025406dbc4d0_1_0 .concat8 [ 4 4 4 4], LS_0000025406dbc4d0_0_0, LS_0000025406dbc4d0_0_4, LS_0000025406dbc4d0_0_8, LS_0000025406dbc4d0_0_12;
LS_0000025406dbc4d0_1_4 .concat8 [ 4 4 4 4], LS_0000025406dbc4d0_0_16, LS_0000025406dbc4d0_0_20, LS_0000025406dbc4d0_0_24, LS_0000025406dbc4d0_0_28;
L_0000025406dbc4d0 .concat8 [ 16 16 0 0], LS_0000025406dbc4d0_1_0, LS_0000025406dbc4d0_1_4;
L_0000025406dbab30 .part v0000025406d152e0_0, 31, 1;
L_0000025406dbccf0 .part v0000025406d14ca0_0, 31, 1;
L_0000025406dbbf30 .part L_0000025406dbc4d0, 0, 1;
L_0000025406dbb2b0 .part L_0000025406dbc4d0, 1, 1;
L_0000025406dba630 .part L_0000025406dbc4d0, 2, 1;
L_0000025406dbb3f0 .part L_0000025406dbc4d0, 3, 1;
L_0000025406dbbfd0 .part L_0000025406dbc4d0, 4, 1;
L_0000025406dba6d0 .part L_0000025406dbc4d0, 5, 1;
L_0000025406dbaf90 .part L_0000025406dbc4d0, 6, 1;
L_0000025406dbabd0 .part L_0000025406dbc4d0, 7, 1;
L_0000025406dba770 .part L_0000025406dbc4d0, 8, 1;
L_0000025406dbad10 .part L_0000025406dbc4d0, 9, 1;
L_0000025406dbb0d0 .part L_0000025406dbc4d0, 10, 1;
L_0000025406dbdab0 .part L_0000025406dbc4d0, 11, 1;
L_0000025406dbf270 .part L_0000025406dbc4d0, 12, 1;
L_0000025406dbd5b0 .part L_0000025406dbc4d0, 13, 1;
L_0000025406dbeeb0 .part L_0000025406dbc4d0, 14, 1;
L_0000025406dbea50 .part L_0000025406dbc4d0, 15, 1;
L_0000025406dbec30 .part L_0000025406dbc4d0, 16, 1;
L_0000025406dbdbf0 .part L_0000025406dbc4d0, 17, 1;
L_0000025406dbd470 .part L_0000025406dbc4d0, 18, 1;
L_0000025406dbe690 .part L_0000025406dbc4d0, 19, 1;
L_0000025406dbdd30 .part L_0000025406dbc4d0, 20, 1;
L_0000025406dbd010 .part L_0000025406dbc4d0, 21, 1;
L_0000025406dbd1f0 .part L_0000025406dbc4d0, 22, 1;
L_0000025406dbeaf0 .part L_0000025406dbc4d0, 23, 1;
L_0000025406dbdfb0 .part L_0000025406dbc4d0, 24, 1;
L_0000025406dbddd0 .part L_0000025406dbc4d0, 25, 1;
L_0000025406dbd510 .part L_0000025406dbc4d0, 26, 1;
L_0000025406dbe9b0 .part L_0000025406dbc4d0, 27, 1;
L_0000025406dbd150 .part L_0000025406dbc4d0, 28, 1;
L_0000025406dbe7d0 .part L_0000025406dbc4d0, 29, 1;
L_0000025406dbdc90 .part L_0000025406dbc4d0, 30, 1;
L_0000025406dbed70 .part L_0000025406dbc4d0, 31, 1;
S_0000025406ac9c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000254067a69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000025406c8ab50 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000025406d54610 .functor NOT 1, L_0000025406d41720, C4<0>, C4<0>, C4<0>;
v0000025406d07df0_0 .net "A", 31 0, v0000025406d152e0_0;  alias, 1 drivers
v0000025406d070d0_0 .net "ALUOP", 3 0, v0000025406d073f0_0;  alias, 1 drivers
v0000025406d07850_0 .net "B", 31 0, v0000025406d14ca0_0;  alias, 1 drivers
v0000025406d07170_0 .var "CF", 0 0;
v0000025406d07210_0 .net "ZF", 0 0, L_0000025406d54610;  alias, 1 drivers
v0000025406d072b0_0 .net *"_ivl_1", 0 0, L_0000025406d41720;  1 drivers
v0000025406d07350_0 .var "res", 31 0;
E_0000025406c8afd0 .event anyedge, v0000025406d070d0_0, v0000025406d06db0_0, v0000025406d06810_0, v0000025406d07170_0;
L_0000025406d41720 .reduce/or v0000025406d07350_0;
S_0000025406b10140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000254067a69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000025406d0a990 .param/l "add" 0 9 6, C4<000000100000>;
P_0000025406d0a9c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000025406d0aa00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000025406d0aa38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000025406d0aa70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000025406d0aaa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000025406d0aae0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000025406d0ab18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000025406d0ab50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000025406d0ab88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000025406d0abc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000025406d0abf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000025406d0ac30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000025406d0ac68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000025406d0aca0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000025406d0acd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000025406d0ad10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000025406d0ad48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000025406d0ad80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000025406d0adb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000025406d0adf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000025406d0ae28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000025406d0ae60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000025406d0ae98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000025406d0aed0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000025406d073f0_0 .var "ALU_OP", 3 0;
v0000025406d078f0_0 .net "opcode", 11 0, v0000025406d14a20_0;  alias, 1 drivers
E_0000025406c8b190 .event anyedge, v0000025406c10790_0;
S_0000025406b102d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000025406ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000025406d12400_0 .net "EX1_forward_to_B", 31 0, v0000025406d142a0_0;  alias, 1 drivers
v0000025406d131c0_0 .net "EX_PFC", 31 0, v0000025406d13f80_0;  alias, 1 drivers
v0000025406d12720_0 .net "EX_PFC_to_IF", 31 0, L_0000025406d42440;  alias, 1 drivers
v0000025406d12360_0 .net "alu_selA", 1 0, L_0000025406d45b40;  alias, 1 drivers
v0000025406d12540_0 .net "alu_selB", 1 0, L_0000025406d48480;  alias, 1 drivers
v0000025406d127c0_0 .net "ex_haz", 31 0, v0000025406d029e0_0;  alias, 1 drivers
v0000025406d124a0_0 .net "id_haz", 31 0, L_0000025406d41d60;  alias, 1 drivers
v0000025406d133a0_0 .net "is_jr", 0 0, v0000025406d12680_0;  alias, 1 drivers
v0000025406d13bc0_0 .net "mem_haz", 31 0, L_0000025406dd2fa0;  alias, 1 drivers
v0000025406d12f40_0 .net "oper1", 31 0, L_0000025406d4b320;  alias, 1 drivers
v0000025406d12ae0_0 .net "oper2", 31 0, L_0000025406d548b0;  alias, 1 drivers
v0000025406d12c20_0 .net "pc", 31 0, v0000025406d13800_0;  alias, 1 drivers
v0000025406d13580_0 .net "rs1", 31 0, v0000025406d12900_0;  alias, 1 drivers
v0000025406d13ee0_0 .net "rs2_in", 31 0, v0000025406d140c0_0;  alias, 1 drivers
v0000025406d14160_0 .net "rs2_out", 31 0, L_0000025406d54920;  alias, 1 drivers
v0000025406d11fa0_0 .net "store_rs2_forward", 1 0, L_0000025406d47260;  alias, 1 drivers
L_0000025406d42440 .functor MUXZ 32, v0000025406d13f80_0, L_0000025406d4b320, v0000025406d12680_0, C4<>;
S_0000025406b0d8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000025406b102d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000025406c8b790 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000025406d49e90 .functor NOT 1, L_0000025406d41ae0, C4<0>, C4<0>, C4<0>;
L_0000025406d4aad0 .functor NOT 1, L_0000025406d42620, C4<0>, C4<0>, C4<0>;
L_0000025406d4a600 .functor NOT 1, L_0000025406d43b60, C4<0>, C4<0>, C4<0>;
L_0000025406d4a830 .functor NOT 1, L_0000025406d41e00, C4<0>, C4<0>, C4<0>;
L_0000025406d49870 .functor AND 32, L_0000025406d4a2f0, v0000025406d12900_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d498e0 .functor AND 32, L_0000025406d4a4b0, L_0000025406dd2fa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d49950 .functor OR 32, L_0000025406d49870, L_0000025406d498e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025406d499c0 .functor AND 32, L_0000025406d4a670, v0000025406d029e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d4b400 .functor OR 32, L_0000025406d49950, L_0000025406d499c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025406d4b630 .functor AND 32, L_0000025406d4a0c0, L_0000025406d41d60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d4b320 .functor OR 32, L_0000025406d4b400, L_0000025406d4b630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025406d08b10_0 .net *"_ivl_1", 0 0, L_0000025406d41ae0;  1 drivers
v0000025406d09a10_0 .net *"_ivl_13", 0 0, L_0000025406d43b60;  1 drivers
v0000025406d09150_0 .net *"_ivl_14", 0 0, L_0000025406d4a600;  1 drivers
v0000025406d09830_0 .net *"_ivl_19", 0 0, L_0000025406d43c00;  1 drivers
v0000025406d098d0_0 .net *"_ivl_2", 0 0, L_0000025406d49e90;  1 drivers
v0000025406d0e280_0 .net *"_ivl_23", 0 0, L_0000025406d41f40;  1 drivers
v0000025406d0e460_0 .net *"_ivl_27", 0 0, L_0000025406d41e00;  1 drivers
v0000025406d0e500_0 .net *"_ivl_28", 0 0, L_0000025406d4a830;  1 drivers
v0000025406d0d7e0_0 .net *"_ivl_33", 0 0, L_0000025406d43020;  1 drivers
v0000025406d0df60_0 .net *"_ivl_37", 0 0, L_0000025406d42940;  1 drivers
v0000025406d0c2a0_0 .net *"_ivl_40", 31 0, L_0000025406d49870;  1 drivers
v0000025406d0de20_0 .net *"_ivl_42", 31 0, L_0000025406d498e0;  1 drivers
v0000025406d0cac0_0 .net *"_ivl_44", 31 0, L_0000025406d49950;  1 drivers
v0000025406d0c340_0 .net *"_ivl_46", 31 0, L_0000025406d499c0;  1 drivers
v0000025406d0c660_0 .net *"_ivl_48", 31 0, L_0000025406d4b400;  1 drivers
v0000025406d0da60_0 .net *"_ivl_50", 31 0, L_0000025406d4b630;  1 drivers
v0000025406d0d740_0 .net *"_ivl_7", 0 0, L_0000025406d42620;  1 drivers
v0000025406d0db00_0 .net *"_ivl_8", 0 0, L_0000025406d4aad0;  1 drivers
v0000025406d0c3e0_0 .net "ina", 31 0, v0000025406d12900_0;  alias, 1 drivers
v0000025406d0e140_0 .net "inb", 31 0, L_0000025406dd2fa0;  alias, 1 drivers
v0000025406d0ca20_0 .net "inc", 31 0, v0000025406d029e0_0;  alias, 1 drivers
v0000025406d0cd40_0 .net "ind", 31 0, L_0000025406d41d60;  alias, 1 drivers
v0000025406d0cf20_0 .net "out", 31 0, L_0000025406d4b320;  alias, 1 drivers
v0000025406d0e0a0_0 .net "s0", 31 0, L_0000025406d4a2f0;  1 drivers
v0000025406d0dba0_0 .net "s1", 31 0, L_0000025406d4a4b0;  1 drivers
v0000025406d0cb60_0 .net "s2", 31 0, L_0000025406d4a670;  1 drivers
v0000025406d0d420_0 .net "s3", 31 0, L_0000025406d4a0c0;  1 drivers
v0000025406d0c8e0_0 .net "sel", 1 0, L_0000025406d45b40;  alias, 1 drivers
L_0000025406d41ae0 .part L_0000025406d45b40, 1, 1;
LS_0000025406d42760_0_0 .concat [ 1 1 1 1], L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90;
LS_0000025406d42760_0_4 .concat [ 1 1 1 1], L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90;
LS_0000025406d42760_0_8 .concat [ 1 1 1 1], L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90;
LS_0000025406d42760_0_12 .concat [ 1 1 1 1], L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90;
LS_0000025406d42760_0_16 .concat [ 1 1 1 1], L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90;
LS_0000025406d42760_0_20 .concat [ 1 1 1 1], L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90;
LS_0000025406d42760_0_24 .concat [ 1 1 1 1], L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90;
LS_0000025406d42760_0_28 .concat [ 1 1 1 1], L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90, L_0000025406d49e90;
LS_0000025406d42760_1_0 .concat [ 4 4 4 4], LS_0000025406d42760_0_0, LS_0000025406d42760_0_4, LS_0000025406d42760_0_8, LS_0000025406d42760_0_12;
LS_0000025406d42760_1_4 .concat [ 4 4 4 4], LS_0000025406d42760_0_16, LS_0000025406d42760_0_20, LS_0000025406d42760_0_24, LS_0000025406d42760_0_28;
L_0000025406d42760 .concat [ 16 16 0 0], LS_0000025406d42760_1_0, LS_0000025406d42760_1_4;
L_0000025406d42620 .part L_0000025406d45b40, 0, 1;
LS_0000025406d423a0_0_0 .concat [ 1 1 1 1], L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0;
LS_0000025406d423a0_0_4 .concat [ 1 1 1 1], L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0;
LS_0000025406d423a0_0_8 .concat [ 1 1 1 1], L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0;
LS_0000025406d423a0_0_12 .concat [ 1 1 1 1], L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0;
LS_0000025406d423a0_0_16 .concat [ 1 1 1 1], L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0;
LS_0000025406d423a0_0_20 .concat [ 1 1 1 1], L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0;
LS_0000025406d423a0_0_24 .concat [ 1 1 1 1], L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0;
LS_0000025406d423a0_0_28 .concat [ 1 1 1 1], L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0, L_0000025406d4aad0;
LS_0000025406d423a0_1_0 .concat [ 4 4 4 4], LS_0000025406d423a0_0_0, LS_0000025406d423a0_0_4, LS_0000025406d423a0_0_8, LS_0000025406d423a0_0_12;
LS_0000025406d423a0_1_4 .concat [ 4 4 4 4], LS_0000025406d423a0_0_16, LS_0000025406d423a0_0_20, LS_0000025406d423a0_0_24, LS_0000025406d423a0_0_28;
L_0000025406d423a0 .concat [ 16 16 0 0], LS_0000025406d423a0_1_0, LS_0000025406d423a0_1_4;
L_0000025406d43b60 .part L_0000025406d45b40, 1, 1;
LS_0000025406d428a0_0_0 .concat [ 1 1 1 1], L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600;
LS_0000025406d428a0_0_4 .concat [ 1 1 1 1], L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600;
LS_0000025406d428a0_0_8 .concat [ 1 1 1 1], L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600;
LS_0000025406d428a0_0_12 .concat [ 1 1 1 1], L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600;
LS_0000025406d428a0_0_16 .concat [ 1 1 1 1], L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600;
LS_0000025406d428a0_0_20 .concat [ 1 1 1 1], L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600;
LS_0000025406d428a0_0_24 .concat [ 1 1 1 1], L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600;
LS_0000025406d428a0_0_28 .concat [ 1 1 1 1], L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600, L_0000025406d4a600;
LS_0000025406d428a0_1_0 .concat [ 4 4 4 4], LS_0000025406d428a0_0_0, LS_0000025406d428a0_0_4, LS_0000025406d428a0_0_8, LS_0000025406d428a0_0_12;
LS_0000025406d428a0_1_4 .concat [ 4 4 4 4], LS_0000025406d428a0_0_16, LS_0000025406d428a0_0_20, LS_0000025406d428a0_0_24, LS_0000025406d428a0_0_28;
L_0000025406d428a0 .concat [ 16 16 0 0], LS_0000025406d428a0_1_0, LS_0000025406d428a0_1_4;
L_0000025406d43c00 .part L_0000025406d45b40, 0, 1;
LS_0000025406d43340_0_0 .concat [ 1 1 1 1], L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00;
LS_0000025406d43340_0_4 .concat [ 1 1 1 1], L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00;
LS_0000025406d43340_0_8 .concat [ 1 1 1 1], L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00;
LS_0000025406d43340_0_12 .concat [ 1 1 1 1], L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00;
LS_0000025406d43340_0_16 .concat [ 1 1 1 1], L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00;
LS_0000025406d43340_0_20 .concat [ 1 1 1 1], L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00;
LS_0000025406d43340_0_24 .concat [ 1 1 1 1], L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00;
LS_0000025406d43340_0_28 .concat [ 1 1 1 1], L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00, L_0000025406d43c00;
LS_0000025406d43340_1_0 .concat [ 4 4 4 4], LS_0000025406d43340_0_0, LS_0000025406d43340_0_4, LS_0000025406d43340_0_8, LS_0000025406d43340_0_12;
LS_0000025406d43340_1_4 .concat [ 4 4 4 4], LS_0000025406d43340_0_16, LS_0000025406d43340_0_20, LS_0000025406d43340_0_24, LS_0000025406d43340_0_28;
L_0000025406d43340 .concat [ 16 16 0 0], LS_0000025406d43340_1_0, LS_0000025406d43340_1_4;
L_0000025406d41f40 .part L_0000025406d45b40, 1, 1;
LS_0000025406d42800_0_0 .concat [ 1 1 1 1], L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40;
LS_0000025406d42800_0_4 .concat [ 1 1 1 1], L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40;
LS_0000025406d42800_0_8 .concat [ 1 1 1 1], L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40;
LS_0000025406d42800_0_12 .concat [ 1 1 1 1], L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40;
LS_0000025406d42800_0_16 .concat [ 1 1 1 1], L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40;
LS_0000025406d42800_0_20 .concat [ 1 1 1 1], L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40;
LS_0000025406d42800_0_24 .concat [ 1 1 1 1], L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40;
LS_0000025406d42800_0_28 .concat [ 1 1 1 1], L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40, L_0000025406d41f40;
LS_0000025406d42800_1_0 .concat [ 4 4 4 4], LS_0000025406d42800_0_0, LS_0000025406d42800_0_4, LS_0000025406d42800_0_8, LS_0000025406d42800_0_12;
LS_0000025406d42800_1_4 .concat [ 4 4 4 4], LS_0000025406d42800_0_16, LS_0000025406d42800_0_20, LS_0000025406d42800_0_24, LS_0000025406d42800_0_28;
L_0000025406d42800 .concat [ 16 16 0 0], LS_0000025406d42800_1_0, LS_0000025406d42800_1_4;
L_0000025406d41e00 .part L_0000025406d45b40, 0, 1;
LS_0000025406d432a0_0_0 .concat [ 1 1 1 1], L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830;
LS_0000025406d432a0_0_4 .concat [ 1 1 1 1], L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830;
LS_0000025406d432a0_0_8 .concat [ 1 1 1 1], L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830;
LS_0000025406d432a0_0_12 .concat [ 1 1 1 1], L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830;
LS_0000025406d432a0_0_16 .concat [ 1 1 1 1], L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830;
LS_0000025406d432a0_0_20 .concat [ 1 1 1 1], L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830;
LS_0000025406d432a0_0_24 .concat [ 1 1 1 1], L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830;
LS_0000025406d432a0_0_28 .concat [ 1 1 1 1], L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830, L_0000025406d4a830;
LS_0000025406d432a0_1_0 .concat [ 4 4 4 4], LS_0000025406d432a0_0_0, LS_0000025406d432a0_0_4, LS_0000025406d432a0_0_8, LS_0000025406d432a0_0_12;
LS_0000025406d432a0_1_4 .concat [ 4 4 4 4], LS_0000025406d432a0_0_16, LS_0000025406d432a0_0_20, LS_0000025406d432a0_0_24, LS_0000025406d432a0_0_28;
L_0000025406d432a0 .concat [ 16 16 0 0], LS_0000025406d432a0_1_0, LS_0000025406d432a0_1_4;
L_0000025406d43020 .part L_0000025406d45b40, 1, 1;
LS_0000025406d41b80_0_0 .concat [ 1 1 1 1], L_0000025406d43020, L_0000025406d43020, L_0000025406d43020, L_0000025406d43020;
LS_0000025406d41b80_0_4 .concat [ 1 1 1 1], L_0000025406d43020, L_0000025406d43020, L_0000025406d43020, L_0000025406d43020;
LS_0000025406d41b80_0_8 .concat [ 1 1 1 1], L_0000025406d43020, L_0000025406d43020, L_0000025406d43020, L_0000025406d43020;
LS_0000025406d41b80_0_12 .concat [ 1 1 1 1], L_0000025406d43020, L_0000025406d43020, L_0000025406d43020, L_0000025406d43020;
LS_0000025406d41b80_0_16 .concat [ 1 1 1 1], L_0000025406d43020, L_0000025406d43020, L_0000025406d43020, L_0000025406d43020;
LS_0000025406d41b80_0_20 .concat [ 1 1 1 1], L_0000025406d43020, L_0000025406d43020, L_0000025406d43020, L_0000025406d43020;
LS_0000025406d41b80_0_24 .concat [ 1 1 1 1], L_0000025406d43020, L_0000025406d43020, L_0000025406d43020, L_0000025406d43020;
LS_0000025406d41b80_0_28 .concat [ 1 1 1 1], L_0000025406d43020, L_0000025406d43020, L_0000025406d43020, L_0000025406d43020;
LS_0000025406d41b80_1_0 .concat [ 4 4 4 4], LS_0000025406d41b80_0_0, LS_0000025406d41b80_0_4, LS_0000025406d41b80_0_8, LS_0000025406d41b80_0_12;
LS_0000025406d41b80_1_4 .concat [ 4 4 4 4], LS_0000025406d41b80_0_16, LS_0000025406d41b80_0_20, LS_0000025406d41b80_0_24, LS_0000025406d41b80_0_28;
L_0000025406d41b80 .concat [ 16 16 0 0], LS_0000025406d41b80_1_0, LS_0000025406d41b80_1_4;
L_0000025406d42940 .part L_0000025406d45b40, 0, 1;
LS_0000025406d41fe0_0_0 .concat [ 1 1 1 1], L_0000025406d42940, L_0000025406d42940, L_0000025406d42940, L_0000025406d42940;
LS_0000025406d41fe0_0_4 .concat [ 1 1 1 1], L_0000025406d42940, L_0000025406d42940, L_0000025406d42940, L_0000025406d42940;
LS_0000025406d41fe0_0_8 .concat [ 1 1 1 1], L_0000025406d42940, L_0000025406d42940, L_0000025406d42940, L_0000025406d42940;
LS_0000025406d41fe0_0_12 .concat [ 1 1 1 1], L_0000025406d42940, L_0000025406d42940, L_0000025406d42940, L_0000025406d42940;
LS_0000025406d41fe0_0_16 .concat [ 1 1 1 1], L_0000025406d42940, L_0000025406d42940, L_0000025406d42940, L_0000025406d42940;
LS_0000025406d41fe0_0_20 .concat [ 1 1 1 1], L_0000025406d42940, L_0000025406d42940, L_0000025406d42940, L_0000025406d42940;
LS_0000025406d41fe0_0_24 .concat [ 1 1 1 1], L_0000025406d42940, L_0000025406d42940, L_0000025406d42940, L_0000025406d42940;
LS_0000025406d41fe0_0_28 .concat [ 1 1 1 1], L_0000025406d42940, L_0000025406d42940, L_0000025406d42940, L_0000025406d42940;
LS_0000025406d41fe0_1_0 .concat [ 4 4 4 4], LS_0000025406d41fe0_0_0, LS_0000025406d41fe0_0_4, LS_0000025406d41fe0_0_8, LS_0000025406d41fe0_0_12;
LS_0000025406d41fe0_1_4 .concat [ 4 4 4 4], LS_0000025406d41fe0_0_16, LS_0000025406d41fe0_0_20, LS_0000025406d41fe0_0_24, LS_0000025406d41fe0_0_28;
L_0000025406d41fe0 .concat [ 16 16 0 0], LS_0000025406d41fe0_1_0, LS_0000025406d41fe0_1_4;
S_0000025406b0da30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000025406b0d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000025406d4a2f0 .functor AND 32, L_0000025406d42760, L_0000025406d423a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025406d09510_0 .net "in1", 31 0, L_0000025406d42760;  1 drivers
v0000025406d08ed0_0 .net "in2", 31 0, L_0000025406d423a0;  1 drivers
v0000025406d09bf0_0 .net "out", 31 0, L_0000025406d4a2f0;  alias, 1 drivers
S_0000025406ac8200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000025406b0d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000025406d4a4b0 .functor AND 32, L_0000025406d428a0, L_0000025406d43340, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025406d09f10_0 .net "in1", 31 0, L_0000025406d428a0;  1 drivers
v0000025406d09c90_0 .net "in2", 31 0, L_0000025406d43340;  1 drivers
v0000025406d095b0_0 .net "out", 31 0, L_0000025406d4a4b0;  alias, 1 drivers
S_0000025406ac8390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000025406b0d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000025406d4a670 .functor AND 32, L_0000025406d42800, L_0000025406d432a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025406d09fb0_0 .net "in1", 31 0, L_0000025406d42800;  1 drivers
v0000025406d0a050_0 .net "in2", 31 0, L_0000025406d432a0;  1 drivers
v0000025406d089d0_0 .net "out", 31 0, L_0000025406d4a670;  alias, 1 drivers
S_0000025406d0b280 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000025406b0d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000025406d4a0c0 .functor AND 32, L_0000025406d41b80, L_0000025406d41fe0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025406d09010_0 .net "in1", 31 0, L_0000025406d41b80;  1 drivers
v0000025406d08a70_0 .net "in2", 31 0, L_0000025406d41fe0;  1 drivers
v0000025406d090b0_0 .net "out", 31 0, L_0000025406d4a0c0;  alias, 1 drivers
S_0000025406d0ba50 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000025406b102d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000025406c8ac10 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000025406d4b390 .functor NOT 1, L_0000025406d419a0, C4<0>, C4<0>, C4<0>;
L_0000025406d4b470 .functor NOT 1, L_0000025406d41c20, C4<0>, C4<0>, C4<0>;
L_0000025406d4b5c0 .functor NOT 1, L_0000025406d42f80, C4<0>, C4<0>, C4<0>;
L_0000025406d54840 .functor NOT 1, L_0000025406d426c0, C4<0>, C4<0>, C4<0>;
L_0000025406d532d0 .functor AND 32, L_0000025406d4b550, v0000025406d142a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d531f0 .functor AND 32, L_0000025406d4b4e0, L_0000025406dd2fa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d538f0 .functor OR 32, L_0000025406d532d0, L_0000025406d531f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025406d546f0 .functor AND 32, L_0000025406c81e50, v0000025406d029e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d54530 .functor OR 32, L_0000025406d538f0, L_0000025406d546f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025406d54140 .functor AND 32, L_0000025406d53180, L_0000025406d41d60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d548b0 .functor OR 32, L_0000025406d54530, L_0000025406d54140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025406d0c5c0_0 .net *"_ivl_1", 0 0, L_0000025406d419a0;  1 drivers
v0000025406d0cca0_0 .net *"_ivl_13", 0 0, L_0000025406d42f80;  1 drivers
v0000025406d0cc00_0 .net *"_ivl_14", 0 0, L_0000025406d4b5c0;  1 drivers
v0000025406d0c7a0_0 .net *"_ivl_19", 0 0, L_0000025406d42da0;  1 drivers
v0000025406d0d6a0_0 .net *"_ivl_2", 0 0, L_0000025406d4b390;  1 drivers
v0000025406d0e5a0_0 .net *"_ivl_23", 0 0, L_0000025406d43660;  1 drivers
v0000025406d0cfc0_0 .net *"_ivl_27", 0 0, L_0000025406d426c0;  1 drivers
v0000025406d0e3c0_0 .net *"_ivl_28", 0 0, L_0000025406d54840;  1 drivers
v0000025406d0dce0_0 .net *"_ivl_33", 0 0, L_0000025406d43d40;  1 drivers
v0000025406d0d060_0 .net *"_ivl_37", 0 0, L_0000025406d42120;  1 drivers
v0000025406d0dc40_0 .net *"_ivl_40", 31 0, L_0000025406d532d0;  1 drivers
v0000025406d0cde0_0 .net *"_ivl_42", 31 0, L_0000025406d531f0;  1 drivers
v0000025406d0d100_0 .net *"_ivl_44", 31 0, L_0000025406d538f0;  1 drivers
v0000025406d0e000_0 .net *"_ivl_46", 31 0, L_0000025406d546f0;  1 drivers
v0000025406d0d240_0 .net *"_ivl_48", 31 0, L_0000025406d54530;  1 drivers
v0000025406d0d380_0 .net *"_ivl_50", 31 0, L_0000025406d54140;  1 drivers
v0000025406d0d2e0_0 .net *"_ivl_7", 0 0, L_0000025406d41c20;  1 drivers
v0000025406d0d560_0 .net *"_ivl_8", 0 0, L_0000025406d4b470;  1 drivers
v0000025406d0d600_0 .net "ina", 31 0, v0000025406d142a0_0;  alias, 1 drivers
v0000025406d0c0c0_0 .net "inb", 31 0, L_0000025406dd2fa0;  alias, 1 drivers
v0000025406d0d880_0 .net "inc", 31 0, v0000025406d029e0_0;  alias, 1 drivers
v0000025406d0d920_0 .net "ind", 31 0, L_0000025406d41d60;  alias, 1 drivers
v0000025406d0d9c0_0 .net "out", 31 0, L_0000025406d548b0;  alias, 1 drivers
v0000025406d0e6e0_0 .net "s0", 31 0, L_0000025406d4b550;  1 drivers
v0000025406d0dd80_0 .net "s1", 31 0, L_0000025406d4b4e0;  1 drivers
v0000025406d0e1e0_0 .net "s2", 31 0, L_0000025406c81e50;  1 drivers
v0000025406d0dec0_0 .net "s3", 31 0, L_0000025406d53180;  1 drivers
v0000025406d0bf80_0 .net "sel", 1 0, L_0000025406d48480;  alias, 1 drivers
L_0000025406d419a0 .part L_0000025406d48480, 1, 1;
LS_0000025406d421c0_0_0 .concat [ 1 1 1 1], L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390;
LS_0000025406d421c0_0_4 .concat [ 1 1 1 1], L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390;
LS_0000025406d421c0_0_8 .concat [ 1 1 1 1], L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390;
LS_0000025406d421c0_0_12 .concat [ 1 1 1 1], L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390;
LS_0000025406d421c0_0_16 .concat [ 1 1 1 1], L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390;
LS_0000025406d421c0_0_20 .concat [ 1 1 1 1], L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390;
LS_0000025406d421c0_0_24 .concat [ 1 1 1 1], L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390;
LS_0000025406d421c0_0_28 .concat [ 1 1 1 1], L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390, L_0000025406d4b390;
LS_0000025406d421c0_1_0 .concat [ 4 4 4 4], LS_0000025406d421c0_0_0, LS_0000025406d421c0_0_4, LS_0000025406d421c0_0_8, LS_0000025406d421c0_0_12;
LS_0000025406d421c0_1_4 .concat [ 4 4 4 4], LS_0000025406d421c0_0_16, LS_0000025406d421c0_0_20, LS_0000025406d421c0_0_24, LS_0000025406d421c0_0_28;
L_0000025406d421c0 .concat [ 16 16 0 0], LS_0000025406d421c0_1_0, LS_0000025406d421c0_1_4;
L_0000025406d41c20 .part L_0000025406d48480, 0, 1;
LS_0000025406d42580_0_0 .concat [ 1 1 1 1], L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470;
LS_0000025406d42580_0_4 .concat [ 1 1 1 1], L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470;
LS_0000025406d42580_0_8 .concat [ 1 1 1 1], L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470;
LS_0000025406d42580_0_12 .concat [ 1 1 1 1], L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470;
LS_0000025406d42580_0_16 .concat [ 1 1 1 1], L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470;
LS_0000025406d42580_0_20 .concat [ 1 1 1 1], L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470;
LS_0000025406d42580_0_24 .concat [ 1 1 1 1], L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470;
LS_0000025406d42580_0_28 .concat [ 1 1 1 1], L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470, L_0000025406d4b470;
LS_0000025406d42580_1_0 .concat [ 4 4 4 4], LS_0000025406d42580_0_0, LS_0000025406d42580_0_4, LS_0000025406d42580_0_8, LS_0000025406d42580_0_12;
LS_0000025406d42580_1_4 .concat [ 4 4 4 4], LS_0000025406d42580_0_16, LS_0000025406d42580_0_20, LS_0000025406d42580_0_24, LS_0000025406d42580_0_28;
L_0000025406d42580 .concat [ 16 16 0 0], LS_0000025406d42580_1_0, LS_0000025406d42580_1_4;
L_0000025406d42f80 .part L_0000025406d48480, 1, 1;
LS_0000025406d43ca0_0_0 .concat [ 1 1 1 1], L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0;
LS_0000025406d43ca0_0_4 .concat [ 1 1 1 1], L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0;
LS_0000025406d43ca0_0_8 .concat [ 1 1 1 1], L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0;
LS_0000025406d43ca0_0_12 .concat [ 1 1 1 1], L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0;
LS_0000025406d43ca0_0_16 .concat [ 1 1 1 1], L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0;
LS_0000025406d43ca0_0_20 .concat [ 1 1 1 1], L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0;
LS_0000025406d43ca0_0_24 .concat [ 1 1 1 1], L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0;
LS_0000025406d43ca0_0_28 .concat [ 1 1 1 1], L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0, L_0000025406d4b5c0;
LS_0000025406d43ca0_1_0 .concat [ 4 4 4 4], LS_0000025406d43ca0_0_0, LS_0000025406d43ca0_0_4, LS_0000025406d43ca0_0_8, LS_0000025406d43ca0_0_12;
LS_0000025406d43ca0_1_4 .concat [ 4 4 4 4], LS_0000025406d43ca0_0_16, LS_0000025406d43ca0_0_20, LS_0000025406d43ca0_0_24, LS_0000025406d43ca0_0_28;
L_0000025406d43ca0 .concat [ 16 16 0 0], LS_0000025406d43ca0_1_0, LS_0000025406d43ca0_1_4;
L_0000025406d42da0 .part L_0000025406d48480, 0, 1;
LS_0000025406d43ac0_0_0 .concat [ 1 1 1 1], L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0;
LS_0000025406d43ac0_0_4 .concat [ 1 1 1 1], L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0;
LS_0000025406d43ac0_0_8 .concat [ 1 1 1 1], L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0;
LS_0000025406d43ac0_0_12 .concat [ 1 1 1 1], L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0;
LS_0000025406d43ac0_0_16 .concat [ 1 1 1 1], L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0;
LS_0000025406d43ac0_0_20 .concat [ 1 1 1 1], L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0;
LS_0000025406d43ac0_0_24 .concat [ 1 1 1 1], L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0;
LS_0000025406d43ac0_0_28 .concat [ 1 1 1 1], L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0, L_0000025406d42da0;
LS_0000025406d43ac0_1_0 .concat [ 4 4 4 4], LS_0000025406d43ac0_0_0, LS_0000025406d43ac0_0_4, LS_0000025406d43ac0_0_8, LS_0000025406d43ac0_0_12;
LS_0000025406d43ac0_1_4 .concat [ 4 4 4 4], LS_0000025406d43ac0_0_16, LS_0000025406d43ac0_0_20, LS_0000025406d43ac0_0_24, LS_0000025406d43ac0_0_28;
L_0000025406d43ac0 .concat [ 16 16 0 0], LS_0000025406d43ac0_1_0, LS_0000025406d43ac0_1_4;
L_0000025406d43660 .part L_0000025406d48480, 1, 1;
LS_0000025406d42080_0_0 .concat [ 1 1 1 1], L_0000025406d43660, L_0000025406d43660, L_0000025406d43660, L_0000025406d43660;
LS_0000025406d42080_0_4 .concat [ 1 1 1 1], L_0000025406d43660, L_0000025406d43660, L_0000025406d43660, L_0000025406d43660;
LS_0000025406d42080_0_8 .concat [ 1 1 1 1], L_0000025406d43660, L_0000025406d43660, L_0000025406d43660, L_0000025406d43660;
LS_0000025406d42080_0_12 .concat [ 1 1 1 1], L_0000025406d43660, L_0000025406d43660, L_0000025406d43660, L_0000025406d43660;
LS_0000025406d42080_0_16 .concat [ 1 1 1 1], L_0000025406d43660, L_0000025406d43660, L_0000025406d43660, L_0000025406d43660;
LS_0000025406d42080_0_20 .concat [ 1 1 1 1], L_0000025406d43660, L_0000025406d43660, L_0000025406d43660, L_0000025406d43660;
LS_0000025406d42080_0_24 .concat [ 1 1 1 1], L_0000025406d43660, L_0000025406d43660, L_0000025406d43660, L_0000025406d43660;
LS_0000025406d42080_0_28 .concat [ 1 1 1 1], L_0000025406d43660, L_0000025406d43660, L_0000025406d43660, L_0000025406d43660;
LS_0000025406d42080_1_0 .concat [ 4 4 4 4], LS_0000025406d42080_0_0, LS_0000025406d42080_0_4, LS_0000025406d42080_0_8, LS_0000025406d42080_0_12;
LS_0000025406d42080_1_4 .concat [ 4 4 4 4], LS_0000025406d42080_0_16, LS_0000025406d42080_0_20, LS_0000025406d42080_0_24, LS_0000025406d42080_0_28;
L_0000025406d42080 .concat [ 16 16 0 0], LS_0000025406d42080_1_0, LS_0000025406d42080_1_4;
L_0000025406d426c0 .part L_0000025406d48480, 0, 1;
LS_0000025406d430c0_0_0 .concat [ 1 1 1 1], L_0000025406d54840, L_0000025406d54840, L_0000025406d54840, L_0000025406d54840;
LS_0000025406d430c0_0_4 .concat [ 1 1 1 1], L_0000025406d54840, L_0000025406d54840, L_0000025406d54840, L_0000025406d54840;
LS_0000025406d430c0_0_8 .concat [ 1 1 1 1], L_0000025406d54840, L_0000025406d54840, L_0000025406d54840, L_0000025406d54840;
LS_0000025406d430c0_0_12 .concat [ 1 1 1 1], L_0000025406d54840, L_0000025406d54840, L_0000025406d54840, L_0000025406d54840;
LS_0000025406d430c0_0_16 .concat [ 1 1 1 1], L_0000025406d54840, L_0000025406d54840, L_0000025406d54840, L_0000025406d54840;
LS_0000025406d430c0_0_20 .concat [ 1 1 1 1], L_0000025406d54840, L_0000025406d54840, L_0000025406d54840, L_0000025406d54840;
LS_0000025406d430c0_0_24 .concat [ 1 1 1 1], L_0000025406d54840, L_0000025406d54840, L_0000025406d54840, L_0000025406d54840;
LS_0000025406d430c0_0_28 .concat [ 1 1 1 1], L_0000025406d54840, L_0000025406d54840, L_0000025406d54840, L_0000025406d54840;
LS_0000025406d430c0_1_0 .concat [ 4 4 4 4], LS_0000025406d430c0_0_0, LS_0000025406d430c0_0_4, LS_0000025406d430c0_0_8, LS_0000025406d430c0_0_12;
LS_0000025406d430c0_1_4 .concat [ 4 4 4 4], LS_0000025406d430c0_0_16, LS_0000025406d430c0_0_20, LS_0000025406d430c0_0_24, LS_0000025406d430c0_0_28;
L_0000025406d430c0 .concat [ 16 16 0 0], LS_0000025406d430c0_1_0, LS_0000025406d430c0_1_4;
L_0000025406d43d40 .part L_0000025406d48480, 1, 1;
LS_0000025406d42260_0_0 .concat [ 1 1 1 1], L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40;
LS_0000025406d42260_0_4 .concat [ 1 1 1 1], L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40;
LS_0000025406d42260_0_8 .concat [ 1 1 1 1], L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40;
LS_0000025406d42260_0_12 .concat [ 1 1 1 1], L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40;
LS_0000025406d42260_0_16 .concat [ 1 1 1 1], L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40;
LS_0000025406d42260_0_20 .concat [ 1 1 1 1], L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40;
LS_0000025406d42260_0_24 .concat [ 1 1 1 1], L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40;
LS_0000025406d42260_0_28 .concat [ 1 1 1 1], L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40, L_0000025406d43d40;
LS_0000025406d42260_1_0 .concat [ 4 4 4 4], LS_0000025406d42260_0_0, LS_0000025406d42260_0_4, LS_0000025406d42260_0_8, LS_0000025406d42260_0_12;
LS_0000025406d42260_1_4 .concat [ 4 4 4 4], LS_0000025406d42260_0_16, LS_0000025406d42260_0_20, LS_0000025406d42260_0_24, LS_0000025406d42260_0_28;
L_0000025406d42260 .concat [ 16 16 0 0], LS_0000025406d42260_1_0, LS_0000025406d42260_1_4;
L_0000025406d42120 .part L_0000025406d48480, 0, 1;
LS_0000025406d429e0_0_0 .concat [ 1 1 1 1], L_0000025406d42120, L_0000025406d42120, L_0000025406d42120, L_0000025406d42120;
LS_0000025406d429e0_0_4 .concat [ 1 1 1 1], L_0000025406d42120, L_0000025406d42120, L_0000025406d42120, L_0000025406d42120;
LS_0000025406d429e0_0_8 .concat [ 1 1 1 1], L_0000025406d42120, L_0000025406d42120, L_0000025406d42120, L_0000025406d42120;
LS_0000025406d429e0_0_12 .concat [ 1 1 1 1], L_0000025406d42120, L_0000025406d42120, L_0000025406d42120, L_0000025406d42120;
LS_0000025406d429e0_0_16 .concat [ 1 1 1 1], L_0000025406d42120, L_0000025406d42120, L_0000025406d42120, L_0000025406d42120;
LS_0000025406d429e0_0_20 .concat [ 1 1 1 1], L_0000025406d42120, L_0000025406d42120, L_0000025406d42120, L_0000025406d42120;
LS_0000025406d429e0_0_24 .concat [ 1 1 1 1], L_0000025406d42120, L_0000025406d42120, L_0000025406d42120, L_0000025406d42120;
LS_0000025406d429e0_0_28 .concat [ 1 1 1 1], L_0000025406d42120, L_0000025406d42120, L_0000025406d42120, L_0000025406d42120;
LS_0000025406d429e0_1_0 .concat [ 4 4 4 4], LS_0000025406d429e0_0_0, LS_0000025406d429e0_0_4, LS_0000025406d429e0_0_8, LS_0000025406d429e0_0_12;
LS_0000025406d429e0_1_4 .concat [ 4 4 4 4], LS_0000025406d429e0_0_16, LS_0000025406d429e0_0_20, LS_0000025406d429e0_0_24, LS_0000025406d429e0_0_28;
L_0000025406d429e0 .concat [ 16 16 0 0], LS_0000025406d429e0_1_0, LS_0000025406d429e0_1_4;
S_0000025406d0bbe0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000025406d0ba50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000025406d4b550 .functor AND 32, L_0000025406d421c0, L_0000025406d42580, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025406d0d1a0_0 .net "in1", 31 0, L_0000025406d421c0;  1 drivers
v0000025406d0e320_0 .net "in2", 31 0, L_0000025406d42580;  1 drivers
v0000025406d0c700_0 .net "out", 31 0, L_0000025406d4b550;  alias, 1 drivers
S_0000025406d0bd70 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000025406d0ba50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000025406d4b4e0 .functor AND 32, L_0000025406d43ca0, L_0000025406d43ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025406d0c840_0 .net "in1", 31 0, L_0000025406d43ca0;  1 drivers
v0000025406d0c980_0 .net "in2", 31 0, L_0000025406d43ac0;  1 drivers
v0000025406d0ce80_0 .net "out", 31 0, L_0000025406d4b4e0;  alias, 1 drivers
S_0000025406d0af60 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000025406d0ba50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000025406c81e50 .functor AND 32, L_0000025406d42080, L_0000025406d430c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025406d0c520_0 .net "in1", 31 0, L_0000025406d42080;  1 drivers
v0000025406d0c200_0 .net "in2", 31 0, L_0000025406d430c0;  1 drivers
v0000025406d0c020_0 .net "out", 31 0, L_0000025406c81e50;  alias, 1 drivers
S_0000025406d0b410 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000025406d0ba50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000025406d53180 .functor AND 32, L_0000025406d42260, L_0000025406d429e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025406d0e640_0 .net "in1", 31 0, L_0000025406d42260;  1 drivers
v0000025406d0c480_0 .net "in2", 31 0, L_0000025406d429e0;  1 drivers
v0000025406d0d4c0_0 .net "out", 31 0, L_0000025406d53180;  alias, 1 drivers
S_0000025406d0b0f0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000025406b102d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000025406c8b350 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000025406d54220 .functor NOT 1, L_0000025406d424e0, C4<0>, C4<0>, C4<0>;
L_0000025406d535e0 .functor NOT 1, L_0000025406d43840, C4<0>, C4<0>, C4<0>;
L_0000025406d54760 .functor NOT 1, L_0000025406d42a80, C4<0>, C4<0>, C4<0>;
L_0000025406d547d0 .functor NOT 1, L_0000025406d43480, C4<0>, C4<0>, C4<0>;
L_0000025406d537a0 .functor AND 32, L_0000025406d54300, v0000025406d140c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d53ce0 .functor AND 32, L_0000025406d544c0, L_0000025406dd2fa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d53420 .functor OR 32, L_0000025406d537a0, L_0000025406d53ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025406d53260 .functor AND 32, L_0000025406d545a0, v0000025406d029e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d530a0 .functor OR 32, L_0000025406d53420, L_0000025406d53260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025406d53730 .functor AND 32, L_0000025406d53340, L_0000025406d41d60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d54920 .functor OR 32, L_0000025406d530a0, L_0000025406d53730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025406d0e780_0 .net *"_ivl_1", 0 0, L_0000025406d424e0;  1 drivers
v0000025406d0e820_0 .net *"_ivl_13", 0 0, L_0000025406d42a80;  1 drivers
v0000025406d0e8c0_0 .net *"_ivl_14", 0 0, L_0000025406d54760;  1 drivers
v0000025406d0ea00_0 .net *"_ivl_19", 0 0, L_0000025406d433e0;  1 drivers
v0000025406d0f540_0 .net *"_ivl_2", 0 0, L_0000025406d54220;  1 drivers
v0000025406d0f360_0 .net *"_ivl_23", 0 0, L_0000025406d41a40;  1 drivers
v0000025406d0f4a0_0 .net *"_ivl_27", 0 0, L_0000025406d43480;  1 drivers
v0000025406d0f220_0 .net *"_ivl_28", 0 0, L_0000025406d547d0;  1 drivers
v0000025406d0f680_0 .net *"_ivl_33", 0 0, L_0000025406d43160;  1 drivers
v0000025406d0f5e0_0 .net *"_ivl_37", 0 0, L_0000025406d42300;  1 drivers
v0000025406d0ee60_0 .net *"_ivl_40", 31 0, L_0000025406d537a0;  1 drivers
v0000025406d0f2c0_0 .net *"_ivl_42", 31 0, L_0000025406d53ce0;  1 drivers
v0000025406d0ef00_0 .net *"_ivl_44", 31 0, L_0000025406d53420;  1 drivers
v0000025406d0f720_0 .net *"_ivl_46", 31 0, L_0000025406d53260;  1 drivers
v0000025406d0f7c0_0 .net *"_ivl_48", 31 0, L_0000025406d530a0;  1 drivers
v0000025406d0f860_0 .net *"_ivl_50", 31 0, L_0000025406d53730;  1 drivers
v0000025406d0eaa0_0 .net *"_ivl_7", 0 0, L_0000025406d43840;  1 drivers
v0000025406d0f900_0 .net *"_ivl_8", 0 0, L_0000025406d535e0;  1 drivers
v0000025406d0f9a0_0 .net "ina", 31 0, v0000025406d140c0_0;  alias, 1 drivers
v0000025406d0fa40_0 .net "inb", 31 0, L_0000025406dd2fa0;  alias, 1 drivers
v0000025406d0ebe0_0 .net "inc", 31 0, v0000025406d029e0_0;  alias, 1 drivers
v0000025406d0efa0_0 .net "ind", 31 0, L_0000025406d41d60;  alias, 1 drivers
v0000025406d0fae0_0 .net "out", 31 0, L_0000025406d54920;  alias, 1 drivers
v0000025406d0f040_0 .net "s0", 31 0, L_0000025406d54300;  1 drivers
v0000025406d0f0e0_0 .net "s1", 31 0, L_0000025406d544c0;  1 drivers
v0000025406d0f180_0 .net "s2", 31 0, L_0000025406d545a0;  1 drivers
v0000025406d14520_0 .net "s3", 31 0, L_0000025406d53340;  1 drivers
v0000025406d12e00_0 .net "sel", 1 0, L_0000025406d47260;  alias, 1 drivers
L_0000025406d424e0 .part L_0000025406d47260, 1, 1;
LS_0000025406d43520_0_0 .concat [ 1 1 1 1], L_0000025406d54220, L_0000025406d54220, L_0000025406d54220, L_0000025406d54220;
LS_0000025406d43520_0_4 .concat [ 1 1 1 1], L_0000025406d54220, L_0000025406d54220, L_0000025406d54220, L_0000025406d54220;
LS_0000025406d43520_0_8 .concat [ 1 1 1 1], L_0000025406d54220, L_0000025406d54220, L_0000025406d54220, L_0000025406d54220;
LS_0000025406d43520_0_12 .concat [ 1 1 1 1], L_0000025406d54220, L_0000025406d54220, L_0000025406d54220, L_0000025406d54220;
LS_0000025406d43520_0_16 .concat [ 1 1 1 1], L_0000025406d54220, L_0000025406d54220, L_0000025406d54220, L_0000025406d54220;
LS_0000025406d43520_0_20 .concat [ 1 1 1 1], L_0000025406d54220, L_0000025406d54220, L_0000025406d54220, L_0000025406d54220;
LS_0000025406d43520_0_24 .concat [ 1 1 1 1], L_0000025406d54220, L_0000025406d54220, L_0000025406d54220, L_0000025406d54220;
LS_0000025406d43520_0_28 .concat [ 1 1 1 1], L_0000025406d54220, L_0000025406d54220, L_0000025406d54220, L_0000025406d54220;
LS_0000025406d43520_1_0 .concat [ 4 4 4 4], LS_0000025406d43520_0_0, LS_0000025406d43520_0_4, LS_0000025406d43520_0_8, LS_0000025406d43520_0_12;
LS_0000025406d43520_1_4 .concat [ 4 4 4 4], LS_0000025406d43520_0_16, LS_0000025406d43520_0_20, LS_0000025406d43520_0_24, LS_0000025406d43520_0_28;
L_0000025406d43520 .concat [ 16 16 0 0], LS_0000025406d43520_1_0, LS_0000025406d43520_1_4;
L_0000025406d43840 .part L_0000025406d47260, 0, 1;
LS_0000025406d42e40_0_0 .concat [ 1 1 1 1], L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0;
LS_0000025406d42e40_0_4 .concat [ 1 1 1 1], L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0;
LS_0000025406d42e40_0_8 .concat [ 1 1 1 1], L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0;
LS_0000025406d42e40_0_12 .concat [ 1 1 1 1], L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0;
LS_0000025406d42e40_0_16 .concat [ 1 1 1 1], L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0;
LS_0000025406d42e40_0_20 .concat [ 1 1 1 1], L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0;
LS_0000025406d42e40_0_24 .concat [ 1 1 1 1], L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0;
LS_0000025406d42e40_0_28 .concat [ 1 1 1 1], L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0, L_0000025406d535e0;
LS_0000025406d42e40_1_0 .concat [ 4 4 4 4], LS_0000025406d42e40_0_0, LS_0000025406d42e40_0_4, LS_0000025406d42e40_0_8, LS_0000025406d42e40_0_12;
LS_0000025406d42e40_1_4 .concat [ 4 4 4 4], LS_0000025406d42e40_0_16, LS_0000025406d42e40_0_20, LS_0000025406d42e40_0_24, LS_0000025406d42e40_0_28;
L_0000025406d42e40 .concat [ 16 16 0 0], LS_0000025406d42e40_1_0, LS_0000025406d42e40_1_4;
L_0000025406d42a80 .part L_0000025406d47260, 1, 1;
LS_0000025406d43a20_0_0 .concat [ 1 1 1 1], L_0000025406d54760, L_0000025406d54760, L_0000025406d54760, L_0000025406d54760;
LS_0000025406d43a20_0_4 .concat [ 1 1 1 1], L_0000025406d54760, L_0000025406d54760, L_0000025406d54760, L_0000025406d54760;
LS_0000025406d43a20_0_8 .concat [ 1 1 1 1], L_0000025406d54760, L_0000025406d54760, L_0000025406d54760, L_0000025406d54760;
LS_0000025406d43a20_0_12 .concat [ 1 1 1 1], L_0000025406d54760, L_0000025406d54760, L_0000025406d54760, L_0000025406d54760;
LS_0000025406d43a20_0_16 .concat [ 1 1 1 1], L_0000025406d54760, L_0000025406d54760, L_0000025406d54760, L_0000025406d54760;
LS_0000025406d43a20_0_20 .concat [ 1 1 1 1], L_0000025406d54760, L_0000025406d54760, L_0000025406d54760, L_0000025406d54760;
LS_0000025406d43a20_0_24 .concat [ 1 1 1 1], L_0000025406d54760, L_0000025406d54760, L_0000025406d54760, L_0000025406d54760;
LS_0000025406d43a20_0_28 .concat [ 1 1 1 1], L_0000025406d54760, L_0000025406d54760, L_0000025406d54760, L_0000025406d54760;
LS_0000025406d43a20_1_0 .concat [ 4 4 4 4], LS_0000025406d43a20_0_0, LS_0000025406d43a20_0_4, LS_0000025406d43a20_0_8, LS_0000025406d43a20_0_12;
LS_0000025406d43a20_1_4 .concat [ 4 4 4 4], LS_0000025406d43a20_0_16, LS_0000025406d43a20_0_20, LS_0000025406d43a20_0_24, LS_0000025406d43a20_0_28;
L_0000025406d43a20 .concat [ 16 16 0 0], LS_0000025406d43a20_1_0, LS_0000025406d43a20_1_4;
L_0000025406d433e0 .part L_0000025406d47260, 0, 1;
LS_0000025406d42b20_0_0 .concat [ 1 1 1 1], L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0;
LS_0000025406d42b20_0_4 .concat [ 1 1 1 1], L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0;
LS_0000025406d42b20_0_8 .concat [ 1 1 1 1], L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0;
LS_0000025406d42b20_0_12 .concat [ 1 1 1 1], L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0;
LS_0000025406d42b20_0_16 .concat [ 1 1 1 1], L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0;
LS_0000025406d42b20_0_20 .concat [ 1 1 1 1], L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0;
LS_0000025406d42b20_0_24 .concat [ 1 1 1 1], L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0;
LS_0000025406d42b20_0_28 .concat [ 1 1 1 1], L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0, L_0000025406d433e0;
LS_0000025406d42b20_1_0 .concat [ 4 4 4 4], LS_0000025406d42b20_0_0, LS_0000025406d42b20_0_4, LS_0000025406d42b20_0_8, LS_0000025406d42b20_0_12;
LS_0000025406d42b20_1_4 .concat [ 4 4 4 4], LS_0000025406d42b20_0_16, LS_0000025406d42b20_0_20, LS_0000025406d42b20_0_24, LS_0000025406d42b20_0_28;
L_0000025406d42b20 .concat [ 16 16 0 0], LS_0000025406d42b20_1_0, LS_0000025406d42b20_1_4;
L_0000025406d41a40 .part L_0000025406d47260, 1, 1;
LS_0000025406d41ea0_0_0 .concat [ 1 1 1 1], L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40;
LS_0000025406d41ea0_0_4 .concat [ 1 1 1 1], L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40;
LS_0000025406d41ea0_0_8 .concat [ 1 1 1 1], L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40;
LS_0000025406d41ea0_0_12 .concat [ 1 1 1 1], L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40;
LS_0000025406d41ea0_0_16 .concat [ 1 1 1 1], L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40;
LS_0000025406d41ea0_0_20 .concat [ 1 1 1 1], L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40;
LS_0000025406d41ea0_0_24 .concat [ 1 1 1 1], L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40;
LS_0000025406d41ea0_0_28 .concat [ 1 1 1 1], L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40, L_0000025406d41a40;
LS_0000025406d41ea0_1_0 .concat [ 4 4 4 4], LS_0000025406d41ea0_0_0, LS_0000025406d41ea0_0_4, LS_0000025406d41ea0_0_8, LS_0000025406d41ea0_0_12;
LS_0000025406d41ea0_1_4 .concat [ 4 4 4 4], LS_0000025406d41ea0_0_16, LS_0000025406d41ea0_0_20, LS_0000025406d41ea0_0_24, LS_0000025406d41ea0_0_28;
L_0000025406d41ea0 .concat [ 16 16 0 0], LS_0000025406d41ea0_1_0, LS_0000025406d41ea0_1_4;
L_0000025406d43480 .part L_0000025406d47260, 0, 1;
LS_0000025406d43e80_0_0 .concat [ 1 1 1 1], L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0;
LS_0000025406d43e80_0_4 .concat [ 1 1 1 1], L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0;
LS_0000025406d43e80_0_8 .concat [ 1 1 1 1], L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0;
LS_0000025406d43e80_0_12 .concat [ 1 1 1 1], L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0;
LS_0000025406d43e80_0_16 .concat [ 1 1 1 1], L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0;
LS_0000025406d43e80_0_20 .concat [ 1 1 1 1], L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0;
LS_0000025406d43e80_0_24 .concat [ 1 1 1 1], L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0;
LS_0000025406d43e80_0_28 .concat [ 1 1 1 1], L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0, L_0000025406d547d0;
LS_0000025406d43e80_1_0 .concat [ 4 4 4 4], LS_0000025406d43e80_0_0, LS_0000025406d43e80_0_4, LS_0000025406d43e80_0_8, LS_0000025406d43e80_0_12;
LS_0000025406d43e80_1_4 .concat [ 4 4 4 4], LS_0000025406d43e80_0_16, LS_0000025406d43e80_0_20, LS_0000025406d43e80_0_24, LS_0000025406d43e80_0_28;
L_0000025406d43e80 .concat [ 16 16 0 0], LS_0000025406d43e80_1_0, LS_0000025406d43e80_1_4;
L_0000025406d43160 .part L_0000025406d47260, 1, 1;
LS_0000025406d43de0_0_0 .concat [ 1 1 1 1], L_0000025406d43160, L_0000025406d43160, L_0000025406d43160, L_0000025406d43160;
LS_0000025406d43de0_0_4 .concat [ 1 1 1 1], L_0000025406d43160, L_0000025406d43160, L_0000025406d43160, L_0000025406d43160;
LS_0000025406d43de0_0_8 .concat [ 1 1 1 1], L_0000025406d43160, L_0000025406d43160, L_0000025406d43160, L_0000025406d43160;
LS_0000025406d43de0_0_12 .concat [ 1 1 1 1], L_0000025406d43160, L_0000025406d43160, L_0000025406d43160, L_0000025406d43160;
LS_0000025406d43de0_0_16 .concat [ 1 1 1 1], L_0000025406d43160, L_0000025406d43160, L_0000025406d43160, L_0000025406d43160;
LS_0000025406d43de0_0_20 .concat [ 1 1 1 1], L_0000025406d43160, L_0000025406d43160, L_0000025406d43160, L_0000025406d43160;
LS_0000025406d43de0_0_24 .concat [ 1 1 1 1], L_0000025406d43160, L_0000025406d43160, L_0000025406d43160, L_0000025406d43160;
LS_0000025406d43de0_0_28 .concat [ 1 1 1 1], L_0000025406d43160, L_0000025406d43160, L_0000025406d43160, L_0000025406d43160;
LS_0000025406d43de0_1_0 .concat [ 4 4 4 4], LS_0000025406d43de0_0_0, LS_0000025406d43de0_0_4, LS_0000025406d43de0_0_8, LS_0000025406d43de0_0_12;
LS_0000025406d43de0_1_4 .concat [ 4 4 4 4], LS_0000025406d43de0_0_16, LS_0000025406d43de0_0_20, LS_0000025406d43de0_0_24, LS_0000025406d43de0_0_28;
L_0000025406d43de0 .concat [ 16 16 0 0], LS_0000025406d43de0_1_0, LS_0000025406d43de0_1_4;
L_0000025406d42300 .part L_0000025406d47260, 0, 1;
LS_0000025406d42bc0_0_0 .concat [ 1 1 1 1], L_0000025406d42300, L_0000025406d42300, L_0000025406d42300, L_0000025406d42300;
LS_0000025406d42bc0_0_4 .concat [ 1 1 1 1], L_0000025406d42300, L_0000025406d42300, L_0000025406d42300, L_0000025406d42300;
LS_0000025406d42bc0_0_8 .concat [ 1 1 1 1], L_0000025406d42300, L_0000025406d42300, L_0000025406d42300, L_0000025406d42300;
LS_0000025406d42bc0_0_12 .concat [ 1 1 1 1], L_0000025406d42300, L_0000025406d42300, L_0000025406d42300, L_0000025406d42300;
LS_0000025406d42bc0_0_16 .concat [ 1 1 1 1], L_0000025406d42300, L_0000025406d42300, L_0000025406d42300, L_0000025406d42300;
LS_0000025406d42bc0_0_20 .concat [ 1 1 1 1], L_0000025406d42300, L_0000025406d42300, L_0000025406d42300, L_0000025406d42300;
LS_0000025406d42bc0_0_24 .concat [ 1 1 1 1], L_0000025406d42300, L_0000025406d42300, L_0000025406d42300, L_0000025406d42300;
LS_0000025406d42bc0_0_28 .concat [ 1 1 1 1], L_0000025406d42300, L_0000025406d42300, L_0000025406d42300, L_0000025406d42300;
LS_0000025406d42bc0_1_0 .concat [ 4 4 4 4], LS_0000025406d42bc0_0_0, LS_0000025406d42bc0_0_4, LS_0000025406d42bc0_0_8, LS_0000025406d42bc0_0_12;
LS_0000025406d42bc0_1_4 .concat [ 4 4 4 4], LS_0000025406d42bc0_0_16, LS_0000025406d42bc0_0_20, LS_0000025406d42bc0_0_24, LS_0000025406d42bc0_0_28;
L_0000025406d42bc0 .concat [ 16 16 0 0], LS_0000025406d42bc0_1_0, LS_0000025406d42bc0_1_4;
S_0000025406d0b5a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000025406d0b0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000025406d54300 .functor AND 32, L_0000025406d43520, L_0000025406d42e40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025406d0c160_0 .net "in1", 31 0, L_0000025406d43520;  1 drivers
v0000025406d0fd60_0 .net "in2", 31 0, L_0000025406d42e40;  1 drivers
v0000025406d0eb40_0 .net "out", 31 0, L_0000025406d54300;  alias, 1 drivers
S_0000025406d0b730 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000025406d0b0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000025406d544c0 .functor AND 32, L_0000025406d43a20, L_0000025406d42b20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025406d0e960_0 .net "in1", 31 0, L_0000025406d43a20;  1 drivers
v0000025406d0ed20_0 .net "in2", 31 0, L_0000025406d42b20;  1 drivers
v0000025406d0ec80_0 .net "out", 31 0, L_0000025406d544c0;  alias, 1 drivers
S_0000025406d0b8c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000025406d0b0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000025406d545a0 .functor AND 32, L_0000025406d41ea0, L_0000025406d43e80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025406d0edc0_0 .net "in1", 31 0, L_0000025406d41ea0;  1 drivers
v0000025406d0fe00_0 .net "in2", 31 0, L_0000025406d43e80;  1 drivers
v0000025406d0f400_0 .net "out", 31 0, L_0000025406d545a0;  alias, 1 drivers
S_0000025406d116f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000025406d0b0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000025406d53340 .functor AND 32, L_0000025406d43de0, L_0000025406d42bc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025406d0fcc0_0 .net "in1", 31 0, L_0000025406d43de0;  1 drivers
v0000025406d0fb80_0 .net "in2", 31 0, L_0000025406d42bc0;  1 drivers
v0000025406d0fc20_0 .net "out", 31 0, L_0000025406d53340;  alias, 1 drivers
S_0000025406d110b0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000025406ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000025406d15f50 .param/l "add" 0 9 6, C4<000000100000>;
P_0000025406d15f88 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000025406d15fc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000025406d15ff8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000025406d16030 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000025406d16068 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000025406d160a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000025406d160d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000025406d16110 .param/l "j" 0 9 19, C4<000010000000>;
P_0000025406d16148 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000025406d16180 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000025406d161b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000025406d161f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000025406d16228 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000025406d16260 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000025406d16298 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000025406d162d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000025406d16308 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000025406d16340 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000025406d16378 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000025406d163b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000025406d163e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000025406d16420 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000025406d16458 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000025406d16490 .param/l "xori" 0 9 12, C4<001110000000>;
v0000025406d13800_0 .var "EX1_PC", 31 0;
v0000025406d13f80_0 .var "EX1_PFC", 31 0;
v0000025406d142a0_0 .var "EX1_forward_to_B", 31 0;
v0000025406d12b80_0 .var "EX1_is_beq", 0 0;
v0000025406d13080_0 .var "EX1_is_bne", 0 0;
v0000025406d12ea0_0 .var "EX1_is_jal", 0 0;
v0000025406d12680_0 .var "EX1_is_jr", 0 0;
v0000025406d12860_0 .var "EX1_is_oper2_immed", 0 0;
v0000025406d12fe0_0 .var "EX1_memread", 0 0;
v0000025406d136c0_0 .var "EX1_memwrite", 0 0;
v0000025406d125e0_0 .var "EX1_opcode", 11 0;
v0000025406d12a40_0 .var "EX1_predicted", 0 0;
v0000025406d14020_0 .var "EX1_rd_ind", 4 0;
v0000025406d12cc0_0 .var "EX1_rd_indzero", 0 0;
v0000025406d12d60_0 .var "EX1_regwrite", 0 0;
v0000025406d12900_0 .var "EX1_rs1", 31 0;
v0000025406d13120_0 .var "EX1_rs1_ind", 4 0;
v0000025406d140c0_0 .var "EX1_rs2", 31 0;
v0000025406d13c60_0 .var "EX1_rs2_ind", 4 0;
v0000025406d13260_0 .net "FLUSH", 0 0, v0000025406d1ddb0_0;  alias, 1 drivers
v0000025406d129a0_0 .net "ID_PC", 31 0, v0000025406d1b8d0_0;  alias, 1 drivers
v0000025406d13300_0 .net "ID_PFC_to_EX", 31 0, L_0000025406d48e80;  alias, 1 drivers
v0000025406d13620_0 .net "ID_forward_to_B", 31 0, L_0000025406d48a20;  alias, 1 drivers
v0000025406d13b20_0 .net "ID_is_beq", 0 0, L_0000025406d48340;  alias, 1 drivers
v0000025406d138a0_0 .net "ID_is_bne", 0 0, L_0000025406d483e0;  alias, 1 drivers
v0000025406d13440_0 .net "ID_is_jal", 0 0, L_0000025406d491a0;  alias, 1 drivers
v0000025406d13da0_0 .net "ID_is_jr", 0 0, L_0000025406d48660;  alias, 1 drivers
v0000025406d14200_0 .net "ID_is_oper2_immed", 0 0, L_0000025406d4a590;  alias, 1 drivers
v0000025406d14480_0 .net "ID_memread", 0 0, L_0000025406d49380;  alias, 1 drivers
v0000025406d134e0_0 .net "ID_memwrite", 0 0, L_0000025406d49060;  alias, 1 drivers
v0000025406d14340_0 .net "ID_opcode", 11 0, v0000025406d2f260_0;  alias, 1 drivers
v0000025406d13760_0 .net "ID_predicted", 0 0, v0000025406d1e0d0_0;  alias, 1 drivers
v0000025406d13940_0 .net "ID_rd_ind", 4 0, v0000025406d2fc60_0;  alias, 1 drivers
v0000025406d143e0_0 .net "ID_rd_indzero", 0 0, L_0000025406d49560;  1 drivers
v0000025406d12220_0 .net "ID_regwrite", 0 0, L_0000025406d48fc0;  alias, 1 drivers
v0000025406d145c0_0 .net "ID_rs1", 31 0, v0000025406d174b0_0;  alias, 1 drivers
v0000025406d139e0_0 .net "ID_rs1_ind", 4 0, v0000025406d2fe40_0;  alias, 1 drivers
v0000025406d14660_0 .net "ID_rs2", 31 0, v0000025406d17a50_0;  alias, 1 drivers
v0000025406d13e40_0 .net "ID_rs2_ind", 4 0, v0000025406d2f580_0;  alias, 1 drivers
v0000025406d14700_0 .net "clk", 0 0, L_0000025406d4a130;  1 drivers
v0000025406d13a80_0 .net "rst", 0 0, v0000025406d441a0_0;  alias, 1 drivers
E_0000025406c8b8d0 .event posedge, v0000025406d03660_0, v0000025406d14700_0;
S_0000025406d11240 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000025406ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000025406d164d0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000025406d16508 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000025406d16540 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000025406d16578 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000025406d165b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000025406d165e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000025406d16620 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000025406d16658 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000025406d16690 .param/l "j" 0 9 19, C4<000010000000>;
P_0000025406d166c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000025406d16700 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000025406d16738 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000025406d16770 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000025406d167a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000025406d167e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000025406d16818 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000025406d16850 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000025406d16888 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000025406d168c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000025406d168f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000025406d16930 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000025406d16968 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000025406d169a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000025406d169d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000025406d16a10 .param/l "xori" 0 9 12, C4<001110000000>;
v0000025406d13d00_0 .net "EX1_ALU_OPER1", 31 0, L_0000025406d4b320;  alias, 1 drivers
v0000025406d12040_0 .net "EX1_ALU_OPER2", 31 0, L_0000025406d548b0;  alias, 1 drivers
v0000025406d120e0_0 .net "EX1_PC", 31 0, v0000025406d13800_0;  alias, 1 drivers
v0000025406d12180_0 .net "EX1_PFC_to_IF", 31 0, L_0000025406d42440;  alias, 1 drivers
v0000025406d122c0_0 .net "EX1_forward_to_B", 31 0, v0000025406d142a0_0;  alias, 1 drivers
v0000025406d14de0_0 .net "EX1_is_beq", 0 0, v0000025406d12b80_0;  alias, 1 drivers
v0000025406d15740_0 .net "EX1_is_bne", 0 0, v0000025406d13080_0;  alias, 1 drivers
v0000025406d15560_0 .net "EX1_is_jal", 0 0, v0000025406d12ea0_0;  alias, 1 drivers
v0000025406d14b60_0 .net "EX1_is_jr", 0 0, v0000025406d12680_0;  alias, 1 drivers
v0000025406d15ce0_0 .net "EX1_is_oper2_immed", 0 0, v0000025406d12860_0;  alias, 1 drivers
v0000025406d14e80_0 .net "EX1_memread", 0 0, v0000025406d12fe0_0;  alias, 1 drivers
v0000025406d15240_0 .net "EX1_memwrite", 0 0, v0000025406d136c0_0;  alias, 1 drivers
v0000025406d159c0_0 .net "EX1_opcode", 11 0, v0000025406d125e0_0;  alias, 1 drivers
v0000025406d14f20_0 .net "EX1_predicted", 0 0, v0000025406d12a40_0;  alias, 1 drivers
v0000025406d15ba0_0 .net "EX1_rd_ind", 4 0, v0000025406d14020_0;  alias, 1 drivers
v0000025406d15e20_0 .net "EX1_rd_indzero", 0 0, v0000025406d12cc0_0;  alias, 1 drivers
v0000025406d15c40_0 .net "EX1_regwrite", 0 0, v0000025406d12d60_0;  alias, 1 drivers
v0000025406d15d80_0 .net "EX1_rs1", 31 0, v0000025406d12900_0;  alias, 1 drivers
v0000025406d14840_0 .net "EX1_rs1_ind", 4 0, v0000025406d13120_0;  alias, 1 drivers
v0000025406d14fc0_0 .net "EX1_rs2_ind", 4 0, v0000025406d13c60_0;  alias, 1 drivers
v0000025406d15b00_0 .net "EX1_rs2_out", 31 0, L_0000025406d54920;  alias, 1 drivers
v0000025406d152e0_0 .var "EX2_ALU_OPER1", 31 0;
v0000025406d14ca0_0 .var "EX2_ALU_OPER2", 31 0;
v0000025406d15100_0 .var "EX2_PC", 31 0;
v0000025406d147a0_0 .var "EX2_PFC_to_IF", 31 0;
v0000025406d15060_0 .var "EX2_forward_to_B", 31 0;
v0000025406d14d40_0 .var "EX2_is_beq", 0 0;
v0000025406d154c0_0 .var "EX2_is_bne", 0 0;
v0000025406d148e0_0 .var "EX2_is_jal", 0 0;
v0000025406d15380_0 .var "EX2_is_jr", 0 0;
v0000025406d14980_0 .var "EX2_is_oper2_immed", 0 0;
v0000025406d14c00_0 .var "EX2_memread", 0 0;
v0000025406d151a0_0 .var "EX2_memwrite", 0 0;
v0000025406d14a20_0 .var "EX2_opcode", 11 0;
v0000025406d14ac0_0 .var "EX2_predicted", 0 0;
v0000025406d15420_0 .var "EX2_rd_ind", 4 0;
v0000025406d15600_0 .var "EX2_rd_indzero", 0 0;
v0000025406d15a60_0 .var "EX2_regwrite", 0 0;
v0000025406d156a0_0 .var "EX2_rs1", 31 0;
v0000025406d157e0_0 .var "EX2_rs1_ind", 4 0;
v0000025406d15880_0 .var "EX2_rs2_ind", 4 0;
v0000025406d15920_0 .var "EX2_rs2_out", 31 0;
v0000025406d1c2d0_0 .net "FLUSH", 0 0, v0000025406d1d630_0;  alias, 1 drivers
v0000025406d1e210_0 .net "clk", 0 0, L_0000025406d54450;  1 drivers
v0000025406d1d3b0_0 .net "rst", 0 0, v0000025406d441a0_0;  alias, 1 drivers
E_0000025406c8b010 .event posedge, v0000025406d03660_0, v0000025406d1e210_0;
S_0000025406d10f20 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000025406ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000025406d1ea60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000025406d1ea98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000025406d1ead0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000025406d1eb08 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000025406d1eb40 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000025406d1eb78 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000025406d1ebb0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000025406d1ebe8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000025406d1ec20 .param/l "j" 0 9 19, C4<000010000000>;
P_0000025406d1ec58 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000025406d1ec90 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000025406d1ecc8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000025406d1ed00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000025406d1ed38 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000025406d1ed70 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000025406d1eda8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000025406d1ede0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000025406d1ee18 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000025406d1ee50 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000025406d1ee88 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000025406d1eec0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000025406d1eef8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000025406d1ef30 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000025406d1ef68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000025406d1efa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000025406d4a050 .functor OR 1, L_0000025406d48340, L_0000025406d483e0, C4<0>, C4<0>;
L_0000025406d4aec0 .functor AND 1, L_0000025406d4a050, L_0000025406d4a910, C4<1>, C4<1>;
L_0000025406d4a7c0 .functor OR 1, L_0000025406d48340, L_0000025406d483e0, C4<0>, C4<0>;
L_0000025406d4af30 .functor AND 1, L_0000025406d4a7c0, L_0000025406d4a910, C4<1>, C4<1>;
L_0000025406d49db0 .functor OR 1, L_0000025406d48340, L_0000025406d483e0, C4<0>, C4<0>;
L_0000025406d49f00 .functor AND 1, L_0000025406d49db0, v0000025406d1e0d0_0, C4<1>, C4<1>;
v0000025406d1ae30_0 .net "EX1_memread", 0 0, v0000025406d12fe0_0;  alias, 1 drivers
v0000025406d193f0_0 .net "EX1_opcode", 11 0, v0000025406d125e0_0;  alias, 1 drivers
v0000025406d1aed0_0 .net "EX1_rd_ind", 4 0, v0000025406d14020_0;  alias, 1 drivers
v0000025406d19530_0 .net "EX1_rd_indzero", 0 0, v0000025406d12cc0_0;  alias, 1 drivers
v0000025406d1acf0_0 .net "EX2_memread", 0 0, v0000025406d14c00_0;  alias, 1 drivers
v0000025406d1b3d0_0 .net "EX2_opcode", 11 0, v0000025406d14a20_0;  alias, 1 drivers
v0000025406d1b330_0 .net "EX2_rd_ind", 4 0, v0000025406d15420_0;  alias, 1 drivers
v0000025406d1a2f0_0 .net "EX2_rd_indzero", 0 0, v0000025406d15600_0;  alias, 1 drivers
v0000025406d1a6b0_0 .net "ID_EX1_flush", 0 0, v0000025406d1ddb0_0;  alias, 1 drivers
v0000025406d1a250_0 .net "ID_EX2_flush", 0 0, v0000025406d1d630_0;  alias, 1 drivers
v0000025406d19cb0_0 .net "ID_is_beq", 0 0, L_0000025406d48340;  alias, 1 drivers
v0000025406d1a390_0 .net "ID_is_bne", 0 0, L_0000025406d483e0;  alias, 1 drivers
v0000025406d19d50_0 .net "ID_is_j", 0 0, L_0000025406d49240;  alias, 1 drivers
v0000025406d19df0_0 .net "ID_is_jal", 0 0, L_0000025406d491a0;  alias, 1 drivers
v0000025406d19f30_0 .net "ID_is_jr", 0 0, L_0000025406d48660;  alias, 1 drivers
v0000025406d19490_0 .net "ID_opcode", 11 0, v0000025406d2f260_0;  alias, 1 drivers
v0000025406d19850_0 .net "ID_rs1_ind", 4 0, v0000025406d2fe40_0;  alias, 1 drivers
v0000025406d1a430_0 .net "ID_rs2_ind", 4 0, v0000025406d2f580_0;  alias, 1 drivers
v0000025406d1b470_0 .net "IF_ID_flush", 0 0, v0000025406d1e530_0;  alias, 1 drivers
v0000025406d1b510_0 .net "IF_ID_write", 0 0, v0000025406d1e3f0_0;  alias, 1 drivers
v0000025406d1ba10_0 .net "PC_src", 2 0, L_0000025406d46f40;  alias, 1 drivers
v0000025406d1a7f0_0 .net "PFC_to_EX", 31 0, L_0000025406d48e80;  alias, 1 drivers
v0000025406d19c10_0 .net "PFC_to_IF", 31 0, L_0000025406d46b80;  alias, 1 drivers
v0000025406d1a4d0_0 .net "WB_rd_ind", 4 0, v0000025406d30f20_0;  alias, 1 drivers
v0000025406d1b5b0_0 .net "Wrong_prediction", 0 0, L_0000025406d54c30;  alias, 1 drivers
v0000025406d1a890_0 .net *"_ivl_11", 0 0, L_0000025406d4af30;  1 drivers
v0000025406d1ad90_0 .net *"_ivl_13", 9 0, L_0000025406d48ac0;  1 drivers
v0000025406d1af70_0 .net *"_ivl_15", 9 0, L_0000025406d48b60;  1 drivers
v0000025406d1b150_0 .net *"_ivl_16", 9 0, L_0000025406d46900;  1 drivers
v0000025406d1b290_0 .net *"_ivl_19", 9 0, L_0000025406d469a0;  1 drivers
v0000025406d195d0_0 .net *"_ivl_20", 9 0, L_0000025406d48c00;  1 drivers
v0000025406d1b1f0_0 .net *"_ivl_25", 0 0, L_0000025406d49db0;  1 drivers
v0000025406d19e90_0 .net *"_ivl_27", 0 0, L_0000025406d49f00;  1 drivers
v0000025406d1a570_0 .net *"_ivl_29", 9 0, L_0000025406d48ca0;  1 drivers
v0000025406d1a110_0 .net *"_ivl_3", 0 0, L_0000025406d4a050;  1 drivers
L_0000025406d601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000025406d19990_0 .net/2u *"_ivl_30", 9 0, L_0000025406d601f0;  1 drivers
v0000025406d1b010_0 .net *"_ivl_32", 9 0, L_0000025406d48d40;  1 drivers
v0000025406d1aa70_0 .net *"_ivl_35", 9 0, L_0000025406d48de0;  1 drivers
v0000025406d19710_0 .net *"_ivl_37", 9 0, L_0000025406d47440;  1 drivers
v0000025406d19fd0_0 .net *"_ivl_38", 9 0, L_0000025406d479e0;  1 drivers
v0000025406d1a9d0_0 .net *"_ivl_40", 9 0, L_0000025406d46ae0;  1 drivers
L_0000025406d60238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025406d19350_0 .net/2s *"_ivl_45", 21 0, L_0000025406d60238;  1 drivers
L_0000025406d60280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025406d1a070_0 .net/2s *"_ivl_50", 21 0, L_0000025406d60280;  1 drivers
v0000025406d1a1b0_0 .net *"_ivl_9", 0 0, L_0000025406d4a7c0;  1 drivers
v0000025406d197b0_0 .net "clk", 0 0, L_0000025406c80a30;  alias, 1 drivers
v0000025406d1a930_0 .net "forward_to_B", 31 0, L_0000025406d48a20;  alias, 1 drivers
v0000025406d19670_0 .net "imm", 31 0, v0000025406d18590_0;  1 drivers
v0000025406d1ab10_0 .net "inst", 31 0, v0000025406d1b790_0;  alias, 1 drivers
v0000025406d19ad0_0 .net "is_branch_and_taken", 0 0, L_0000025406d4aec0;  alias, 1 drivers
v0000025406d1b970_0 .net "is_oper2_immed", 0 0, L_0000025406d4a590;  alias, 1 drivers
v0000025406d1a610_0 .net "mem_read", 0 0, L_0000025406d49380;  alias, 1 drivers
v0000025406d1abb0_0 .net "mem_write", 0 0, L_0000025406d49060;  alias, 1 drivers
v0000025406d198f0_0 .net "pc", 31 0, v0000025406d1b8d0_0;  alias, 1 drivers
v0000025406d1ac50_0 .net "pc_write", 0 0, v0000025406d1e490_0;  alias, 1 drivers
v0000025406d19a30_0 .net "predicted", 0 0, L_0000025406d4a910;  1 drivers
v0000025406d1b0b0_0 .net "predicted_to_EX", 0 0, v0000025406d1e0d0_0;  alias, 1 drivers
v0000025406d1b830_0 .net "reg_write", 0 0, L_0000025406d48fc0;  alias, 1 drivers
v0000025406d1a750_0 .net "reg_write_from_wb", 0 0, v0000025406d32820_0;  alias, 1 drivers
v0000025406d19b70_0 .net "rs1", 31 0, v0000025406d174b0_0;  alias, 1 drivers
v0000025406d1b650_0 .net "rs2", 31 0, v0000025406d17a50_0;  alias, 1 drivers
v0000025406d192b0_0 .net "rst", 0 0, v0000025406d441a0_0;  alias, 1 drivers
v0000025406d1b6f0_0 .net "wr_reg_data", 31 0, L_0000025406dd2fa0;  alias, 1 drivers
L_0000025406d48a20 .functor MUXZ 32, v0000025406d17a50_0, v0000025406d18590_0, L_0000025406d4a590, C4<>;
L_0000025406d48ac0 .part v0000025406d1b8d0_0, 0, 10;
L_0000025406d48b60 .part v0000025406d1b790_0, 0, 10;
L_0000025406d46900 .arith/sum 10, L_0000025406d48ac0, L_0000025406d48b60;
L_0000025406d469a0 .part v0000025406d1b790_0, 0, 10;
L_0000025406d48c00 .functor MUXZ 10, L_0000025406d469a0, L_0000025406d46900, L_0000025406d4af30, C4<>;
L_0000025406d48ca0 .part v0000025406d1b8d0_0, 0, 10;
L_0000025406d48d40 .arith/sum 10, L_0000025406d48ca0, L_0000025406d601f0;
L_0000025406d48de0 .part v0000025406d1b8d0_0, 0, 10;
L_0000025406d47440 .part v0000025406d1b790_0, 0, 10;
L_0000025406d479e0 .arith/sum 10, L_0000025406d48de0, L_0000025406d47440;
L_0000025406d46ae0 .functor MUXZ 10, L_0000025406d479e0, L_0000025406d48d40, L_0000025406d49f00, C4<>;
L_0000025406d46b80 .concat8 [ 10 22 0 0], L_0000025406d48c00, L_0000025406d60238;
L_0000025406d48e80 .concat8 [ 10 22 0 0], L_0000025406d46ae0, L_0000025406d60280;
S_0000025406d10c00 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000025406d10f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000025406d1efe0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000025406d1f018 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000025406d1f050 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000025406d1f088 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000025406d1f0c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000025406d1f0f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000025406d1f130 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000025406d1f168 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000025406d1f1a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000025406d1f1d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000025406d1f210 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000025406d1f248 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000025406d1f280 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000025406d1f2b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000025406d1f2f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000025406d1f328 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000025406d1f360 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000025406d1f398 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000025406d1f3d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000025406d1f408 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000025406d1f440 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000025406d1f478 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000025406d1f4b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000025406d1f4e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000025406d1f520 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000025406d4a9f0 .functor OR 1, L_0000025406d4a910, L_0000025406d47580, C4<0>, C4<0>;
L_0000025406d4a440 .functor OR 1, L_0000025406d4a9f0, L_0000025406d46d60, C4<0>, C4<0>;
v0000025406d1d950_0 .net "EX1_opcode", 11 0, v0000025406d125e0_0;  alias, 1 drivers
v0000025406d1ccd0_0 .net "EX2_opcode", 11 0, v0000025406d14a20_0;  alias, 1 drivers
v0000025406d1c910_0 .net "ID_opcode", 11 0, v0000025406d2f260_0;  alias, 1 drivers
v0000025406d1c230_0 .net "PC_src", 2 0, L_0000025406d46f40;  alias, 1 drivers
v0000025406d1d090_0 .net "Wrong_prediction", 0 0, L_0000025406d54c30;  alias, 1 drivers
L_0000025406d603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000025406d1cff0_0 .net/2u *"_ivl_0", 2 0, L_0000025406d603e8;  1 drivers
v0000025406d1bb50_0 .net *"_ivl_10", 0 0, L_0000025406d47ee0;  1 drivers
L_0000025406d60508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000025406d1bfb0_0 .net/2u *"_ivl_12", 2 0, L_0000025406d60508;  1 drivers
L_0000025406d60550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000025406d1dd10_0 .net/2u *"_ivl_14", 11 0, L_0000025406d60550;  1 drivers
v0000025406d1d810_0 .net *"_ivl_16", 0 0, L_0000025406d47580;  1 drivers
v0000025406d1c870_0 .net *"_ivl_19", 0 0, L_0000025406d4a9f0;  1 drivers
L_0000025406d60430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000025406d1c690_0 .net/2u *"_ivl_2", 11 0, L_0000025406d60430;  1 drivers
L_0000025406d60598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000025406d1d130_0 .net/2u *"_ivl_20", 11 0, L_0000025406d60598;  1 drivers
v0000025406d1c050_0 .net *"_ivl_22", 0 0, L_0000025406d46d60;  1 drivers
v0000025406d1c410_0 .net *"_ivl_25", 0 0, L_0000025406d4a440;  1 drivers
L_0000025406d605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000025406d1c550_0 .net/2u *"_ivl_26", 2 0, L_0000025406d605e0;  1 drivers
L_0000025406d60628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000025406d1d1d0_0 .net/2u *"_ivl_28", 2 0, L_0000025406d60628;  1 drivers
v0000025406d1c0f0_0 .net *"_ivl_30", 2 0, L_0000025406d46e00;  1 drivers
v0000025406d1c4b0_0 .net *"_ivl_32", 2 0, L_0000025406d485c0;  1 drivers
v0000025406d1d310_0 .net *"_ivl_34", 2 0, L_0000025406d480c0;  1 drivers
v0000025406d1d8b0_0 .net *"_ivl_4", 0 0, L_0000025406d467c0;  1 drivers
L_0000025406d60478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000025406d1e170_0 .net/2u *"_ivl_6", 2 0, L_0000025406d60478;  1 drivers
L_0000025406d604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000025406d1bab0_0 .net/2u *"_ivl_8", 11 0, L_0000025406d604c0;  1 drivers
v0000025406d1dbd0_0 .net "clk", 0 0, L_0000025406c80a30;  alias, 1 drivers
v0000025406d1d770_0 .net "predicted", 0 0, L_0000025406d4a910;  alias, 1 drivers
v0000025406d1c9b0_0 .net "predicted_to_EX", 0 0, v0000025406d1e0d0_0;  alias, 1 drivers
v0000025406d1ce10_0 .net "rst", 0 0, v0000025406d441a0_0;  alias, 1 drivers
v0000025406d1d4f0_0 .net "state", 1 0, v0000025406d1d6d0_0;  1 drivers
L_0000025406d467c0 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60430;
L_0000025406d47ee0 .cmp/eq 12, v0000025406d125e0_0, L_0000025406d604c0;
L_0000025406d47580 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60550;
L_0000025406d46d60 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60598;
L_0000025406d46e00 .functor MUXZ 3, L_0000025406d60628, L_0000025406d605e0, L_0000025406d4a440, C4<>;
L_0000025406d485c0 .functor MUXZ 3, L_0000025406d46e00, L_0000025406d60508, L_0000025406d47ee0, C4<>;
L_0000025406d480c0 .functor MUXZ 3, L_0000025406d485c0, L_0000025406d60478, L_0000025406d467c0, C4<>;
L_0000025406d46f40 .functor MUXZ 3, L_0000025406d480c0, L_0000025406d603e8, L_0000025406d54c30, C4<>;
S_0000025406d11d30 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000025406d10c00;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000025406d1f560 .param/l "add" 0 9 6, C4<000000100000>;
P_0000025406d1f598 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000025406d1f5d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000025406d1f608 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000025406d1f640 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000025406d1f678 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000025406d1f6b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000025406d1f6e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000025406d1f720 .param/l "j" 0 9 19, C4<000010000000>;
P_0000025406d1f758 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000025406d1f790 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000025406d1f7c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000025406d1f800 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000025406d1f838 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000025406d1f870 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000025406d1f8a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000025406d1f8e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000025406d1f918 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000025406d1f950 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000025406d1f988 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000025406d1f9c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000025406d1f9f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000025406d1fa30 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000025406d1fa68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000025406d1faa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000025406d4a980 .functor OR 1, L_0000025406d47f80, L_0000025406d47620, C4<0>, C4<0>;
L_0000025406d4b0f0 .functor OR 1, L_0000025406d46c20, L_0000025406d46720, C4<0>, C4<0>;
L_0000025406d4abb0 .functor AND 1, L_0000025406d4a980, L_0000025406d4b0f0, C4<1>, C4<1>;
L_0000025406d49f70 .functor NOT 1, L_0000025406d4abb0, C4<0>, C4<0>, C4<0>;
L_0000025406d4b160 .functor OR 1, v0000025406d441a0_0, L_0000025406d49f70, C4<0>, C4<0>;
L_0000025406d4a910 .functor NOT 1, L_0000025406d4b160, C4<0>, C4<0>, C4<0>;
v0000025406d1cc30_0 .net "EX_opcode", 11 0, v0000025406d14a20_0;  alias, 1 drivers
v0000025406d1dc70_0 .net "ID_opcode", 11 0, v0000025406d2f260_0;  alias, 1 drivers
v0000025406d1c5f0_0 .net "Wrong_prediction", 0 0, L_0000025406d54c30;  alias, 1 drivers
L_0000025406d602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000025406d1c190_0 .net/2u *"_ivl_0", 11 0, L_0000025406d602c8;  1 drivers
L_0000025406d60358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000025406d1ca50_0 .net/2u *"_ivl_10", 1 0, L_0000025406d60358;  1 drivers
v0000025406d1ceb0_0 .net *"_ivl_12", 0 0, L_0000025406d46c20;  1 drivers
L_0000025406d603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000025406d1df90_0 .net/2u *"_ivl_14", 1 0, L_0000025406d603a0;  1 drivers
v0000025406d1e030_0 .net *"_ivl_16", 0 0, L_0000025406d46720;  1 drivers
v0000025406d1cd70_0 .net *"_ivl_19", 0 0, L_0000025406d4b0f0;  1 drivers
v0000025406d1caf0_0 .net *"_ivl_2", 0 0, L_0000025406d47f80;  1 drivers
v0000025406d1da90_0 .net *"_ivl_21", 0 0, L_0000025406d4abb0;  1 drivers
v0000025406d1de50_0 .net *"_ivl_22", 0 0, L_0000025406d49f70;  1 drivers
v0000025406d1bdd0_0 .net *"_ivl_25", 0 0, L_0000025406d4b160;  1 drivers
L_0000025406d60310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000025406d1c370_0 .net/2u *"_ivl_4", 11 0, L_0000025406d60310;  1 drivers
v0000025406d1cb90_0 .net *"_ivl_6", 0 0, L_0000025406d47620;  1 drivers
v0000025406d1be70_0 .net *"_ivl_9", 0 0, L_0000025406d4a980;  1 drivers
v0000025406d1bf10_0 .net "clk", 0 0, L_0000025406c80a30;  alias, 1 drivers
v0000025406d1cf50_0 .net "predicted", 0 0, L_0000025406d4a910;  alias, 1 drivers
v0000025406d1e0d0_0 .var "predicted_to_EX", 0 0;
v0000025406d1db30_0 .net "rst", 0 0, v0000025406d441a0_0;  alias, 1 drivers
v0000025406d1d6d0_0 .var "state", 1 0;
E_0000025406c8bbd0 .event posedge, v0000025406d1bf10_0, v0000025406d03660_0;
L_0000025406d47f80 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d602c8;
L_0000025406d47620 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60310;
L_0000025406d46c20 .cmp/eq 2, v0000025406d1d6d0_0, L_0000025406d60358;
L_0000025406d46720 .cmp/eq 2, v0000025406d1d6d0_0, L_0000025406d603a0;
S_0000025406d10110 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000025406d10f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000025406d29b00 .param/l "add" 0 9 6, C4<000000100000>;
P_0000025406d29b38 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000025406d29b70 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000025406d29ba8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000025406d29be0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000025406d29c18 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000025406d29c50 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000025406d29c88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000025406d29cc0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000025406d29cf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000025406d29d30 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000025406d29d68 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000025406d29da0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000025406d29dd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000025406d29e10 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000025406d29e48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000025406d29e80 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000025406d29eb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000025406d29ef0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000025406d29f28 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000025406d29f60 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000025406d29f98 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000025406d29fd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000025406d2a008 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000025406d2a040 .param/l "xori" 0 9 12, C4<001110000000>;
v0000025406d1c730_0 .net "EX1_memread", 0 0, v0000025406d12fe0_0;  alias, 1 drivers
v0000025406d1d270_0 .net "EX1_rd_ind", 4 0, v0000025406d14020_0;  alias, 1 drivers
v0000025406d1def0_0 .net "EX1_rd_indzero", 0 0, v0000025406d12cc0_0;  alias, 1 drivers
v0000025406d1d9f0_0 .net "EX2_memread", 0 0, v0000025406d14c00_0;  alias, 1 drivers
v0000025406d1d590_0 .net "EX2_rd_ind", 4 0, v0000025406d15420_0;  alias, 1 drivers
v0000025406d1c7d0_0 .net "EX2_rd_indzero", 0 0, v0000025406d15600_0;  alias, 1 drivers
v0000025406d1ddb0_0 .var "ID_EX1_flush", 0 0;
v0000025406d1d630_0 .var "ID_EX2_flush", 0 0;
v0000025406d1bbf0_0 .net "ID_opcode", 11 0, v0000025406d2f260_0;  alias, 1 drivers
v0000025406d1bc90_0 .net "ID_rs1_ind", 4 0, v0000025406d2fe40_0;  alias, 1 drivers
v0000025406d1bd30_0 .net "ID_rs2_ind", 4 0, v0000025406d2f580_0;  alias, 1 drivers
v0000025406d1e3f0_0 .var "IF_ID_Write", 0 0;
v0000025406d1e530_0 .var "IF_ID_flush", 0 0;
v0000025406d1e490_0 .var "PC_Write", 0 0;
v0000025406d1e5d0_0 .net "Wrong_prediction", 0 0, L_0000025406d54c30;  alias, 1 drivers
E_0000025406c8c290/0 .event anyedge, v0000025406d091f0_0, v0000025406d12fe0_0, v0000025406d12cc0_0, v0000025406d139e0_0;
E_0000025406c8c290/1 .event anyedge, v0000025406d14020_0, v0000025406d13e40_0, v0000025406c28aa0_0, v0000025406d15600_0;
E_0000025406c8c290/2 .event anyedge, v0000025406d03520_0, v0000025406d14340_0;
E_0000025406c8c290 .event/or E_0000025406c8c290/0, E_0000025406c8c290/1, E_0000025406c8c290/2;
S_0000025406d11880 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000025406d10f20;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000025406d2a080 .param/l "add" 0 9 6, C4<000000100000>;
P_0000025406d2a0b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000025406d2a0f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000025406d2a128 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000025406d2a160 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000025406d2a198 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000025406d2a1d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000025406d2a208 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000025406d2a240 .param/l "j" 0 9 19, C4<000010000000>;
P_0000025406d2a278 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000025406d2a2b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000025406d2a2e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000025406d2a320 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000025406d2a358 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000025406d2a390 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000025406d2a3c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000025406d2a400 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000025406d2a438 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000025406d2a470 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000025406d2a4a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000025406d2a4e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000025406d2a518 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000025406d2a550 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000025406d2a588 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000025406d2a5c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000025406d4b1d0 .functor OR 1, L_0000025406d47080, L_0000025406d47c60, C4<0>, C4<0>;
L_0000025406d4b240 .functor OR 1, L_0000025406d4b1d0, L_0000025406d47120, C4<0>, C4<0>;
L_0000025406d49720 .functor OR 1, L_0000025406d4b240, L_0000025406d474e0, C4<0>, C4<0>;
L_0000025406d49fe0 .functor OR 1, L_0000025406d49720, L_0000025406d476c0, C4<0>, C4<0>;
L_0000025406d4a280 .functor OR 1, L_0000025406d49fe0, L_0000025406d47b20, C4<0>, C4<0>;
L_0000025406d49790 .functor OR 1, L_0000025406d4a280, L_0000025406d47bc0, C4<0>, C4<0>;
L_0000025406d49b80 .functor OR 1, L_0000025406d49790, L_0000025406d48200, C4<0>, C4<0>;
L_0000025406d4a590 .functor OR 1, L_0000025406d49b80, L_0000025406d482a0, C4<0>, C4<0>;
L_0000025406d49d40 .functor OR 1, L_0000025406d48f20, L_0000025406d49420, C4<0>, C4<0>;
L_0000025406d49800 .functor OR 1, L_0000025406d49d40, L_0000025406d49600, C4<0>, C4<0>;
L_0000025406d49e20 .functor OR 1, L_0000025406d49800, L_0000025406d492e0, C4<0>, C4<0>;
L_0000025406d4aa60 .functor OR 1, L_0000025406d49e20, L_0000025406d49100, C4<0>, C4<0>;
v0000025406d1e7b0_0 .net "ID_opcode", 11 0, v0000025406d2f260_0;  alias, 1 drivers
L_0000025406d60670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000025406d1e850_0 .net/2u *"_ivl_0", 11 0, L_0000025406d60670;  1 drivers
L_0000025406d60700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000025406d1e2b0_0 .net/2u *"_ivl_10", 11 0, L_0000025406d60700;  1 drivers
L_0000025406d60bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000025406d1e670_0 .net/2u *"_ivl_102", 11 0, L_0000025406d60bc8;  1 drivers
L_0000025406d60c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000025406d1e710_0 .net/2u *"_ivl_106", 11 0, L_0000025406d60c10;  1 drivers
v0000025406d1e8f0_0 .net *"_ivl_12", 0 0, L_0000025406d47120;  1 drivers
v0000025406d1e990_0 .net *"_ivl_15", 0 0, L_0000025406d4b240;  1 drivers
L_0000025406d60748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000025406d1e350_0 .net/2u *"_ivl_16", 11 0, L_0000025406d60748;  1 drivers
v0000025406d172d0_0 .net *"_ivl_18", 0 0, L_0000025406d474e0;  1 drivers
v0000025406d179b0_0 .net *"_ivl_2", 0 0, L_0000025406d47080;  1 drivers
v0000025406d16dd0_0 .net *"_ivl_21", 0 0, L_0000025406d49720;  1 drivers
L_0000025406d60790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000025406d175f0_0 .net/2u *"_ivl_22", 11 0, L_0000025406d60790;  1 drivers
v0000025406d17af0_0 .net *"_ivl_24", 0 0, L_0000025406d476c0;  1 drivers
v0000025406d18db0_0 .net *"_ivl_27", 0 0, L_0000025406d49fe0;  1 drivers
L_0000025406d607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000025406d18810_0 .net/2u *"_ivl_28", 11 0, L_0000025406d607d8;  1 drivers
v0000025406d189f0_0 .net *"_ivl_30", 0 0, L_0000025406d47b20;  1 drivers
v0000025406d18f90_0 .net *"_ivl_33", 0 0, L_0000025406d4a280;  1 drivers
L_0000025406d60820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000025406d18a90_0 .net/2u *"_ivl_34", 11 0, L_0000025406d60820;  1 drivers
v0000025406d17550_0 .net *"_ivl_36", 0 0, L_0000025406d47bc0;  1 drivers
v0000025406d18e50_0 .net *"_ivl_39", 0 0, L_0000025406d49790;  1 drivers
L_0000025406d606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000025406d183b0_0 .net/2u *"_ivl_4", 11 0, L_0000025406d606b8;  1 drivers
L_0000025406d60868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000025406d18ef0_0 .net/2u *"_ivl_40", 11 0, L_0000025406d60868;  1 drivers
v0000025406d18d10_0 .net *"_ivl_42", 0 0, L_0000025406d48200;  1 drivers
v0000025406d16bf0_0 .net *"_ivl_45", 0 0, L_0000025406d49b80;  1 drivers
L_0000025406d608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000025406d190d0_0 .net/2u *"_ivl_46", 11 0, L_0000025406d608b0;  1 drivers
v0000025406d16e70_0 .net *"_ivl_48", 0 0, L_0000025406d482a0;  1 drivers
L_0000025406d608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000025406d188b0_0 .net/2u *"_ivl_52", 11 0, L_0000025406d608f8;  1 drivers
L_0000025406d60940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000025406d18bd0_0 .net/2u *"_ivl_56", 11 0, L_0000025406d60940;  1 drivers
v0000025406d17e10_0 .net *"_ivl_6", 0 0, L_0000025406d47c60;  1 drivers
L_0000025406d60988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000025406d17b90_0 .net/2u *"_ivl_60", 11 0, L_0000025406d60988;  1 drivers
L_0000025406d609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000025406d19210_0 .net/2u *"_ivl_64", 11 0, L_0000025406d609d0;  1 drivers
L_0000025406d60a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000025406d17370_0 .net/2u *"_ivl_68", 11 0, L_0000025406d60a18;  1 drivers
L_0000025406d60a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000025406d17410_0 .net/2u *"_ivl_72", 11 0, L_0000025406d60a60;  1 drivers
v0000025406d184f0_0 .net *"_ivl_74", 0 0, L_0000025406d48f20;  1 drivers
L_0000025406d60aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000025406d18310_0 .net/2u *"_ivl_76", 11 0, L_0000025406d60aa8;  1 drivers
v0000025406d18b30_0 .net *"_ivl_78", 0 0, L_0000025406d49420;  1 drivers
v0000025406d16f10_0 .net *"_ivl_81", 0 0, L_0000025406d49d40;  1 drivers
L_0000025406d60af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000025406d177d0_0 .net/2u *"_ivl_82", 11 0, L_0000025406d60af0;  1 drivers
v0000025406d17050_0 .net *"_ivl_84", 0 0, L_0000025406d49600;  1 drivers
v0000025406d16b50_0 .net *"_ivl_87", 0 0, L_0000025406d49800;  1 drivers
L_0000025406d60b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000025406d19030_0 .net/2u *"_ivl_88", 11 0, L_0000025406d60b38;  1 drivers
v0000025406d17690_0 .net *"_ivl_9", 0 0, L_0000025406d4b1d0;  1 drivers
v0000025406d17f50_0 .net *"_ivl_90", 0 0, L_0000025406d492e0;  1 drivers
v0000025406d17eb0_0 .net *"_ivl_93", 0 0, L_0000025406d49e20;  1 drivers
L_0000025406d60b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000025406d18450_0 .net/2u *"_ivl_94", 11 0, L_0000025406d60b80;  1 drivers
v0000025406d18090_0 .net *"_ivl_96", 0 0, L_0000025406d49100;  1 drivers
v0000025406d16d30_0 .net *"_ivl_99", 0 0, L_0000025406d4aa60;  1 drivers
v0000025406d18270_0 .net "is_beq", 0 0, L_0000025406d48340;  alias, 1 drivers
v0000025406d19170_0 .net "is_bne", 0 0, L_0000025406d483e0;  alias, 1 drivers
v0000025406d18c70_0 .net "is_j", 0 0, L_0000025406d49240;  alias, 1 drivers
v0000025406d16fb0_0 .net "is_jal", 0 0, L_0000025406d491a0;  alias, 1 drivers
v0000025406d16ab0_0 .net "is_jr", 0 0, L_0000025406d48660;  alias, 1 drivers
v0000025406d170f0_0 .net "is_oper2_immed", 0 0, L_0000025406d4a590;  alias, 1 drivers
v0000025406d18950_0 .net "memread", 0 0, L_0000025406d49380;  alias, 1 drivers
v0000025406d17870_0 .net "memwrite", 0 0, L_0000025406d49060;  alias, 1 drivers
v0000025406d16c90_0 .net "regwrite", 0 0, L_0000025406d48fc0;  alias, 1 drivers
L_0000025406d47080 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60670;
L_0000025406d47c60 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d606b8;
L_0000025406d47120 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60700;
L_0000025406d474e0 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60748;
L_0000025406d476c0 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60790;
L_0000025406d47b20 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d607d8;
L_0000025406d47bc0 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60820;
L_0000025406d48200 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60868;
L_0000025406d482a0 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d608b0;
L_0000025406d48340 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d608f8;
L_0000025406d483e0 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60940;
L_0000025406d48660 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60988;
L_0000025406d491a0 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d609d0;
L_0000025406d49240 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60a18;
L_0000025406d48f20 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60a60;
L_0000025406d49420 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60aa8;
L_0000025406d49600 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60af0;
L_0000025406d492e0 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60b38;
L_0000025406d49100 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60b80;
L_0000025406d48fc0 .reduce/nor L_0000025406d4aa60;
L_0000025406d49380 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60bc8;
L_0000025406d49060 .cmp/eq 12, v0000025406d2f260_0, L_0000025406d60c10;
S_0000025406d11a10 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000025406d10f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000025406d2a600 .param/l "add" 0 9 6, C4<000000100000>;
P_0000025406d2a638 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000025406d2a670 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000025406d2a6a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000025406d2a6e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000025406d2a718 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000025406d2a750 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000025406d2a788 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000025406d2a7c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000025406d2a7f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000025406d2a830 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000025406d2a868 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000025406d2a8a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000025406d2a8d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000025406d2a910 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000025406d2a948 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000025406d2a980 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000025406d2a9b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000025406d2a9f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000025406d2aa28 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000025406d2aa60 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000025406d2aa98 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000025406d2aad0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000025406d2ab08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000025406d2ab40 .param/l "xori" 0 9 12, C4<001110000000>;
v0000025406d18590_0 .var "Immed", 31 0;
v0000025406d17730_0 .net "Inst", 31 0, v0000025406d1b790_0;  alias, 1 drivers
v0000025406d17190_0 .net "opcode", 11 0, v0000025406d2f260_0;  alias, 1 drivers
E_0000025406c8bcd0 .event anyedge, v0000025406d14340_0, v0000025406d17730_0;
S_0000025406d10d90 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000025406d10f20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000025406d174b0_0 .var "Read_data1", 31 0;
v0000025406d17a50_0 .var "Read_data2", 31 0;
v0000025406d17c30_0 .net "Read_reg1", 4 0, v0000025406d2fe40_0;  alias, 1 drivers
v0000025406d17cd0_0 .net "Read_reg2", 4 0, v0000025406d2f580_0;  alias, 1 drivers
v0000025406d17d70_0 .net "Write_data", 31 0, L_0000025406dd2fa0;  alias, 1 drivers
v0000025406d17ff0_0 .net "Write_en", 0 0, v0000025406d32820_0;  alias, 1 drivers
v0000025406d18130_0 .net "Write_reg", 4 0, v0000025406d30f20_0;  alias, 1 drivers
v0000025406d181d0_0 .net "clk", 0 0, L_0000025406c80a30;  alias, 1 drivers
v0000025406d18630_0 .var/i "i", 31 0;
v0000025406d186d0 .array "reg_file", 0 31, 31 0;
v0000025406d18770_0 .net "rst", 0 0, v0000025406d441a0_0;  alias, 1 drivers
E_0000025406c8bc10 .event posedge, v0000025406d1bf10_0;
S_0000025406d113d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000025406d10d90;
 .timescale 0 0;
v0000025406d17230_0 .var/i "i", 31 0;
S_0000025406d105c0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000025406ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000025406d2ab80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000025406d2abb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000025406d2abf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000025406d2ac28 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000025406d2ac60 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000025406d2ac98 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000025406d2acd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000025406d2ad08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000025406d2ad40 .param/l "j" 0 9 19, C4<000010000000>;
P_0000025406d2ad78 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000025406d2adb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000025406d2ade8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000025406d2ae20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000025406d2ae58 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000025406d2ae90 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000025406d2aec8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000025406d2af00 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000025406d2af38 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000025406d2af70 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000025406d2afa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000025406d2afe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000025406d2b018 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000025406d2b050 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000025406d2b088 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000025406d2b0c0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000025406d1b790_0 .var "ID_INST", 31 0;
v0000025406d1b8d0_0 .var "ID_PC", 31 0;
v0000025406d2f260_0 .var "ID_opcode", 11 0;
v0000025406d2fc60_0 .var "ID_rd_ind", 4 0;
v0000025406d2fe40_0 .var "ID_rs1_ind", 4 0;
v0000025406d2f580_0 .var "ID_rs2_ind", 4 0;
v0000025406d2f800_0 .net "IF_FLUSH", 0 0, v0000025406d1e530_0;  alias, 1 drivers
v0000025406d2fa80_0 .net "IF_INST", 31 0, L_0000025406d4a750;  alias, 1 drivers
v0000025406d2fd00_0 .net "IF_PC", 31 0, v0000025406d300c0_0;  alias, 1 drivers
v0000025406d2f8a0_0 .net "clk", 0 0, L_0000025406d4ae50;  1 drivers
v0000025406d2e540_0 .net "if_id_Write", 0 0, v0000025406d1e3f0_0;  alias, 1 drivers
v0000025406d2ea40_0 .net "rst", 0 0, v0000025406d441a0_0;  alias, 1 drivers
E_0000025406c8bc50 .event posedge, v0000025406d03660_0, v0000025406d2f8a0_0;
S_0000025406d11560 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000025406ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000025406d30480_0 .net "EX1_PFC", 31 0, L_0000025406d42440;  alias, 1 drivers
v0000025406d31880_0 .net "EX2_PFC", 31 0, v0000025406d147a0_0;  alias, 1 drivers
v0000025406d320a0_0 .net "ID_PFC", 31 0, L_0000025406d46b80;  alias, 1 drivers
v0000025406d32320_0 .net "PC_src", 2 0, L_0000025406d46f40;  alias, 1 drivers
v0000025406d32500_0 .net "PC_write", 0 0, v0000025406d1e490_0;  alias, 1 drivers
L_0000025406d60088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025406d311a0_0 .net/2u *"_ivl_0", 31 0, L_0000025406d60088;  1 drivers
v0000025406d31380_0 .net "clk", 0 0, L_0000025406c80a30;  alias, 1 drivers
v0000025406d31ce0_0 .net "inst", 31 0, L_0000025406d4a750;  alias, 1 drivers
v0000025406d308e0_0 .net "inst_mem_in", 31 0, v0000025406d300c0_0;  alias, 1 drivers
v0000025406d30520_0 .net "pc_reg_in", 31 0, L_0000025406d4afa0;  1 drivers
v0000025406d30840_0 .net "rst", 0 0, v0000025406d441a0_0;  alias, 1 drivers
L_0000025406d48840 .arith/sum 32, v0000025406d300c0_0, L_0000025406d60088;
S_0000025406d11ba0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000025406d11560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000025406d4a750 .functor BUFZ 32, L_0000025406d478a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025406d2e400_0 .net "Data_Out", 31 0, L_0000025406d4a750;  alias, 1 drivers
v0000025406d2f300 .array "InstMem", 0 1023, 31 0;
v0000025406d2ddc0_0 .net *"_ivl_0", 31 0, L_0000025406d478a0;  1 drivers
v0000025406d2dd20_0 .net *"_ivl_3", 9 0, L_0000025406d47300;  1 drivers
v0000025406d2f1c0_0 .net *"_ivl_4", 11 0, L_0000025406d48520;  1 drivers
L_0000025406d601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025406d2ee00_0 .net *"_ivl_7", 1 0, L_0000025406d601a8;  1 drivers
v0000025406d2e2c0_0 .net "addr", 31 0, v0000025406d300c0_0;  alias, 1 drivers
v0000025406d2e4a0_0 .net "clk", 0 0, L_0000025406c80a30;  alias, 1 drivers
v0000025406d2f4e0_0 .var/i "i", 31 0;
L_0000025406d478a0 .array/port v0000025406d2f300, L_0000025406d48520;
L_0000025406d47300 .part v0000025406d300c0_0, 0, 10;
L_0000025406d48520 .concat [ 10 2 0 0], L_0000025406d47300, L_0000025406d601a8;
S_0000025406d0ff80 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000025406d11560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000025406c8c110 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000025406d2e7c0_0 .net "DataIn", 31 0, L_0000025406d4afa0;  alias, 1 drivers
v0000025406d300c0_0 .var "DataOut", 31 0;
v0000025406d2db40_0 .net "PC_Write", 0 0, v0000025406d1e490_0;  alias, 1 drivers
v0000025406d2daa0_0 .net "clk", 0 0, L_0000025406c80a30;  alias, 1 drivers
v0000025406d2ec20_0 .net "rst", 0 0, v0000025406d441a0_0;  alias, 1 drivers
S_0000025406d102a0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000025406d11560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000025406c8c710 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000025406c82780 .functor NOT 1, L_0000025406d47940, C4<0>, C4<0>, C4<0>;
L_0000025406c827f0 .functor NOT 1, L_0000025406d46ea0, C4<0>, C4<0>, C4<0>;
L_0000025406c824e0 .functor AND 1, L_0000025406c82780, L_0000025406c827f0, C4<1>, C4<1>;
L_0000025406c1e700 .functor NOT 1, L_0000025406d47a80, C4<0>, C4<0>, C4<0>;
L_0000025406c1e9a0 .functor AND 1, L_0000025406c824e0, L_0000025406c1e700, C4<1>, C4<1>;
L_0000025406c1e620 .functor AND 32, L_0000025406d48160, L_0000025406d48840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406c1e380 .functor NOT 1, L_0000025406d48980, C4<0>, C4<0>, C4<0>;
L_0000025406d4ab40 .functor NOT 1, L_0000025406d46cc0, C4<0>, C4<0>, C4<0>;
L_0000025406d4a6e0 .functor AND 1, L_0000025406c1e380, L_0000025406d4ab40, C4<1>, C4<1>;
L_0000025406d49bf0 .functor AND 1, L_0000025406d4a6e0, L_0000025406d47da0, C4<1>, C4<1>;
L_0000025406d4a360 .functor AND 32, L_0000025406d473a0, L_0000025406d46b80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d4b080 .functor OR 32, L_0000025406c1e620, L_0000025406d4a360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025406d4a8a0 .functor NOT 1, L_0000025406d488e0, C4<0>, C4<0>, C4<0>;
L_0000025406d4ad70 .functor AND 1, L_0000025406d4a8a0, L_0000025406d47d00, C4<1>, C4<1>;
L_0000025406d4a520 .functor NOT 1, L_0000025406d47760, C4<0>, C4<0>, C4<0>;
L_0000025406d4ac90 .functor AND 1, L_0000025406d4ad70, L_0000025406d4a520, C4<1>, C4<1>;
L_0000025406d4a1a0 .functor AND 32, L_0000025406d46a40, v0000025406d300c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d49a30 .functor OR 32, L_0000025406d4b080, L_0000025406d4a1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025406d4b2b0 .functor NOT 1, L_0000025406d487a0, C4<0>, C4<0>, C4<0>;
L_0000025406d49aa0 .functor AND 1, L_0000025406d4b2b0, L_0000025406d48020, C4<1>, C4<1>;
L_0000025406d49cd0 .functor AND 1, L_0000025406d49aa0, L_0000025406d47800, C4<1>, C4<1>;
L_0000025406d49c60 .functor AND 32, L_0000025406d47e40, L_0000025406d42440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d4ad00 .functor OR 32, L_0000025406d49a30, L_0000025406d49c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025406d4a3d0 .functor NOT 1, L_0000025406d471c0, C4<0>, C4<0>, C4<0>;
L_0000025406d4b010 .functor AND 1, L_0000025406d48700, L_0000025406d4a3d0, C4<1>, C4<1>;
L_0000025406d4ade0 .functor NOT 1, L_0000025406d46860, C4<0>, C4<0>, C4<0>;
L_0000025406d49b10 .functor AND 1, L_0000025406d4b010, L_0000025406d4ade0, C4<1>, C4<1>;
L_0000025406d4a210 .functor AND 32, L_0000025406d46fe0, v0000025406d147a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d4afa0 .functor OR 32, L_0000025406d4ad00, L_0000025406d4a210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025406d2e860_0 .net *"_ivl_1", 0 0, L_0000025406d47940;  1 drivers
v0000025406d2df00_0 .net *"_ivl_11", 0 0, L_0000025406d47a80;  1 drivers
v0000025406d2fda0_0 .net *"_ivl_12", 0 0, L_0000025406c1e700;  1 drivers
v0000025406d2fee0_0 .net *"_ivl_14", 0 0, L_0000025406c1e9a0;  1 drivers
v0000025406d2ff80_0 .net *"_ivl_16", 31 0, L_0000025406d48160;  1 drivers
v0000025406d2f940_0 .net *"_ivl_18", 31 0, L_0000025406c1e620;  1 drivers
v0000025406d2f9e0_0 .net *"_ivl_2", 0 0, L_0000025406c82780;  1 drivers
v0000025406d2de60_0 .net *"_ivl_21", 0 0, L_0000025406d48980;  1 drivers
v0000025406d2fb20_0 .net *"_ivl_22", 0 0, L_0000025406c1e380;  1 drivers
v0000025406d2eae0_0 .net *"_ivl_25", 0 0, L_0000025406d46cc0;  1 drivers
v0000025406d2e900_0 .net *"_ivl_26", 0 0, L_0000025406d4ab40;  1 drivers
v0000025406d2dfa0_0 .net *"_ivl_28", 0 0, L_0000025406d4a6e0;  1 drivers
v0000025406d2e9a0_0 .net *"_ivl_31", 0 0, L_0000025406d47da0;  1 drivers
v0000025406d2f080_0 .net *"_ivl_32", 0 0, L_0000025406d49bf0;  1 drivers
v0000025406d2f620_0 .net *"_ivl_34", 31 0, L_0000025406d473a0;  1 drivers
v0000025406d2e040_0 .net *"_ivl_36", 31 0, L_0000025406d4a360;  1 drivers
v0000025406d2fbc0_0 .net *"_ivl_38", 31 0, L_0000025406d4b080;  1 drivers
v0000025406d2e360_0 .net *"_ivl_41", 0 0, L_0000025406d488e0;  1 drivers
v0000025406d2e5e0_0 .net *"_ivl_42", 0 0, L_0000025406d4a8a0;  1 drivers
v0000025406d2ef40_0 .net *"_ivl_45", 0 0, L_0000025406d47d00;  1 drivers
v0000025406d2e0e0_0 .net *"_ivl_46", 0 0, L_0000025406d4ad70;  1 drivers
v0000025406d2f3a0_0 .net *"_ivl_49", 0 0, L_0000025406d47760;  1 drivers
v0000025406d2e180_0 .net *"_ivl_5", 0 0, L_0000025406d46ea0;  1 drivers
v0000025406d2eb80_0 .net *"_ivl_50", 0 0, L_0000025406d4a520;  1 drivers
v0000025406d2efe0_0 .net *"_ivl_52", 0 0, L_0000025406d4ac90;  1 drivers
v0000025406d2f6c0_0 .net *"_ivl_54", 31 0, L_0000025406d46a40;  1 drivers
v0000025406d30020_0 .net *"_ivl_56", 31 0, L_0000025406d4a1a0;  1 drivers
v0000025406d2f760_0 .net *"_ivl_58", 31 0, L_0000025406d49a30;  1 drivers
v0000025406d2e680_0 .net *"_ivl_6", 0 0, L_0000025406c827f0;  1 drivers
v0000025406d2e220_0 .net *"_ivl_61", 0 0, L_0000025406d487a0;  1 drivers
v0000025406d2d960_0 .net *"_ivl_62", 0 0, L_0000025406d4b2b0;  1 drivers
v0000025406d2da00_0 .net *"_ivl_65", 0 0, L_0000025406d48020;  1 drivers
v0000025406d2dbe0_0 .net *"_ivl_66", 0 0, L_0000025406d49aa0;  1 drivers
v0000025406d2e720_0 .net *"_ivl_69", 0 0, L_0000025406d47800;  1 drivers
v0000025406d2ecc0_0 .net *"_ivl_70", 0 0, L_0000025406d49cd0;  1 drivers
v0000025406d2ed60_0 .net *"_ivl_72", 31 0, L_0000025406d47e40;  1 drivers
v0000025406d2eea0_0 .net *"_ivl_74", 31 0, L_0000025406d49c60;  1 drivers
v0000025406d2f120_0 .net *"_ivl_76", 31 0, L_0000025406d4ad00;  1 drivers
v0000025406d2f440_0 .net *"_ivl_79", 0 0, L_0000025406d48700;  1 drivers
v0000025406d305c0_0 .net *"_ivl_8", 0 0, L_0000025406c824e0;  1 drivers
v0000025406d31060_0 .net *"_ivl_81", 0 0, L_0000025406d471c0;  1 drivers
v0000025406d31100_0 .net *"_ivl_82", 0 0, L_0000025406d4a3d0;  1 drivers
v0000025406d30e80_0 .net *"_ivl_84", 0 0, L_0000025406d4b010;  1 drivers
v0000025406d316a0_0 .net *"_ivl_87", 0 0, L_0000025406d46860;  1 drivers
v0000025406d319c0_0 .net *"_ivl_88", 0 0, L_0000025406d4ade0;  1 drivers
v0000025406d321e0_0 .net *"_ivl_90", 0 0, L_0000025406d49b10;  1 drivers
v0000025406d325a0_0 .net *"_ivl_92", 31 0, L_0000025406d46fe0;  1 drivers
v0000025406d31ec0_0 .net *"_ivl_94", 31 0, L_0000025406d4a210;  1 drivers
v0000025406d30200_0 .net "ina", 31 0, L_0000025406d48840;  1 drivers
v0000025406d32000_0 .net "inb", 31 0, L_0000025406d46b80;  alias, 1 drivers
v0000025406d30700_0 .net "inc", 31 0, v0000025406d300c0_0;  alias, 1 drivers
v0000025406d307a0_0 .net "ind", 31 0, L_0000025406d42440;  alias, 1 drivers
v0000025406d31b00_0 .net "ine", 31 0, v0000025406d147a0_0;  alias, 1 drivers
L_0000025406d600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025406d31740_0 .net "inf", 31 0, L_0000025406d600d0;  1 drivers
L_0000025406d60118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025406d317e0_0 .net "ing", 31 0, L_0000025406d60118;  1 drivers
L_0000025406d60160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025406d32460_0 .net "inh", 31 0, L_0000025406d60160;  1 drivers
v0000025406d328c0_0 .net "out", 31 0, L_0000025406d4afa0;  alias, 1 drivers
v0000025406d32280_0 .net "sel", 2 0, L_0000025406d46f40;  alias, 1 drivers
L_0000025406d47940 .part L_0000025406d46f40, 2, 1;
L_0000025406d46ea0 .part L_0000025406d46f40, 1, 1;
L_0000025406d47a80 .part L_0000025406d46f40, 0, 1;
LS_0000025406d48160_0_0 .concat [ 1 1 1 1], L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0;
LS_0000025406d48160_0_4 .concat [ 1 1 1 1], L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0;
LS_0000025406d48160_0_8 .concat [ 1 1 1 1], L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0;
LS_0000025406d48160_0_12 .concat [ 1 1 1 1], L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0;
LS_0000025406d48160_0_16 .concat [ 1 1 1 1], L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0;
LS_0000025406d48160_0_20 .concat [ 1 1 1 1], L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0;
LS_0000025406d48160_0_24 .concat [ 1 1 1 1], L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0;
LS_0000025406d48160_0_28 .concat [ 1 1 1 1], L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0, L_0000025406c1e9a0;
LS_0000025406d48160_1_0 .concat [ 4 4 4 4], LS_0000025406d48160_0_0, LS_0000025406d48160_0_4, LS_0000025406d48160_0_8, LS_0000025406d48160_0_12;
LS_0000025406d48160_1_4 .concat [ 4 4 4 4], LS_0000025406d48160_0_16, LS_0000025406d48160_0_20, LS_0000025406d48160_0_24, LS_0000025406d48160_0_28;
L_0000025406d48160 .concat [ 16 16 0 0], LS_0000025406d48160_1_0, LS_0000025406d48160_1_4;
L_0000025406d48980 .part L_0000025406d46f40, 2, 1;
L_0000025406d46cc0 .part L_0000025406d46f40, 1, 1;
L_0000025406d47da0 .part L_0000025406d46f40, 0, 1;
LS_0000025406d473a0_0_0 .concat [ 1 1 1 1], L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0;
LS_0000025406d473a0_0_4 .concat [ 1 1 1 1], L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0;
LS_0000025406d473a0_0_8 .concat [ 1 1 1 1], L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0;
LS_0000025406d473a0_0_12 .concat [ 1 1 1 1], L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0;
LS_0000025406d473a0_0_16 .concat [ 1 1 1 1], L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0;
LS_0000025406d473a0_0_20 .concat [ 1 1 1 1], L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0;
LS_0000025406d473a0_0_24 .concat [ 1 1 1 1], L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0;
LS_0000025406d473a0_0_28 .concat [ 1 1 1 1], L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0, L_0000025406d49bf0;
LS_0000025406d473a0_1_0 .concat [ 4 4 4 4], LS_0000025406d473a0_0_0, LS_0000025406d473a0_0_4, LS_0000025406d473a0_0_8, LS_0000025406d473a0_0_12;
LS_0000025406d473a0_1_4 .concat [ 4 4 4 4], LS_0000025406d473a0_0_16, LS_0000025406d473a0_0_20, LS_0000025406d473a0_0_24, LS_0000025406d473a0_0_28;
L_0000025406d473a0 .concat [ 16 16 0 0], LS_0000025406d473a0_1_0, LS_0000025406d473a0_1_4;
L_0000025406d488e0 .part L_0000025406d46f40, 2, 1;
L_0000025406d47d00 .part L_0000025406d46f40, 1, 1;
L_0000025406d47760 .part L_0000025406d46f40, 0, 1;
LS_0000025406d46a40_0_0 .concat [ 1 1 1 1], L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90;
LS_0000025406d46a40_0_4 .concat [ 1 1 1 1], L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90;
LS_0000025406d46a40_0_8 .concat [ 1 1 1 1], L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90;
LS_0000025406d46a40_0_12 .concat [ 1 1 1 1], L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90;
LS_0000025406d46a40_0_16 .concat [ 1 1 1 1], L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90;
LS_0000025406d46a40_0_20 .concat [ 1 1 1 1], L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90;
LS_0000025406d46a40_0_24 .concat [ 1 1 1 1], L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90;
LS_0000025406d46a40_0_28 .concat [ 1 1 1 1], L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90, L_0000025406d4ac90;
LS_0000025406d46a40_1_0 .concat [ 4 4 4 4], LS_0000025406d46a40_0_0, LS_0000025406d46a40_0_4, LS_0000025406d46a40_0_8, LS_0000025406d46a40_0_12;
LS_0000025406d46a40_1_4 .concat [ 4 4 4 4], LS_0000025406d46a40_0_16, LS_0000025406d46a40_0_20, LS_0000025406d46a40_0_24, LS_0000025406d46a40_0_28;
L_0000025406d46a40 .concat [ 16 16 0 0], LS_0000025406d46a40_1_0, LS_0000025406d46a40_1_4;
L_0000025406d487a0 .part L_0000025406d46f40, 2, 1;
L_0000025406d48020 .part L_0000025406d46f40, 1, 1;
L_0000025406d47800 .part L_0000025406d46f40, 0, 1;
LS_0000025406d47e40_0_0 .concat [ 1 1 1 1], L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0;
LS_0000025406d47e40_0_4 .concat [ 1 1 1 1], L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0;
LS_0000025406d47e40_0_8 .concat [ 1 1 1 1], L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0;
LS_0000025406d47e40_0_12 .concat [ 1 1 1 1], L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0;
LS_0000025406d47e40_0_16 .concat [ 1 1 1 1], L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0;
LS_0000025406d47e40_0_20 .concat [ 1 1 1 1], L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0;
LS_0000025406d47e40_0_24 .concat [ 1 1 1 1], L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0;
LS_0000025406d47e40_0_28 .concat [ 1 1 1 1], L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0, L_0000025406d49cd0;
LS_0000025406d47e40_1_0 .concat [ 4 4 4 4], LS_0000025406d47e40_0_0, LS_0000025406d47e40_0_4, LS_0000025406d47e40_0_8, LS_0000025406d47e40_0_12;
LS_0000025406d47e40_1_4 .concat [ 4 4 4 4], LS_0000025406d47e40_0_16, LS_0000025406d47e40_0_20, LS_0000025406d47e40_0_24, LS_0000025406d47e40_0_28;
L_0000025406d47e40 .concat [ 16 16 0 0], LS_0000025406d47e40_1_0, LS_0000025406d47e40_1_4;
L_0000025406d48700 .part L_0000025406d46f40, 2, 1;
L_0000025406d471c0 .part L_0000025406d46f40, 1, 1;
L_0000025406d46860 .part L_0000025406d46f40, 0, 1;
LS_0000025406d46fe0_0_0 .concat [ 1 1 1 1], L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10;
LS_0000025406d46fe0_0_4 .concat [ 1 1 1 1], L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10;
LS_0000025406d46fe0_0_8 .concat [ 1 1 1 1], L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10;
LS_0000025406d46fe0_0_12 .concat [ 1 1 1 1], L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10;
LS_0000025406d46fe0_0_16 .concat [ 1 1 1 1], L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10;
LS_0000025406d46fe0_0_20 .concat [ 1 1 1 1], L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10;
LS_0000025406d46fe0_0_24 .concat [ 1 1 1 1], L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10;
LS_0000025406d46fe0_0_28 .concat [ 1 1 1 1], L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10, L_0000025406d49b10;
LS_0000025406d46fe0_1_0 .concat [ 4 4 4 4], LS_0000025406d46fe0_0_0, LS_0000025406d46fe0_0_4, LS_0000025406d46fe0_0_8, LS_0000025406d46fe0_0_12;
LS_0000025406d46fe0_1_4 .concat [ 4 4 4 4], LS_0000025406d46fe0_0_16, LS_0000025406d46fe0_0_20, LS_0000025406d46fe0_0_24, LS_0000025406d46fe0_0_28;
L_0000025406d46fe0 .concat [ 16 16 0 0], LS_0000025406d46fe0_1_0, LS_0000025406d46fe0_1_4;
S_0000025406d10430 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000025406ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000025406d323c0_0 .net "Write_Data", 31 0, v0000025406d03200_0;  alias, 1 drivers
v0000025406d31f60_0 .net "addr", 31 0, v0000025406d029e0_0;  alias, 1 drivers
v0000025406d32640_0 .net "clk", 0 0, L_0000025406c80a30;  alias, 1 drivers
v0000025406d31c40_0 .net "mem_out", 31 0, v0000025406d312e0_0;  alias, 1 drivers
v0000025406d31e20_0 .net "mem_read", 0 0, v0000025406d04100_0;  alias, 1 drivers
v0000025406d31d80_0 .net "mem_write", 0 0, v0000025406d03160_0;  alias, 1 drivers
S_0000025406d10750 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000025406d10430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000025406d30de0 .array "DataMem", 1023 0, 31 0;
v0000025406d31920_0 .net "Data_In", 31 0, v0000025406d03200_0;  alias, 1 drivers
v0000025406d312e0_0 .var "Data_Out", 31 0;
v0000025406d31ba0_0 .net "Write_en", 0 0, v0000025406d03160_0;  alias, 1 drivers
v0000025406d30160_0 .net "addr", 31 0, v0000025406d029e0_0;  alias, 1 drivers
v0000025406d303e0_0 .net "clk", 0 0, L_0000025406c80a30;  alias, 1 drivers
v0000025406d31a60_0 .var/i "i", 31 0;
S_0000025406d10a70 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000025406ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000025406d3d130 .param/l "add" 0 9 6, C4<000000100000>;
P_0000025406d3d168 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000025406d3d1a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000025406d3d1d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000025406d3d210 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000025406d3d248 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000025406d3d280 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000025406d3d2b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000025406d3d2f0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000025406d3d328 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000025406d3d360 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000025406d3d398 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000025406d3d3d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000025406d3d408 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000025406d3d440 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000025406d3d478 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000025406d3d4b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000025406d3d4e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000025406d3d520 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000025406d3d558 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000025406d3d590 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000025406d3d5c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000025406d3d600 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000025406d3d638 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000025406d3d670 .param/l "xori" 0 9 12, C4<001110000000>;
v0000025406d30980_0 .net "MEM_ALU_OUT", 31 0, v0000025406d029e0_0;  alias, 1 drivers
v0000025406d31240_0 .net "MEM_Data_mem_out", 31 0, v0000025406d312e0_0;  alias, 1 drivers
v0000025406d302a0_0 .net "MEM_memread", 0 0, v0000025406d04100_0;  alias, 1 drivers
v0000025406d30a20_0 .net "MEM_opcode", 11 0, v0000025406d04240_0;  alias, 1 drivers
v0000025406d32140_0 .net "MEM_rd_ind", 4 0, v0000025406d04600_0;  alias, 1 drivers
v0000025406d30660_0 .net "MEM_rd_indzero", 0 0, v0000025406d03f20_0;  alias, 1 drivers
v0000025406d30ac0_0 .net "MEM_regwrite", 0 0, v0000025406d04420_0;  alias, 1 drivers
v0000025406d326e0_0 .var "WB_ALU_OUT", 31 0;
v0000025406d31600_0 .var "WB_Data_mem_out", 31 0;
v0000025406d32780_0 .var "WB_memread", 0 0;
v0000025406d30f20_0 .var "WB_rd_ind", 4 0;
v0000025406d31420_0 .var "WB_rd_indzero", 0 0;
v0000025406d32820_0 .var "WB_regwrite", 0 0;
v0000025406d30340_0 .net "clk", 0 0, L_0000025406d54ca0;  1 drivers
v0000025406d30b60_0 .var "hlt", 0 0;
v0000025406d30c00_0 .net "rst", 0 0, v0000025406d441a0_0;  alias, 1 drivers
E_0000025406c8c790 .event posedge, v0000025406d03660_0, v0000025406d30340_0;
S_0000025406d108e0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000025406ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000025406d54d10 .functor AND 32, v0000025406d31600_0, L_0000025406dbd8d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406d54d80 .functor NOT 1, v0000025406d32780_0, C4<0>, C4<0>, C4<0>;
L_0000025406d54df0 .functor AND 32, v0000025406d326e0_0, L_0000025406dbe910, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025406dd2fa0 .functor OR 32, L_0000025406d54d10, L_0000025406d54df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025406d30ca0_0 .net "Write_Data_RegFile", 31 0, L_0000025406dd2fa0;  alias, 1 drivers
v0000025406d30d40_0 .net *"_ivl_0", 31 0, L_0000025406dbd8d0;  1 drivers
v0000025406d30fc0_0 .net *"_ivl_2", 31 0, L_0000025406d54d10;  1 drivers
v0000025406d314c0_0 .net *"_ivl_4", 0 0, L_0000025406d54d80;  1 drivers
v0000025406d31560_0 .net *"_ivl_6", 31 0, L_0000025406dbe910;  1 drivers
v0000025406d32960_0 .net *"_ivl_8", 31 0, L_0000025406d54df0;  1 drivers
v0000025406d32be0_0 .net "alu_out", 31 0, v0000025406d326e0_0;  alias, 1 drivers
v0000025406d33040_0 .net "mem_out", 31 0, v0000025406d31600_0;  alias, 1 drivers
v0000025406d32d20_0 .net "mem_read", 0 0, v0000025406d32780_0;  alias, 1 drivers
LS_0000025406dbd8d0_0_0 .concat [ 1 1 1 1], v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0;
LS_0000025406dbd8d0_0_4 .concat [ 1 1 1 1], v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0;
LS_0000025406dbd8d0_0_8 .concat [ 1 1 1 1], v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0;
LS_0000025406dbd8d0_0_12 .concat [ 1 1 1 1], v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0;
LS_0000025406dbd8d0_0_16 .concat [ 1 1 1 1], v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0;
LS_0000025406dbd8d0_0_20 .concat [ 1 1 1 1], v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0;
LS_0000025406dbd8d0_0_24 .concat [ 1 1 1 1], v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0;
LS_0000025406dbd8d0_0_28 .concat [ 1 1 1 1], v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0, v0000025406d32780_0;
LS_0000025406dbd8d0_1_0 .concat [ 4 4 4 4], LS_0000025406dbd8d0_0_0, LS_0000025406dbd8d0_0_4, LS_0000025406dbd8d0_0_8, LS_0000025406dbd8d0_0_12;
LS_0000025406dbd8d0_1_4 .concat [ 4 4 4 4], LS_0000025406dbd8d0_0_16, LS_0000025406dbd8d0_0_20, LS_0000025406dbd8d0_0_24, LS_0000025406dbd8d0_0_28;
L_0000025406dbd8d0 .concat [ 16 16 0 0], LS_0000025406dbd8d0_1_0, LS_0000025406dbd8d0_1_4;
LS_0000025406dbe910_0_0 .concat [ 1 1 1 1], L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80;
LS_0000025406dbe910_0_4 .concat [ 1 1 1 1], L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80;
LS_0000025406dbe910_0_8 .concat [ 1 1 1 1], L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80;
LS_0000025406dbe910_0_12 .concat [ 1 1 1 1], L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80;
LS_0000025406dbe910_0_16 .concat [ 1 1 1 1], L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80;
LS_0000025406dbe910_0_20 .concat [ 1 1 1 1], L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80;
LS_0000025406dbe910_0_24 .concat [ 1 1 1 1], L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80;
LS_0000025406dbe910_0_28 .concat [ 1 1 1 1], L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80, L_0000025406d54d80;
LS_0000025406dbe910_1_0 .concat [ 4 4 4 4], LS_0000025406dbe910_0_0, LS_0000025406dbe910_0_4, LS_0000025406dbe910_0_8, LS_0000025406dbe910_0_12;
LS_0000025406dbe910_1_4 .concat [ 4 4 4 4], LS_0000025406dbe910_0_16, LS_0000025406dbe910_0_20, LS_0000025406dbe910_0_24, LS_0000025406dbe910_0_28;
L_0000025406dbe910 .concat [ 16 16 0 0], LS_0000025406dbe910_1_0, LS_0000025406dbe910_1_4;
    .scope S_0000025406d0ff80;
T_0 ;
    %wait E_0000025406c8bbd0;
    %load/vec4 v0000025406d2ec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025406d300c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025406d2db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000025406d2e7c0_0;
    %assign/vec4 v0000025406d300c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025406d11ba0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025406d2f4e0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000025406d2f4e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025406d2f4e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %load/vec4 v0000025406d2f4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025406d2f4e0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d2f300, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000025406d105c0;
T_2 ;
    %wait E_0000025406c8bc50;
    %load/vec4 v0000025406d2ea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000025406d1b8d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d1b790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d2fc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d2f580_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d2fe40_0, 0;
    %assign/vec4 v0000025406d2f260_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000025406d2e540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000025406d2f800_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000025406d1b8d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d1b790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d2fc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d2f580_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d2fe40_0, 0;
    %assign/vec4 v0000025406d2f260_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000025406d2e540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000025406d2fa80_0;
    %assign/vec4 v0000025406d1b790_0, 0;
    %load/vec4 v0000025406d2fd00_0;
    %assign/vec4 v0000025406d1b8d0_0, 0;
    %load/vec4 v0000025406d2fa80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000025406d2f580_0, 0;
    %load/vec4 v0000025406d2fa80_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000025406d2f260_0, 4, 5;
    %load/vec4 v0000025406d2fa80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000025406d2fa80_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000025406d2f260_0, 4, 5;
    %load/vec4 v0000025406d2fa80_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000025406d2fa80_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000025406d2fa80_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000025406d2fa80_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000025406d2fa80_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000025406d2fa80_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000025406d2fe40_0, 0;
    %load/vec4 v0000025406d2fa80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000025406d2fa80_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000025406d2fc60_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000025406d2fa80_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000025406d2fc60_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000025406d2fa80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000025406d2fc60_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025406d10d90;
T_3 ;
    %wait E_0000025406c8bbd0;
    %load/vec4 v0000025406d18770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025406d18630_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000025406d18630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025406d18630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d186d0, 0, 4;
    %load/vec4 v0000025406d18630_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025406d18630_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000025406d18130_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000025406d17ff0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000025406d17d70_0;
    %load/vec4 v0000025406d18130_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d186d0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d186d0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000025406d10d90;
T_4 ;
    %wait E_0000025406c8bc10;
    %load/vec4 v0000025406d18130_0;
    %load/vec4 v0000025406d17c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000025406d18130_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000025406d17ff0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000025406d17d70_0;
    %assign/vec4 v0000025406d174b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025406d17c30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000025406d186d0, 4;
    %assign/vec4 v0000025406d174b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025406d10d90;
T_5 ;
    %wait E_0000025406c8bc10;
    %load/vec4 v0000025406d18130_0;
    %load/vec4 v0000025406d17cd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000025406d18130_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000025406d17ff0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000025406d17d70_0;
    %assign/vec4 v0000025406d17a50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000025406d17cd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000025406d186d0, 4;
    %assign/vec4 v0000025406d17a50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000025406d10d90;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000025406d113d0;
    %jmp t_0;
    .scope S_0000025406d113d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025406d17230_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000025406d17230_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000025406d17230_0;
    %ix/getv/s 4, v0000025406d17230_0;
    %load/vec4a v0000025406d186d0, 4;
    %ix/getv/s 4, v0000025406d17230_0;
    %load/vec4a v0000025406d186d0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000025406d17230_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025406d17230_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000025406d10d90;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000025406d11a10;
T_7 ;
    %wait E_0000025406c8bcd0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025406d18590_0, 0, 32;
    %load/vec4 v0000025406d17190_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000025406d17190_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000025406d17730_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000025406d18590_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000025406d17190_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000025406d17190_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000025406d17190_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000025406d17730_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000025406d18590_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000025406d17730_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000025406d17730_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000025406d18590_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000025406d11d30;
T_8 ;
    %wait E_0000025406c8bbd0;
    %load/vec4 v0000025406d1db30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025406d1d6d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000025406d1cc30_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000025406d1cc30_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000025406d1d6d0_0;
    %load/vec4 v0000025406d1c5f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025406d1d6d0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025406d1d6d0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000025406d1d6d0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000025406d1d6d0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025406d1d6d0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000025406d1d6d0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000025406d11d30;
T_9 ;
    %wait E_0000025406c8bbd0;
    %load/vec4 v0000025406d1db30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025406d1e0d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000025406d1cf50_0;
    %assign/vec4 v0000025406d1e0d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000025406d10110;
T_10 ;
    %wait E_0000025406c8c290;
    %load/vec4 v0000025406d1e5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025406d1e490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025406d1e3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025406d1e530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025406d1ddb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025406d1d630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000025406d1c730_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000025406d1def0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000025406d1bc90_0;
    %load/vec4 v0000025406d1d270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000025406d1bd30_0;
    %load/vec4 v0000025406d1d270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000025406d1d9f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000025406d1c7d0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000025406d1bc90_0;
    %load/vec4 v0000025406d1d590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000025406d1bd30_0;
    %load/vec4 v0000025406d1d590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025406d1e490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025406d1e3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025406d1e530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025406d1ddb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025406d1d630_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000025406d1bbf0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025406d1e490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025406d1e3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025406d1e530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025406d1ddb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025406d1d630_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025406d1e490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025406d1e3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025406d1e530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025406d1ddb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025406d1d630_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000025406d110b0;
T_11 ;
    %wait E_0000025406c8b8d0;
    %load/vec4 v0000025406d13a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000025406d12cc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d142a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d12ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d12680_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d13080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d12b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d12860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d12a40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d13f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d136c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d12fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d12d60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d140c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d12900_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d13800_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d14020_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d13c60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d13120_0, 0;
    %assign/vec4 v0000025406d125e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000025406d13260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000025406d14340_0;
    %assign/vec4 v0000025406d125e0_0, 0;
    %load/vec4 v0000025406d139e0_0;
    %assign/vec4 v0000025406d13120_0, 0;
    %load/vec4 v0000025406d13e40_0;
    %assign/vec4 v0000025406d13c60_0, 0;
    %load/vec4 v0000025406d13940_0;
    %assign/vec4 v0000025406d14020_0, 0;
    %load/vec4 v0000025406d129a0_0;
    %assign/vec4 v0000025406d13800_0, 0;
    %load/vec4 v0000025406d145c0_0;
    %assign/vec4 v0000025406d12900_0, 0;
    %load/vec4 v0000025406d14660_0;
    %assign/vec4 v0000025406d140c0_0, 0;
    %load/vec4 v0000025406d12220_0;
    %assign/vec4 v0000025406d12d60_0, 0;
    %load/vec4 v0000025406d14480_0;
    %assign/vec4 v0000025406d12fe0_0, 0;
    %load/vec4 v0000025406d134e0_0;
    %assign/vec4 v0000025406d136c0_0, 0;
    %load/vec4 v0000025406d13300_0;
    %assign/vec4 v0000025406d13f80_0, 0;
    %load/vec4 v0000025406d13760_0;
    %assign/vec4 v0000025406d12a40_0, 0;
    %load/vec4 v0000025406d14200_0;
    %assign/vec4 v0000025406d12860_0, 0;
    %load/vec4 v0000025406d13b20_0;
    %assign/vec4 v0000025406d12b80_0, 0;
    %load/vec4 v0000025406d138a0_0;
    %assign/vec4 v0000025406d13080_0, 0;
    %load/vec4 v0000025406d13da0_0;
    %assign/vec4 v0000025406d12680_0, 0;
    %load/vec4 v0000025406d13440_0;
    %assign/vec4 v0000025406d12ea0_0, 0;
    %load/vec4 v0000025406d13620_0;
    %assign/vec4 v0000025406d142a0_0, 0;
    %load/vec4 v0000025406d143e0_0;
    %assign/vec4 v0000025406d12cc0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000025406d12cc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d142a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d12ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d12680_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d13080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d12b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d12860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d12a40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d13f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d136c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d12fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d12d60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d140c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d12900_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d13800_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d14020_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d13c60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d13120_0, 0;
    %assign/vec4 v0000025406d125e0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000025406d11240;
T_12 ;
    %wait E_0000025406c8b010;
    %load/vec4 v0000025406d1d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000025406d15600_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d147a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d15060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d148e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d15380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d154c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d14d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d14980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d14ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d151a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d14c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d15a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d15920_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d156a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d15100_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d15420_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d15880_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d157e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000025406d14a20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d14ca0_0, 0;
    %assign/vec4 v0000025406d152e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000025406d1c2d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000025406d13d00_0;
    %assign/vec4 v0000025406d152e0_0, 0;
    %load/vec4 v0000025406d12040_0;
    %assign/vec4 v0000025406d14ca0_0, 0;
    %load/vec4 v0000025406d159c0_0;
    %assign/vec4 v0000025406d14a20_0, 0;
    %load/vec4 v0000025406d14840_0;
    %assign/vec4 v0000025406d157e0_0, 0;
    %load/vec4 v0000025406d14fc0_0;
    %assign/vec4 v0000025406d15880_0, 0;
    %load/vec4 v0000025406d15ba0_0;
    %assign/vec4 v0000025406d15420_0, 0;
    %load/vec4 v0000025406d120e0_0;
    %assign/vec4 v0000025406d15100_0, 0;
    %load/vec4 v0000025406d15d80_0;
    %assign/vec4 v0000025406d156a0_0, 0;
    %load/vec4 v0000025406d15b00_0;
    %assign/vec4 v0000025406d15920_0, 0;
    %load/vec4 v0000025406d15c40_0;
    %assign/vec4 v0000025406d15a60_0, 0;
    %load/vec4 v0000025406d14e80_0;
    %assign/vec4 v0000025406d14c00_0, 0;
    %load/vec4 v0000025406d15240_0;
    %assign/vec4 v0000025406d151a0_0, 0;
    %load/vec4 v0000025406d14f20_0;
    %assign/vec4 v0000025406d14ac0_0, 0;
    %load/vec4 v0000025406d15ce0_0;
    %assign/vec4 v0000025406d14980_0, 0;
    %load/vec4 v0000025406d14de0_0;
    %assign/vec4 v0000025406d14d40_0, 0;
    %load/vec4 v0000025406d15740_0;
    %assign/vec4 v0000025406d154c0_0, 0;
    %load/vec4 v0000025406d14b60_0;
    %assign/vec4 v0000025406d15380_0, 0;
    %load/vec4 v0000025406d15560_0;
    %assign/vec4 v0000025406d148e0_0, 0;
    %load/vec4 v0000025406d122c0_0;
    %assign/vec4 v0000025406d15060_0, 0;
    %load/vec4 v0000025406d12180_0;
    %assign/vec4 v0000025406d147a0_0, 0;
    %load/vec4 v0000025406d15e20_0;
    %assign/vec4 v0000025406d15600_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000025406d15600_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d147a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d15060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d148e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d15380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d154c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d14d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d14980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d14ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d151a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d14c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d15a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d15920_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d156a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d15100_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d15420_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d15880_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d157e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000025406d14a20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d14ca0_0, 0;
    %assign/vec4 v0000025406d152e0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025406b10140;
T_13 ;
    %wait E_0000025406c8b190;
    %load/vec4 v0000025406d078f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000025406d073f0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000025406ac9c30;
T_14 ;
    %wait E_0000025406c8afd0;
    %load/vec4 v0000025406d070d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000025406d07df0_0;
    %pad/u 33;
    %load/vec4 v0000025406d07850_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000025406d07350_0, 0;
    %assign/vec4 v0000025406d07170_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000025406d07df0_0;
    %pad/u 33;
    %load/vec4 v0000025406d07850_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000025406d07350_0, 0;
    %assign/vec4 v0000025406d07170_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000025406d07df0_0;
    %pad/u 33;
    %load/vec4 v0000025406d07850_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000025406d07350_0, 0;
    %assign/vec4 v0000025406d07170_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000025406d07df0_0;
    %pad/u 33;
    %load/vec4 v0000025406d07850_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000025406d07350_0, 0;
    %assign/vec4 v0000025406d07170_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000025406d07df0_0;
    %pad/u 33;
    %load/vec4 v0000025406d07850_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000025406d07350_0, 0;
    %assign/vec4 v0000025406d07170_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000025406d07df0_0;
    %pad/u 33;
    %load/vec4 v0000025406d07850_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000025406d07350_0, 0;
    %assign/vec4 v0000025406d07170_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000025406d07850_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000025406d07170_0;
    %load/vec4 v0000025406d07850_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000025406d07df0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000025406d07850_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000025406d07850_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000025406d07170_0, 0;
    %load/vec4 v0000025406d07df0_0;
    %ix/getv 4, v0000025406d07850_0;
    %shiftl 4;
    %assign/vec4 v0000025406d07350_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000025406d07850_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000025406d07170_0;
    %load/vec4 v0000025406d07850_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000025406d07df0_0;
    %load/vec4 v0000025406d07850_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000025406d07850_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000025406d07170_0, 0;
    %load/vec4 v0000025406d07df0_0;
    %ix/getv 4, v0000025406d07850_0;
    %shiftr 4;
    %assign/vec4 v0000025406d07350_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025406d07170_0, 0;
    %load/vec4 v0000025406d07df0_0;
    %load/vec4 v0000025406d07850_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000025406d07350_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025406d07170_0, 0;
    %load/vec4 v0000025406d07850_0;
    %load/vec4 v0000025406d07df0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000025406d07350_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000025406aa61c0;
T_15 ;
    %wait E_0000025406c8aa90;
    %load/vec4 v0000025406d03660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000025406d03f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d04420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d03160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d04100_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000025406d04240_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d04600_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d03200_0, 0;
    %assign/vec4 v0000025406d029e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000025406c297c0_0;
    %assign/vec4 v0000025406d029e0_0, 0;
    %load/vec4 v0000025406d02a80_0;
    %assign/vec4 v0000025406d03200_0, 0;
    %load/vec4 v0000025406d03520_0;
    %assign/vec4 v0000025406d04600_0, 0;
    %load/vec4 v0000025406c10790_0;
    %assign/vec4 v0000025406d04240_0, 0;
    %load/vec4 v0000025406c28aa0_0;
    %assign/vec4 v0000025406d04100_0, 0;
    %load/vec4 v0000025406c10150_0;
    %assign/vec4 v0000025406d03160_0, 0;
    %load/vec4 v0000025406d03ca0_0;
    %assign/vec4 v0000025406d04420_0, 0;
    %load/vec4 v0000025406d030c0_0;
    %assign/vec4 v0000025406d03f20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000025406d10750;
T_16 ;
    %wait E_0000025406c8bc10;
    %load/vec4 v0000025406d31ba0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000025406d31920_0;
    %load/vec4 v0000025406d30160_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d30de0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000025406d10750;
T_17 ;
    %wait E_0000025406c8bc10;
    %load/vec4 v0000025406d30160_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000025406d30de0, 4;
    %assign/vec4 v0000025406d312e0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000025406d10750;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025406d31a60_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000025406d31a60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025406d31a60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d30de0, 0, 4;
    %load/vec4 v0000025406d31a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025406d31a60_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d30de0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d30de0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d30de0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d30de0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d30de0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d30de0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d30de0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d30de0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d30de0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d30de0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d30de0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025406d30de0, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000025406d10750;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025406d31a60_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000025406d31a60_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000025406d31a60_0;
    %load/vec4a v0000025406d30de0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000025406d31a60_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000025406d31a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025406d31a60_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000025406d10a70;
T_20 ;
    %wait E_0000025406c8c790;
    %load/vec4 v0000025406d30c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000025406d31420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d30b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d32820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025406d32780_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000025406d30f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000025406d31600_0, 0;
    %assign/vec4 v0000025406d326e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000025406d30980_0;
    %assign/vec4 v0000025406d326e0_0, 0;
    %load/vec4 v0000025406d31240_0;
    %assign/vec4 v0000025406d31600_0, 0;
    %load/vec4 v0000025406d302a0_0;
    %assign/vec4 v0000025406d32780_0, 0;
    %load/vec4 v0000025406d32140_0;
    %assign/vec4 v0000025406d30f20_0, 0;
    %load/vec4 v0000025406d30ac0_0;
    %assign/vec4 v0000025406d32820_0, 0;
    %load/vec4 v0000025406d30660_0;
    %assign/vec4 v0000025406d31420_0, 0;
    %load/vec4 v0000025406d30a20_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000025406d30b60_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000025406ad9f50;
T_21 ;
    %wait E_0000025406c8b5d0;
    %load/vec4 v0000025406d465e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025406d44880_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000025406d44880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000025406d44880_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000025406cacbc0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025406d43f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025406d441a0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000025406cacbc0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000025406d43f20_0;
    %inv;
    %assign/vec4 v0000025406d43f20_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000025406cacbc0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SparseMatrixCount/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025406d441a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025406d441a0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000025406d44d80_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
