{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621797579386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621797579394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 22:19:39 2021 " "Processing started: Sun May 23 22:19:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621797579394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621797579394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RingCounter -c RingCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off RingCounter -c RingCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621797579394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621797579775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621797579775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_pk_nand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file _pk_nand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 _PK_NAND " "Found entity 1: _PK_NAND" {  } { { "_PK_NAND.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/RingCounter/_PK_NAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621797587969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621797587969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_ringcounterjkff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file _ringcounterjkff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 _RingCounterJKFF " "Found entity 1: _RingCounterJKFF" {  } { { "_RingCounterJKFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/RingCounter/_RingCounterJKFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621797587972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621797587972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_ringcounterdff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file _ringcounterdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 _RingCounterDFF " "Found entity 1: _RingCounterDFF" {  } { { "_RingCounterDFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/RingCounter/_RingCounterDFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621797587975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621797587975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregrc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftregrc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegRC " "Found entity 1: ShiftRegRC" {  } { { "ShiftRegRC.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/RingCounter/ShiftRegRC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621797587978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621797587978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gn_rc_dff_pk_nand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gn_rc_dff_pk_nand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GN_RC_DFF_PK_NAND " "Found entity 1: GN_RC_DFF_PK_NAND" {  } { { "GN_RC_DFF_PK_NAND.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/RingCounter/GN_RC_DFF_PK_NAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621797587982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621797587982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounterjkff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ringcounterjkff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RingCounterJKFF " "Found entity 1: RingCounterJKFF" {  } { { "RingCounterJKFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/RingCounter/RingCounterJKFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621797587986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621797587986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounterdff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ringcounterdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RingCounterDFF " "Found entity 1: RingCounterDFF" {  } { { "RingCounterDFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/RingCounter/RingCounterDFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621797587989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621797587989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pk_nand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pk_nand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PK_NAND " "Found entity 1: PK_NAND" {  } { { "PK_NAND.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/RingCounter/PK_NAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621797587992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621797587992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "_PK_NAND " "Elaborating entity \"_PK_NAND\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621797588074 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533ll4.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533ll4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LL4 " "Found entity 1: KP1533LL4" {  } { { "kp1533ll4.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533ll4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621797588173 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621797588173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LL4 KP1533LL4:inst12 " "Elaborating entity \"KP1533LL4\" for hierarchy \"KP1533LL4:inst12\"" {  } { { "_PK_NAND.bdf" "inst12" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/RingCounter/_PK_NAND.bdf" { { 496 3920 4056 728 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621797588173 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la2.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA2 " "Found entity 1: KP1533LA2" {  } { { "kp1533la2.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621797588189 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621797588189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA2 KP1533LA2:inst6 " "Elaborating entity \"KP1533LA2\" for hierarchy \"KP1533LA2:inst6\"" {  } { { "_PK_NAND.bdf" "inst6" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/RingCounter/_PK_NAND.bdf" { { 336 3592 3728 608 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621797588190 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533tb9.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533tb9.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533TB9 " "Found entity 1: KP1533TB9" {  } { { "kp1533tb9.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533tb9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621797588202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621797588202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533TB9 KP1533TB9:DD1 " "Elaborating entity \"KP1533TB9\" for hierarchy \"KP1533TB9:DD1\"" {  } { { "_PK_NAND.bdf" "DD1" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/RingCounter/_PK_NAND.bdf" { { 1184 888 1120 1568 "DD1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621797588203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74112 KP1533TB9:DD1\|74112:inst1 " "Elaborating entity \"74112\" for hierarchy \"KP1533TB9:DD1\|74112:inst1\"" {  } { { "kp1533tb9.bdf" "inst1" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533tb9.bdf" { { 56 432 552 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621797588224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP1533TB9:DD1\|74112:inst1 " "Elaborated megafunction instantiation \"KP1533TB9:DD1\|74112:inst1\"" {  } { { "kp1533tb9.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533tb9.bdf" { { 56 432 552 248 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621797588226 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533lp16.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533lp16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LP16 " "Found entity 1: KP1533LP16" {  } { { "kp1533lp16.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533lp16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621797588238 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621797588238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LP16 KP1533LP16:inst17 " "Elaborating entity \"KP1533LP16\" for hierarchy \"KP1533LP16:inst17\"" {  } { { "_PK_NAND.bdf" "inst17" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/RingCounter/_PK_NAND.bdf" { { 1120 3920 4080 1400 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621797588238 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533ln8.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533ln8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LN8 " "Found entity 1: KP1533LN8" {  } { { "kp1533ln8.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533ln8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621797588257 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621797588257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LN8 KP1533LN8:DD13 " "Elaborating entity \"KP1533LN8\" for hierarchy \"KP1533LN8:DD13\"" {  } { { "_PK_NAND.bdf" "DD13" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/RingCounter/_PK_NAND.bdf" { { 760 528 656 1008 "DD13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621797588258 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la1.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA1 " "Found entity 1: KP1533LA1" {  } { { "kp1533la1.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621797588283 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621797588283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA1 KP1533LA1:inst18 " "Elaborating entity \"KP1533LA1\" for hierarchy \"KP1533LA1:inst18\"" {  } { { "_PK_NAND.bdf" "inst18" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/RingCounter/_PK_NAND.bdf" { { 944 3592 3736 1208 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621797588283 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "74112.bdf" "" { Schematic "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1621797588876 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1621797588878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621797588980 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621797589582 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621797589582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621797589673 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621797589673 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621797589673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621797589673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621797589691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 22:19:49 2021 " "Processing ended: Sun May 23 22:19:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621797589691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621797589691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621797589691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621797589691 ""}
