#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Feb 26 10:27:51 2022
# Process ID: 8832
# Current directory: C:/Temp/Manager_Demo/Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5276 C:\Temp\Manager_Demo\Test\Test.xpr
# Log file: C:/Temp/Manager_Demo/Test/vivado.log
# Journal file: C:/Temp/Manager_Demo/Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Temp/Manager_Demo/Test/Test.xpr
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Temp/Manager_Demo/ip_repo [current_project]
update_ip_catalog
open_bd_design {C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name axilab_master_v1_0_project -directory C:/Temp/Manager_Demo/Test/Test.tmp/axilab_master_v1_0_project c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Temp/Manager_Demo/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axilab_master:1.0 [get_ips  design_1_axilab_master_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_axilab_master_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axilab_master_0_1] }
export_ip_user_files -of_objects [get_files C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_axilab_master_0_1_synth_1
export_simulation -of_objects [get_files C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Temp/Manager_Demo/Test/Test.ip_user_files/sim_scripts -ip_user_files_dir C:/Temp/Manager_Demo/Test/Test.ip_user_files -ipstatic_source_dir C:/Temp/Manager_Demo/Test/Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Temp/Manager_Demo/Test/Test.cache/compile_simlib/modelsim} {questa=C:/Temp/Manager_Demo/Test/Test.cache/compile_simlib/questa} {riviera=C:/Temp/Manager_Demo/Test/Test.cache/compile_simlib/riviera} {activehdl=C:/Temp/Manager_Demo/Test/Test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Temp/Manager_Demo/Test/Test.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Temp/Manager_Demo/Test/Test.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
close_project
