// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Encode_HH_
#define _Encode_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Encode_urem_64ns_bkb.h"
#include "Encode_CONTROL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32>
struct Encode : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > INPUT_STREAM_TDATA;
    sc_in< sc_logic > INPUT_STREAM_TVALID;
    sc_out< sc_logic > INPUT_STREAM_TREADY;
    sc_in< sc_lv<4> > INPUT_STREAM_TKEEP;
    sc_in< sc_lv<4> > INPUT_STREAM_TSTRB;
    sc_in< sc_lv<2> > INPUT_STREAM_TUSER;
    sc_in< sc_lv<1> > INPUT_STREAM_TLAST;
    sc_in< sc_lv<5> > INPUT_STREAM_TID;
    sc_in< sc_lv<6> > INPUT_STREAM_TDEST;
    sc_out< sc_lv<32> > OUTPUT_STREAM_TDATA;
    sc_out< sc_logic > OUTPUT_STREAM_TVALID;
    sc_in< sc_logic > OUTPUT_STREAM_TREADY;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TKEEP;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TSTRB;
    sc_out< sc_lv<2> > OUTPUT_STREAM_TUSER;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TLAST;
    sc_out< sc_lv<5> > OUTPUT_STREAM_TID;
    sc_out< sc_lv<6> > OUTPUT_STREAM_TDEST;
    sc_in< sc_logic > s_axi_CONTROL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CONTROL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH/8> > s_axi_CONTROL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CONTROL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CONTROL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CONTROL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;


    // Module declarations
    Encode(sc_module_name name);
    SC_HAS_PROCESS(Encode);

    ~Encode();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Encode_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>* Encode_CONTROL_BUS_s_axi_U;
    Encode_urem_64ns_bkb<1,68,64,32,32>* Encode_urem_64ns_bkb_U1;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<73> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > agg_result_a_ap_vld;
    sc_signal< sc_logic > agg_result_b_ap_vld;
    sc_signal< sc_logic > agg_result_c_ap_vld;
    sc_signal< sc_logic > agg_result_d_ap_vld;
    sc_signal< sc_logic > agg_result_e_ap_vld;
    sc_signal< sc_logic > agg_result_f_ap_vld;
    sc_signal< sc_lv<32> > INPUT_STREAM_V_data_V_0_data_out;
    sc_signal< sc_logic > INPUT_STREAM_V_data_V_0_vld_in;
    sc_signal< sc_logic > INPUT_STREAM_V_data_V_0_vld_out;
    sc_signal< sc_logic > INPUT_STREAM_V_data_V_0_ack_in;
    sc_signal< sc_logic > INPUT_STREAM_V_data_V_0_ack_out;
    sc_signal< sc_lv<32> > INPUT_STREAM_V_data_V_0_payload_A;
    sc_signal< sc_lv<32> > INPUT_STREAM_V_data_V_0_payload_B;
    sc_signal< sc_logic > INPUT_STREAM_V_data_V_0_sel_rd;
    sc_signal< sc_logic > INPUT_STREAM_V_data_V_0_sel_wr;
    sc_signal< sc_logic > INPUT_STREAM_V_data_V_0_sel;
    sc_signal< sc_logic > INPUT_STREAM_V_data_V_0_load_A;
    sc_signal< sc_logic > INPUT_STREAM_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > INPUT_STREAM_V_data_V_0_state;
    sc_signal< sc_logic > INPUT_STREAM_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<4> > INPUT_STREAM_V_keep_V_0_data_out;
    sc_signal< sc_logic > INPUT_STREAM_V_keep_V_0_vld_in;
    sc_signal< sc_logic > INPUT_STREAM_V_keep_V_0_vld_out;
    sc_signal< sc_logic > INPUT_STREAM_V_keep_V_0_ack_in;
    sc_signal< sc_logic > INPUT_STREAM_V_keep_V_0_ack_out;
    sc_signal< sc_lv<4> > INPUT_STREAM_V_keep_V_0_payload_A;
    sc_signal< sc_lv<4> > INPUT_STREAM_V_keep_V_0_payload_B;
    sc_signal< sc_logic > INPUT_STREAM_V_keep_V_0_sel_rd;
    sc_signal< sc_logic > INPUT_STREAM_V_keep_V_0_sel_wr;
    sc_signal< sc_logic > INPUT_STREAM_V_keep_V_0_sel;
    sc_signal< sc_logic > INPUT_STREAM_V_keep_V_0_load_A;
    sc_signal< sc_logic > INPUT_STREAM_V_keep_V_0_load_B;
    sc_signal< sc_lv<2> > INPUT_STREAM_V_keep_V_0_state;
    sc_signal< sc_logic > INPUT_STREAM_V_keep_V_0_state_cmp_full;
    sc_signal< sc_lv<4> > INPUT_STREAM_V_strb_V_0_data_out;
    sc_signal< sc_logic > INPUT_STREAM_V_strb_V_0_vld_in;
    sc_signal< sc_logic > INPUT_STREAM_V_strb_V_0_vld_out;
    sc_signal< sc_logic > INPUT_STREAM_V_strb_V_0_ack_in;
    sc_signal< sc_logic > INPUT_STREAM_V_strb_V_0_ack_out;
    sc_signal< sc_lv<4> > INPUT_STREAM_V_strb_V_0_payload_A;
    sc_signal< sc_lv<4> > INPUT_STREAM_V_strb_V_0_payload_B;
    sc_signal< sc_logic > INPUT_STREAM_V_strb_V_0_sel_rd;
    sc_signal< sc_logic > INPUT_STREAM_V_strb_V_0_sel_wr;
    sc_signal< sc_logic > INPUT_STREAM_V_strb_V_0_sel;
    sc_signal< sc_logic > INPUT_STREAM_V_strb_V_0_load_A;
    sc_signal< sc_logic > INPUT_STREAM_V_strb_V_0_load_B;
    sc_signal< sc_lv<2> > INPUT_STREAM_V_strb_V_0_state;
    sc_signal< sc_logic > INPUT_STREAM_V_strb_V_0_state_cmp_full;
    sc_signal< sc_lv<2> > INPUT_STREAM_V_user_V_0_data_out;
    sc_signal< sc_logic > INPUT_STREAM_V_user_V_0_vld_in;
    sc_signal< sc_logic > INPUT_STREAM_V_user_V_0_vld_out;
    sc_signal< sc_logic > INPUT_STREAM_V_user_V_0_ack_in;
    sc_signal< sc_logic > INPUT_STREAM_V_user_V_0_ack_out;
    sc_signal< sc_lv<2> > INPUT_STREAM_V_user_V_0_payload_A;
    sc_signal< sc_lv<2> > INPUT_STREAM_V_user_V_0_payload_B;
    sc_signal< sc_logic > INPUT_STREAM_V_user_V_0_sel_rd;
    sc_signal< sc_logic > INPUT_STREAM_V_user_V_0_sel_wr;
    sc_signal< sc_logic > INPUT_STREAM_V_user_V_0_sel;
    sc_signal< sc_logic > INPUT_STREAM_V_user_V_0_load_A;
    sc_signal< sc_logic > INPUT_STREAM_V_user_V_0_load_B;
    sc_signal< sc_lv<2> > INPUT_STREAM_V_user_V_0_state;
    sc_signal< sc_logic > INPUT_STREAM_V_user_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > INPUT_STREAM_V_last_V_0_data_out;
    sc_signal< sc_logic > INPUT_STREAM_V_last_V_0_vld_in;
    sc_signal< sc_logic > INPUT_STREAM_V_last_V_0_vld_out;
    sc_signal< sc_logic > INPUT_STREAM_V_last_V_0_ack_in;
    sc_signal< sc_logic > INPUT_STREAM_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > INPUT_STREAM_V_last_V_0_payload_A;
    sc_signal< sc_lv<1> > INPUT_STREAM_V_last_V_0_payload_B;
    sc_signal< sc_logic > INPUT_STREAM_V_last_V_0_sel_rd;
    sc_signal< sc_logic > INPUT_STREAM_V_last_V_0_sel_wr;
    sc_signal< sc_logic > INPUT_STREAM_V_last_V_0_sel;
    sc_signal< sc_logic > INPUT_STREAM_V_last_V_0_load_A;
    sc_signal< sc_logic > INPUT_STREAM_V_last_V_0_load_B;
    sc_signal< sc_lv<2> > INPUT_STREAM_V_last_V_0_state;
    sc_signal< sc_logic > INPUT_STREAM_V_last_V_0_state_cmp_full;
    sc_signal< sc_lv<5> > INPUT_STREAM_V_id_V_0_data_out;
    sc_signal< sc_logic > INPUT_STREAM_V_id_V_0_vld_in;
    sc_signal< sc_logic > INPUT_STREAM_V_id_V_0_vld_out;
    sc_signal< sc_logic > INPUT_STREAM_V_id_V_0_ack_in;
    sc_signal< sc_logic > INPUT_STREAM_V_id_V_0_ack_out;
    sc_signal< sc_lv<5> > INPUT_STREAM_V_id_V_0_payload_A;
    sc_signal< sc_lv<5> > INPUT_STREAM_V_id_V_0_payload_B;
    sc_signal< sc_logic > INPUT_STREAM_V_id_V_0_sel_rd;
    sc_signal< sc_logic > INPUT_STREAM_V_id_V_0_sel_wr;
    sc_signal< sc_logic > INPUT_STREAM_V_id_V_0_sel;
    sc_signal< sc_logic > INPUT_STREAM_V_id_V_0_load_A;
    sc_signal< sc_logic > INPUT_STREAM_V_id_V_0_load_B;
    sc_signal< sc_lv<2> > INPUT_STREAM_V_id_V_0_state;
    sc_signal< sc_logic > INPUT_STREAM_V_id_V_0_state_cmp_full;
    sc_signal< sc_lv<6> > INPUT_STREAM_V_dest_V_0_data_out;
    sc_signal< sc_logic > INPUT_STREAM_V_dest_V_0_vld_in;
    sc_signal< sc_logic > INPUT_STREAM_V_dest_V_0_vld_out;
    sc_signal< sc_logic > INPUT_STREAM_V_dest_V_0_ack_in;
    sc_signal< sc_logic > INPUT_STREAM_V_dest_V_0_ack_out;
    sc_signal< sc_lv<6> > INPUT_STREAM_V_dest_V_0_payload_A;
    sc_signal< sc_lv<6> > INPUT_STREAM_V_dest_V_0_payload_B;
    sc_signal< sc_logic > INPUT_STREAM_V_dest_V_0_sel_rd;
    sc_signal< sc_logic > INPUT_STREAM_V_dest_V_0_sel_wr;
    sc_signal< sc_logic > INPUT_STREAM_V_dest_V_0_sel;
    sc_signal< sc_logic > INPUT_STREAM_V_dest_V_0_load_A;
    sc_signal< sc_logic > INPUT_STREAM_V_dest_V_0_load_B;
    sc_signal< sc_lv<2> > INPUT_STREAM_V_dest_V_0_state;
    sc_signal< sc_logic > INPUT_STREAM_V_dest_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > searched;
    sc_signal< sc_lv<32> > n;
    sc_signal< sc_lv<32> > OUTPUT_STREAM_V_data_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_ack_out;
    sc_signal< sc_lv<32> > OUTPUT_STREAM_V_data_V_1_payload_A;
    sc_signal< sc_lv<32> > OUTPUT_STREAM_V_data_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_data_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<4> > OUTPUT_STREAM_V_keep_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_ack_out;
    sc_signal< sc_lv<4> > OUTPUT_STREAM_V_keep_V_1_payload_A;
    sc_signal< sc_lv<4> > OUTPUT_STREAM_V_keep_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_keep_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<4> > OUTPUT_STREAM_V_strb_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_ack_out;
    sc_signal< sc_lv<4> > OUTPUT_STREAM_V_strb_V_1_payload_A;
    sc_signal< sc_lv<4> > OUTPUT_STREAM_V_strb_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_strb_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_user_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_ack_out;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_user_V_1_payload_A;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_user_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_user_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_last_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_last_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_last_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<5> > OUTPUT_STREAM_V_id_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_ack_out;
    sc_signal< sc_lv<5> > OUTPUT_STREAM_V_id_V_1_payload_A;
    sc_signal< sc_lv<5> > OUTPUT_STREAM_V_id_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_id_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_state_cmp_full;
    sc_signal< sc_lv<6> > OUTPUT_STREAM_V_dest_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_ack_out;
    sc_signal< sc_lv<6> > OUTPUT_STREAM_V_dest_V_1_payload_A;
    sc_signal< sc_lv<6> > OUTPUT_STREAM_V_dest_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_dest_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_state_cmp_full;
    sc_signal< sc_logic > INPUT_STREAM_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_1_fu_262_p2;
    sc_signal< sc_logic > OUTPUT_STREAM_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_4_fu_310_p2;
    sc_signal< sc_logic > ap_CS_fsm_state72;
    sc_signal< sc_lv<32> > n_read_reg_344;
    sc_signal< sc_lv<32> > searched_read_reg_349;
    sc_signal< sc_lv<64> > tmp_fu_258_p1;
    sc_signal< sc_lv<64> > tmp_reg_355;
    sc_signal< sc_lv<23> > in1Count_3_fu_268_p2;
    sc_signal< sc_lv<23> > in1Count_3_reg_363;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<4> > tmp_keep_V_reg_369;
    sc_signal< sc_lv<4> > tmp_strb_V_reg_374;
    sc_signal< sc_lv<2> > tmp_user_V_reg_379;
    sc_signal< sc_lv<1> > tmp_last_V_reg_384;
    sc_signal< sc_lv<5> > tmp_id_V_reg_389;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_394;
    sc_signal< sc_lv<64> > rhs_V_fu_302_p1;
    sc_signal< sc_lv<64> > rhs_V_reg_399;
    sc_signal< sc_lv<31> > j_1_fu_315_p2;
    sc_signal< sc_lv<31> > j_1_reg_407;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< sc_lv<64> > r_V_fu_325_p2;
    sc_signal< sc_lv<64> > r_V_reg_412;
    sc_signal< sc_lv<32> > r_V_2_fu_334_p1;
    sc_signal< sc_logic > ap_CS_fsm_state71;
    sc_signal< sc_lv<23> > in1Count_reg_211;
    sc_signal< sc_lv<32> > first_reg_223;
    sc_signal< sc_lv<31> > j_reg_237;
    sc_signal< sc_lv<23> > in1Count_1_reg_248;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< bool > ap_block_state73;
    sc_signal< sc_lv<32> > in1Count_1_cast_fu_338_p1;
    sc_signal< sc_lv<32> > tmp_fu_258_p0;
    sc_signal< sc_lv<32> > j_cast_fu_306_p1;
    sc_signal< sc_lv<32> > r_V_fu_325_p0;
    sc_signal< sc_lv<32> > r_V_fu_325_p1;
    sc_signal< sc_lv<32> > grp_fu_330_p1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > grp_fu_330_p2;
    sc_signal< sc_lv<73> > ap_NS_fsm;
    sc_signal< sc_lv<64> > r_V_fu_325_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<73> ap_ST_fsm_state1;
    static const sc_lv<73> ap_ST_fsm_state2;
    static const sc_lv<73> ap_ST_fsm_state3;
    static const sc_lv<73> ap_ST_fsm_state4;
    static const sc_lv<73> ap_ST_fsm_state5;
    static const sc_lv<73> ap_ST_fsm_state6;
    static const sc_lv<73> ap_ST_fsm_state7;
    static const sc_lv<73> ap_ST_fsm_state8;
    static const sc_lv<73> ap_ST_fsm_state9;
    static const sc_lv<73> ap_ST_fsm_state10;
    static const sc_lv<73> ap_ST_fsm_state11;
    static const sc_lv<73> ap_ST_fsm_state12;
    static const sc_lv<73> ap_ST_fsm_state13;
    static const sc_lv<73> ap_ST_fsm_state14;
    static const sc_lv<73> ap_ST_fsm_state15;
    static const sc_lv<73> ap_ST_fsm_state16;
    static const sc_lv<73> ap_ST_fsm_state17;
    static const sc_lv<73> ap_ST_fsm_state18;
    static const sc_lv<73> ap_ST_fsm_state19;
    static const sc_lv<73> ap_ST_fsm_state20;
    static const sc_lv<73> ap_ST_fsm_state21;
    static const sc_lv<73> ap_ST_fsm_state22;
    static const sc_lv<73> ap_ST_fsm_state23;
    static const sc_lv<73> ap_ST_fsm_state24;
    static const sc_lv<73> ap_ST_fsm_state25;
    static const sc_lv<73> ap_ST_fsm_state26;
    static const sc_lv<73> ap_ST_fsm_state27;
    static const sc_lv<73> ap_ST_fsm_state28;
    static const sc_lv<73> ap_ST_fsm_state29;
    static const sc_lv<73> ap_ST_fsm_state30;
    static const sc_lv<73> ap_ST_fsm_state31;
    static const sc_lv<73> ap_ST_fsm_state32;
    static const sc_lv<73> ap_ST_fsm_state33;
    static const sc_lv<73> ap_ST_fsm_state34;
    static const sc_lv<73> ap_ST_fsm_state35;
    static const sc_lv<73> ap_ST_fsm_state36;
    static const sc_lv<73> ap_ST_fsm_state37;
    static const sc_lv<73> ap_ST_fsm_state38;
    static const sc_lv<73> ap_ST_fsm_state39;
    static const sc_lv<73> ap_ST_fsm_state40;
    static const sc_lv<73> ap_ST_fsm_state41;
    static const sc_lv<73> ap_ST_fsm_state42;
    static const sc_lv<73> ap_ST_fsm_state43;
    static const sc_lv<73> ap_ST_fsm_state44;
    static const sc_lv<73> ap_ST_fsm_state45;
    static const sc_lv<73> ap_ST_fsm_state46;
    static const sc_lv<73> ap_ST_fsm_state47;
    static const sc_lv<73> ap_ST_fsm_state48;
    static const sc_lv<73> ap_ST_fsm_state49;
    static const sc_lv<73> ap_ST_fsm_state50;
    static const sc_lv<73> ap_ST_fsm_state51;
    static const sc_lv<73> ap_ST_fsm_state52;
    static const sc_lv<73> ap_ST_fsm_state53;
    static const sc_lv<73> ap_ST_fsm_state54;
    static const sc_lv<73> ap_ST_fsm_state55;
    static const sc_lv<73> ap_ST_fsm_state56;
    static const sc_lv<73> ap_ST_fsm_state57;
    static const sc_lv<73> ap_ST_fsm_state58;
    static const sc_lv<73> ap_ST_fsm_state59;
    static const sc_lv<73> ap_ST_fsm_state60;
    static const sc_lv<73> ap_ST_fsm_state61;
    static const sc_lv<73> ap_ST_fsm_state62;
    static const sc_lv<73> ap_ST_fsm_state63;
    static const sc_lv<73> ap_ST_fsm_state64;
    static const sc_lv<73> ap_ST_fsm_state65;
    static const sc_lv<73> ap_ST_fsm_state66;
    static const sc_lv<73> ap_ST_fsm_state67;
    static const sc_lv<73> ap_ST_fsm_state68;
    static const sc_lv<73> ap_ST_fsm_state69;
    static const sc_lv<73> ap_ST_fsm_state70;
    static const sc_lv<73> ap_ST_fsm_state71;
    static const sc_lv<73> ap_ST_fsm_state72;
    static const sc_lv<73> ap_ST_fsm_state73;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_47;
    static const int C_S_AXI_DATA_WIDTH;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_790;
    static const sc_lv<23> ap_const_lv23_7FBC00;
    static const sc_lv<23> ap_const_lv23_1;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_INPUT_STREAM_TDATA_blk_n();
    void thread_INPUT_STREAM_TREADY();
    void thread_INPUT_STREAM_V_data_V_0_ack_in();
    void thread_INPUT_STREAM_V_data_V_0_ack_out();
    void thread_INPUT_STREAM_V_data_V_0_data_out();
    void thread_INPUT_STREAM_V_data_V_0_load_A();
    void thread_INPUT_STREAM_V_data_V_0_load_B();
    void thread_INPUT_STREAM_V_data_V_0_sel();
    void thread_INPUT_STREAM_V_data_V_0_state_cmp_full();
    void thread_INPUT_STREAM_V_data_V_0_vld_in();
    void thread_INPUT_STREAM_V_data_V_0_vld_out();
    void thread_INPUT_STREAM_V_dest_V_0_ack_in();
    void thread_INPUT_STREAM_V_dest_V_0_ack_out();
    void thread_INPUT_STREAM_V_dest_V_0_data_out();
    void thread_INPUT_STREAM_V_dest_V_0_load_A();
    void thread_INPUT_STREAM_V_dest_V_0_load_B();
    void thread_INPUT_STREAM_V_dest_V_0_sel();
    void thread_INPUT_STREAM_V_dest_V_0_state_cmp_full();
    void thread_INPUT_STREAM_V_dest_V_0_vld_in();
    void thread_INPUT_STREAM_V_dest_V_0_vld_out();
    void thread_INPUT_STREAM_V_id_V_0_ack_in();
    void thread_INPUT_STREAM_V_id_V_0_ack_out();
    void thread_INPUT_STREAM_V_id_V_0_data_out();
    void thread_INPUT_STREAM_V_id_V_0_load_A();
    void thread_INPUT_STREAM_V_id_V_0_load_B();
    void thread_INPUT_STREAM_V_id_V_0_sel();
    void thread_INPUT_STREAM_V_id_V_0_state_cmp_full();
    void thread_INPUT_STREAM_V_id_V_0_vld_in();
    void thread_INPUT_STREAM_V_id_V_0_vld_out();
    void thread_INPUT_STREAM_V_keep_V_0_ack_in();
    void thread_INPUT_STREAM_V_keep_V_0_ack_out();
    void thread_INPUT_STREAM_V_keep_V_0_data_out();
    void thread_INPUT_STREAM_V_keep_V_0_load_A();
    void thread_INPUT_STREAM_V_keep_V_0_load_B();
    void thread_INPUT_STREAM_V_keep_V_0_sel();
    void thread_INPUT_STREAM_V_keep_V_0_state_cmp_full();
    void thread_INPUT_STREAM_V_keep_V_0_vld_in();
    void thread_INPUT_STREAM_V_keep_V_0_vld_out();
    void thread_INPUT_STREAM_V_last_V_0_ack_in();
    void thread_INPUT_STREAM_V_last_V_0_ack_out();
    void thread_INPUT_STREAM_V_last_V_0_data_out();
    void thread_INPUT_STREAM_V_last_V_0_load_A();
    void thread_INPUT_STREAM_V_last_V_0_load_B();
    void thread_INPUT_STREAM_V_last_V_0_sel();
    void thread_INPUT_STREAM_V_last_V_0_state_cmp_full();
    void thread_INPUT_STREAM_V_last_V_0_vld_in();
    void thread_INPUT_STREAM_V_last_V_0_vld_out();
    void thread_INPUT_STREAM_V_strb_V_0_ack_in();
    void thread_INPUT_STREAM_V_strb_V_0_ack_out();
    void thread_INPUT_STREAM_V_strb_V_0_data_out();
    void thread_INPUT_STREAM_V_strb_V_0_load_A();
    void thread_INPUT_STREAM_V_strb_V_0_load_B();
    void thread_INPUT_STREAM_V_strb_V_0_sel();
    void thread_INPUT_STREAM_V_strb_V_0_state_cmp_full();
    void thread_INPUT_STREAM_V_strb_V_0_vld_in();
    void thread_INPUT_STREAM_V_strb_V_0_vld_out();
    void thread_INPUT_STREAM_V_user_V_0_ack_in();
    void thread_INPUT_STREAM_V_user_V_0_ack_out();
    void thread_INPUT_STREAM_V_user_V_0_data_out();
    void thread_INPUT_STREAM_V_user_V_0_load_A();
    void thread_INPUT_STREAM_V_user_V_0_load_B();
    void thread_INPUT_STREAM_V_user_V_0_sel();
    void thread_INPUT_STREAM_V_user_V_0_state_cmp_full();
    void thread_INPUT_STREAM_V_user_V_0_vld_in();
    void thread_INPUT_STREAM_V_user_V_0_vld_out();
    void thread_OUTPUT_STREAM_TDATA();
    void thread_OUTPUT_STREAM_TDATA_blk_n();
    void thread_OUTPUT_STREAM_TDEST();
    void thread_OUTPUT_STREAM_TID();
    void thread_OUTPUT_STREAM_TKEEP();
    void thread_OUTPUT_STREAM_TLAST();
    void thread_OUTPUT_STREAM_TSTRB();
    void thread_OUTPUT_STREAM_TUSER();
    void thread_OUTPUT_STREAM_TVALID();
    void thread_OUTPUT_STREAM_V_data_V_1_ack_in();
    void thread_OUTPUT_STREAM_V_data_V_1_ack_out();
    void thread_OUTPUT_STREAM_V_data_V_1_data_out();
    void thread_OUTPUT_STREAM_V_data_V_1_load_A();
    void thread_OUTPUT_STREAM_V_data_V_1_load_B();
    void thread_OUTPUT_STREAM_V_data_V_1_sel();
    void thread_OUTPUT_STREAM_V_data_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_V_data_V_1_vld_in();
    void thread_OUTPUT_STREAM_V_data_V_1_vld_out();
    void thread_OUTPUT_STREAM_V_dest_V_1_ack_in();
    void thread_OUTPUT_STREAM_V_dest_V_1_ack_out();
    void thread_OUTPUT_STREAM_V_dest_V_1_data_out();
    void thread_OUTPUT_STREAM_V_dest_V_1_load_A();
    void thread_OUTPUT_STREAM_V_dest_V_1_load_B();
    void thread_OUTPUT_STREAM_V_dest_V_1_sel();
    void thread_OUTPUT_STREAM_V_dest_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_V_dest_V_1_vld_in();
    void thread_OUTPUT_STREAM_V_dest_V_1_vld_out();
    void thread_OUTPUT_STREAM_V_id_V_1_ack_in();
    void thread_OUTPUT_STREAM_V_id_V_1_ack_out();
    void thread_OUTPUT_STREAM_V_id_V_1_data_out();
    void thread_OUTPUT_STREAM_V_id_V_1_load_A();
    void thread_OUTPUT_STREAM_V_id_V_1_load_B();
    void thread_OUTPUT_STREAM_V_id_V_1_sel();
    void thread_OUTPUT_STREAM_V_id_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_V_id_V_1_vld_in();
    void thread_OUTPUT_STREAM_V_id_V_1_vld_out();
    void thread_OUTPUT_STREAM_V_keep_V_1_ack_in();
    void thread_OUTPUT_STREAM_V_keep_V_1_ack_out();
    void thread_OUTPUT_STREAM_V_keep_V_1_data_out();
    void thread_OUTPUT_STREAM_V_keep_V_1_load_A();
    void thread_OUTPUT_STREAM_V_keep_V_1_load_B();
    void thread_OUTPUT_STREAM_V_keep_V_1_sel();
    void thread_OUTPUT_STREAM_V_keep_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_V_keep_V_1_vld_in();
    void thread_OUTPUT_STREAM_V_keep_V_1_vld_out();
    void thread_OUTPUT_STREAM_V_last_V_1_ack_in();
    void thread_OUTPUT_STREAM_V_last_V_1_ack_out();
    void thread_OUTPUT_STREAM_V_last_V_1_data_out();
    void thread_OUTPUT_STREAM_V_last_V_1_load_A();
    void thread_OUTPUT_STREAM_V_last_V_1_load_B();
    void thread_OUTPUT_STREAM_V_last_V_1_sel();
    void thread_OUTPUT_STREAM_V_last_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_V_last_V_1_vld_in();
    void thread_OUTPUT_STREAM_V_last_V_1_vld_out();
    void thread_OUTPUT_STREAM_V_strb_V_1_ack_in();
    void thread_OUTPUT_STREAM_V_strb_V_1_ack_out();
    void thread_OUTPUT_STREAM_V_strb_V_1_data_out();
    void thread_OUTPUT_STREAM_V_strb_V_1_load_A();
    void thread_OUTPUT_STREAM_V_strb_V_1_load_B();
    void thread_OUTPUT_STREAM_V_strb_V_1_sel();
    void thread_OUTPUT_STREAM_V_strb_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_V_strb_V_1_vld_in();
    void thread_OUTPUT_STREAM_V_strb_V_1_vld_out();
    void thread_OUTPUT_STREAM_V_user_V_1_ack_in();
    void thread_OUTPUT_STREAM_V_user_V_1_ack_out();
    void thread_OUTPUT_STREAM_V_user_V_1_data_out();
    void thread_OUTPUT_STREAM_V_user_V_1_load_A();
    void thread_OUTPUT_STREAM_V_user_V_1_load_B();
    void thread_OUTPUT_STREAM_V_user_V_1_sel();
    void thread_OUTPUT_STREAM_V_user_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_V_user_V_1_vld_in();
    void thread_OUTPUT_STREAM_V_user_V_1_vld_out();
    void thread_agg_result_a_ap_vld();
    void thread_agg_result_b_ap_vld();
    void thread_agg_result_c_ap_vld();
    void thread_agg_result_d_ap_vld();
    void thread_agg_result_e_ap_vld();
    void thread_agg_result_f_ap_vld();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state71();
    void thread_ap_CS_fsm_state72();
    void thread_ap_CS_fsm_state73();
    void thread_ap_block_state2();
    void thread_ap_block_state3_io();
    void thread_ap_block_state73();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_grp_fu_330_p1();
    void thread_in1Count_1_cast_fu_338_p1();
    void thread_in1Count_3_fu_268_p2();
    void thread_j_1_fu_315_p2();
    void thread_j_cast_fu_306_p1();
    void thread_r_V_2_fu_334_p1();
    void thread_r_V_fu_325_p0();
    void thread_r_V_fu_325_p1();
    void thread_r_V_fu_325_p10();
    void thread_r_V_fu_325_p2();
    void thread_rhs_V_fu_302_p1();
    void thread_tmp_1_fu_262_p2();
    void thread_tmp_4_fu_310_p2();
    void thread_tmp_fu_258_p0();
    void thread_tmp_fu_258_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
