0.6
2018.3
Dec  7 2018
00:33:28
D:/project_15/project_15.sim/sim_2/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/project_15/project_15.srcs/sim_2/new/testbench.v,1714279410,verilog,,,,tb_safe,,,,,,,,
D:/project_15/project_15.srcs/sources_1/new/evm.v,1714242062,verilog,,D:/project_15/project_15.srcs/sim_2/new/testbench.v,,clk_fast;digital_Safe;display;encoder,,,,,,,,
