# Entity: asic_clkand2

- **File**: asic_clkand2.v
## Diagram

![Diagram](asic_clkand2.svg "Diagram")
## Description

#############################################################################
# Function: 2 Input Clock And Gate                                          #
# Copyright: OH Project Authors. ALl rights Reserved.                       #
# License:  MIT (see LICENSE file in OH repository)                         #
#############################################################################

## Generics

| Generic name | Type | Value     | Description |
| ------------ | ---- | --------- | ----------- |
| PROP         |      | "DEFAULT" |             |
## Ports

| Port name | Direction | Type | Description |
| --------- | --------- | ---- | ----------- |
| a         | input     |      |             |
| b         | input     |      |             |
| z         | output    |      |             |
