{
  "creator": "Yosys 0.33 (git sha1 2584903a060)",
  "modules": {
    "and_gate": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_f717e7f6af3c45d290dfeaa3ca5e6bb3.v:1.1-3.14"
      },
      "ports": {
        "gate_output": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "tetR": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "lacI": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$abc$80$auto$blifparse.cc:386:parse_blif$81": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 5 ]
          }
        },
        "$abc$80$auto$blifparse.cc:386:parse_blif$82": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$abc$80$auto$blifparse.cc:386:parse_blif$83": {
          "hide_name": 1,
          "type": "$_NOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 6 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$abc$80$new_n4_": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$abc$80$new_n5_": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "gate_output": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_f717e7f6af3c45d290dfeaa3ca5e6bb3.v:1.24-1.35"
          }
        },
        "lacI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_f717e7f6af3c45d290dfeaa3ca5e6bb3.v:1.49-1.53"
          }
        },
        "tetR": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_f717e7f6af3c45d290dfeaa3ca5e6bb3.v:1.43-1.47"
          }
        }
      }
    }
  }
}
