#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  1 08:28:53 2018
# Process ID: 6160
# Current directory: D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14740 D:\D_Strabi\D Dokumentumai\BME\MikrorendszerekTevezese\HF\K-gy-j-t-k\ddr3_dma\ddr3_dma.xpr
# Log file: D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/vivado.log
# Journal file: D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.xpr}
update_compile_order -fileset sources_1
open_bd_design {D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd}
create_bd_cell -type module -reference vgaSync vgaSync_1
save_bd_design
delete_bd_objs [get_bd_cells vgaSync_0]
delete_bd_objs [get_bd_cells vgaSync_1]
save_bd_design
create_bd_cell -type module -reference vgaSync vgaSync_0
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_cells vgaSync_0]
save_bd_design
create_bd_cell -type module -reference vgaSync vgaSync_0
delete_bd_objs [get_bd_cells vgaSync_0]
save_bd_design
create_bd_cell -type module -reference vgaSync vgaSync_0
save_bd_design
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_cells vgaSync_0]
update_compile_order -fileset sources_1
save_bd_design
import_files -norecurse {{D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/VGA_Control.v}}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference vgaSync vgaSync_0
update_module_reference cpu_system_vgaSync_0_4
update_compile_order -fileset sources_1
set_property location {6 2139 206} [get_bd_cells vgaSync_0]
set_property location {4 1460 -37} [get_bd_cells vgaSync_0]
set_property location {4 1510 75} [get_bd_cells vgaSync_0]
set_property location {4 1558 33} [get_bd_cells vgaSync_0]
save_bd_design
connect_bd_net [get_bd_pins vgaSync_0/rst] [get_bd_pins rst_mig_7series_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins vgaSync_0/clk] [get_bd_pins mig_7series_0/ui_clk]
connect_bd_net [get_bd_pins fifo_generator_0/m_axis_tdata] [get_bd_pins vgaSync_0/wdata]
connect_bd_net [get_bd_pins fifo_generator_0/m_axis_tvalid] [get_bd_pins vgaSync_0/wvalid]
connect_bd_net [get_bd_pins fifo_generator_0/m_axis_tlast] [get_bd_pins vgaSync_0/wlast]
connect_bd_net [get_bd_pins fifo_generator_0/m_axis_tready] [get_bd_pins vgaSync_0/wready]
startgroup
make_bd_pins_external  [get_bd_pins vgaSync_0/rout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vgaSync_0/gout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vgaSync_0/bout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vgaSync_0/hs]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vgaSync_0/vs]
endgroup
save_bd_design
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1} CONFIG.TSTRB_WIDTH {1} CONFIG.TKEEP_WIDTH {1}] [get_bd_cells fifo_generator_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {8}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
save_bd_design
reset_run cpu_system_axi_dma_0_0_synth_1
reset_run cpu_system_fifo_generator_0_0_synth_1
reset_run synth_1
update_module_reference {cpu_system_vgaSync_0_1 cpu_system_vgaSync_0_2}
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
open_bd_design {D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd}
delete_bd_objs [get_bd_nets vgaSync_0_rout]
startgroup
create_bd_port -dir O -from 1 -to 0 rout
connect_bd_net [get_bd_pins /vgaSync_0/rout] [get_bd_ports rout]
endgroup
delete_bd_objs [get_bd_ports rout_0]
delete_bd_objs [get_bd_nets vgaSync_0_gout] [get_bd_ports gout_0]
delete_bd_objs [get_bd_nets vgaSync_0_bout] [get_bd_ports bout_0]
delete_bd_objs [get_bd_nets vgaSync_0_hs] [get_bd_ports hs_0]
delete_bd_objs [get_bd_nets vgaSync_0_vs] [get_bd_ports vs_0]
startgroup
create_bd_port -dir O -from 1 -to 0 gout
connect_bd_net [get_bd_pins /vgaSync_0/gout] [get_bd_ports gout]
endgroup
startgroup
create_bd_port -dir O -from 1 -to 0 bout
connect_bd_net [get_bd_pins /vgaSync_0/bout] [get_bd_ports bout]
endgroup
startgroup
create_bd_port -dir O hs
connect_bd_net [get_bd_pins /vgaSync_0/hs] [get_bd_ports hs]
endgroup
startgroup
create_bd_port -dir O vs
connect_bd_net [get_bd_pins /vgaSync_0/vs] [get_bd_ports vs]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
