

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Tue Feb  3 15:42:03 2026

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     8                           	psect	text2,local,class=CODE,space=0,merge=1,delta=2
     9                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    10                           	dabs	1,0x7E,2
    11     0000                     
    12                           ; Generated 12/10/2023 GMT
    13                           ; 
    14                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution. Publication is not required when
    28                           ;        this file is used in an embedded application.
    29                           ; 
    30                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    31                           ;        software without specific prior written permission.
    32                           ; 
    33                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    34                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    35                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    36                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    37                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    38                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    39                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    40                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    41                           ; 
    42                           ; 
    43                           ; Code-generator required, PIC16F877A Definitions
    44                           ; 
    45                           ; SFR Addresses
    46     0004                     fsr             equ	4
    47     0004                     fsr0            equ	4
    48     0000                     indf            equ	0
    49     0000                     indf0           equ	0
    50     0002                     pc              equ	2
    51     0002                     pcl             equ	2
    52     000A                     pclath          equ	10
    53     0003                     status          equ	3
    54     0000                     INDF            equ	0	;# 
    55     0001                     TMR0            equ	1	;# 
    56     0002                     PCL             equ	2	;# 
    57     0003                     STATUS          equ	3	;# 
    58     0004                     FSR             equ	4	;# 
    59     0005                     PORTA           equ	5	;# 
    60     0006                     PORTB           equ	6	;# 
    61     0007                     PORTC           equ	7	;# 
    62     0008                     PORTD           equ	8	;# 
    63     0009                     PORTE           equ	9	;# 
    64     000A                     PCLATH          equ	10	;# 
    65     000B                     INTCON          equ	11	;# 
    66     000C                     PIR1            equ	12	;# 
    67     000D                     PIR2            equ	13	;# 
    68     000E                     TMR1            equ	14	;# 
    69     000E                     TMR1L           equ	14	;# 
    70     000F                     TMR1H           equ	15	;# 
    71     0010                     T1CON           equ	16	;# 
    72     0011                     TMR2            equ	17	;# 
    73     0012                     T2CON           equ	18	;# 
    74     0013                     SSPBUF          equ	19	;# 
    75     0014                     SSPCON          equ	20	;# 
    76     0015                     CCPR1           equ	21	;# 
    77     0015                     CCPR1L          equ	21	;# 
    78     0016                     CCPR1H          equ	22	;# 
    79     0017                     CCP1CON         equ	23	;# 
    80     0018                     RCSTA           equ	24	;# 
    81     0019                     TXREG           equ	25	;# 
    82     001A                     RCREG           equ	26	;# 
    83     001B                     CCPR2           equ	27	;# 
    84     001B                     CCPR2L          equ	27	;# 
    85     001C                     CCPR2H          equ	28	;# 
    86     001D                     CCP2CON         equ	29	;# 
    87     001E                     ADRESH          equ	30	;# 
    88     001F                     ADCON0          equ	31	;# 
    89     0081                     OPTION_REG      equ	129	;# 
    90     0085                     TRISA           equ	133	;# 
    91     0086                     TRISB           equ	134	;# 
    92     0087                     TRISC           equ	135	;# 
    93     0088                     TRISD           equ	136	;# 
    94     0089                     TRISE           equ	137	;# 
    95     008C                     PIE1            equ	140	;# 
    96     008D                     PIE2            equ	141	;# 
    97     008E                     PCON            equ	142	;# 
    98     0091                     SSPCON2         equ	145	;# 
    99     0092                     PR2             equ	146	;# 
   100     0093                     SSPADD          equ	147	;# 
   101     0094                     SSPSTAT         equ	148	;# 
   102     0098                     TXSTA           equ	152	;# 
   103     0099                     SPBRG           equ	153	;# 
   104     009C                     CMCON           equ	156	;# 
   105     009D                     CVRCON          equ	157	;# 
   106     009E                     ADRESL          equ	158	;# 
   107     009F                     ADCON1          equ	159	;# 
   108     010C                     EEDATA          equ	268	;# 
   109     010D                     EEADR           equ	269	;# 
   110     010E                     EEDATH          equ	270	;# 
   111     010F                     EEADRH          equ	271	;# 
   112     018C                     EECON1          equ	396	;# 
   113     018D                     EECON2          equ	397	;# 
   114     0000                     INDF            equ	0	;# 
   115     0001                     TMR0            equ	1	;# 
   116     0002                     PCL             equ	2	;# 
   117     0003                     STATUS          equ	3	;# 
   118     0004                     FSR             equ	4	;# 
   119     0005                     PORTA           equ	5	;# 
   120     0006                     PORTB           equ	6	;# 
   121     0007                     PORTC           equ	7	;# 
   122     0008                     PORTD           equ	8	;# 
   123     0009                     PORTE           equ	9	;# 
   124     000A                     PCLATH          equ	10	;# 
   125     000B                     INTCON          equ	11	;# 
   126     000C                     PIR1            equ	12	;# 
   127     000D                     PIR2            equ	13	;# 
   128     000E                     TMR1            equ	14	;# 
   129     000E                     TMR1L           equ	14	;# 
   130     000F                     TMR1H           equ	15	;# 
   131     0010                     T1CON           equ	16	;# 
   132     0011                     TMR2            equ	17	;# 
   133     0012                     T2CON           equ	18	;# 
   134     0013                     SSPBUF          equ	19	;# 
   135     0014                     SSPCON          equ	20	;# 
   136     0015                     CCPR1           equ	21	;# 
   137     0015                     CCPR1L          equ	21	;# 
   138     0016                     CCPR1H          equ	22	;# 
   139     0017                     CCP1CON         equ	23	;# 
   140     0018                     RCSTA           equ	24	;# 
   141     0019                     TXREG           equ	25	;# 
   142     001A                     RCREG           equ	26	;# 
   143     001B                     CCPR2           equ	27	;# 
   144     001B                     CCPR2L          equ	27	;# 
   145     001C                     CCPR2H          equ	28	;# 
   146     001D                     CCP2CON         equ	29	;# 
   147     001E                     ADRESH          equ	30	;# 
   148     001F                     ADCON0          equ	31	;# 
   149     0081                     OPTION_REG      equ	129	;# 
   150     0085                     TRISA           equ	133	;# 
   151     0086                     TRISB           equ	134	;# 
   152     0087                     TRISC           equ	135	;# 
   153     0088                     TRISD           equ	136	;# 
   154     0089                     TRISE           equ	137	;# 
   155     008C                     PIE1            equ	140	;# 
   156     008D                     PIE2            equ	141	;# 
   157     008E                     PCON            equ	142	;# 
   158     0091                     SSPCON2         equ	145	;# 
   159     0092                     PR2             equ	146	;# 
   160     0093                     SSPADD          equ	147	;# 
   161     0094                     SSPSTAT         equ	148	;# 
   162     0098                     TXSTA           equ	152	;# 
   163     0099                     SPBRG           equ	153	;# 
   164     009C                     CMCON           equ	156	;# 
   165     009D                     CVRCON          equ	157	;# 
   166     009E                     ADRESL          equ	158	;# 
   167     009F                     ADCON1          equ	159	;# 
   168     010C                     EEDATA          equ	268	;# 
   169     010D                     EEADR           equ	269	;# 
   170     010E                     EEDATH          equ	270	;# 
   171     010F                     EEADRH          equ	271	;# 
   172     018C                     EECON1          equ	396	;# 
   173     018D                     EECON2          equ	397	;# 
   174     0019                     _TXREG          set	25
   175     0018                     _RCSTA          set	24
   176     0028                     _RA0            set	40
   177     0064                     _TXIF           set	100
   178     0098                     _TXSTA          set	152
   179     0099                     _SPBRG          set	153
   180     0428                     _TRISA0         set	1064
   181     043F                     _TRISC7         set	1087
   182     043E                     _TRISC6         set	1086
   183                           
   184                           	psect	cinit
   185     07FC                     start_initialization:	
   186                           ; #config settings
   187                           
   188     07FC                     __initialization:
   189     07FC                     end_of_initialization:	
   190                           ;End of C runtime variable initialization code
   191                           
   192     07FC                     __end_of__initialization:
   193     07FC  0183               	clrf	3
   194     07FD  120A  118A  2FD7   	ljmp	_main	;jump to C main() function
   195                           
   196                           	psect	cstackCOMMON
   197     0070                     __pcstackCOMMON:
   198     0070                     ?_UART_Init:
   199     0070                     ?_UART_Write:	
   200                           ; 1 bytes @ 0x0
   201                           
   202     0070                     ?_main:	
   203                           ; 1 bytes @ 0x0
   204                           
   205     0070                     UART_Write@data:	
   206                           ; 1 bytes @ 0x0
   207                           
   208     0070                     ??_UART_Init:	
   209                           ; 1 bytes @ 0x0
   210                           
   211     0070                     ??_UART_Write:	
   212                           ; 1 bytes @ 0x0
   213                           
   214                           
   215                           ; 1 bytes @ 0x0
   216     0070                     	ds	1
   217     0071                     ??_main:
   218                           
   219                           ; 1 bytes @ 0x1
   220     0071                     	ds	3
   221                           
   222                           	psect	maintext
   223     07D7                     __pmaintext:	
   224 ;;
   225 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   226 ;;
   227 ;; *************** function _main *****************
   228 ;; Defined at:
   229 ;;		line 29 in file "master_pic.c"
   230 ;; Parameters:    Size  Location     Type
   231 ;;		None
   232 ;; Auto vars:     Size  Location     Type
   233 ;;		None
   234 ;; Return value:  Size  Location     Type
   235 ;;                  1    wreg      void 
   236 ;; Registers used:
   237 ;;		wreg, status,2, status,0, pclath, cstack
   238 ;; Tracked objects:
   239 ;;		On entry : B00/0
   240 ;;		On exit  : 0/0
   241 ;;		Unchanged: 0/0
   242 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   243 ;;      Params:         0       0       0       0       0
   244 ;;      Locals:         0       0       0       0       0
   245 ;;      Temps:          3       0       0       0       0
   246 ;;      Totals:         3       0       0       0       0
   247 ;;Total ram usage:        3 bytes
   248 ;; Hardware stack levels required when called: 1
   249 ;; This function calls:
   250 ;;		_UART_Init
   251 ;;		_UART_Write
   252 ;; This function is called by:
   253 ;;		Startup code after reset
   254 ;; This function uses a non-reentrant model
   255 ;;
   256                           
   257     07D7                     _main:	
   258                           ;psect for function _main
   259                           
   260     07D7                     l588:	
   261                           ;incstack = 0
   262                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   263                           
   264     07D7  1683               	bsf	3,5	;RP0=1, select bank1
   265     07D8  1303               	bcf	3,6	;RP1=0, select bank1
   266     07D9  1405               	bsf	5,0	;volatile
   267     07DA                     l590:
   268     07DA  120A  118A  27CA  120A  118A  	fcall	_UART_Init
   269     07DF                     l592:
   270     07DF  1283               	bcf	3,5	;RP0=0, select bank0
   271     07E0  1303               	bcf	3,6	;RP1=0, select bank0
   272     07E1  1805               	btfsc	5,0	;volatile
   273     07E2  2FE4               	goto	u21
   274     07E3  2FE5               	goto	u20
   275     07E4                     u21:
   276     07E4  2FDF               	goto	l592
   277     07E5                     u20:
   278     07E5                     l594:
   279     07E5  3041               	movlw	65
   280     07E6  120A  118A  27C0  120A  118A  	fcall	_UART_Write
   281     07EB                     l596:
   282     07EB  300D               	movlw	13
   283     07EC  00F3               	movwf	??_main+2
   284     07ED  30AF               	movlw	175
   285     07EE  00F2               	movwf	??_main+1
   286     07EF  30B6               	movlw	182
   287     07F0  00F1               	movwf	??_main
   288     07F1                     u37:
   289     07F1  0BF1               	decfsz	??_main,f
   290     07F2  2FF1               	goto	u37
   291     07F3  0BF2               	decfsz	??_main+1,f
   292     07F4  2FF1               	goto	u37
   293     07F5  0BF3               	decfsz	??_main+2,f
   294     07F6  2FF1               	goto	u37
   295     07F7  0000               	nop
   296     07F8  2FDF               	goto	l592
   297     07F9  120A  118A  2800   	ljmp	start
   298     07FC                     __end_of_main:
   299                           
   300                           	psect	text1
   301     07C0                     __ptext1:	
   302 ;; *************** function _UART_Write *****************
   303 ;; Defined at:
   304 ;;		line 24 in file "master_pic.c"
   305 ;; Parameters:    Size  Location     Type
   306 ;;  data            1    wreg     unsigned char 
   307 ;; Auto vars:     Size  Location     Type
   308 ;;  data            1    0[COMMON] unsigned char 
   309 ;; Return value:  Size  Location     Type
   310 ;;                  1    wreg      void 
   311 ;; Registers used:
   312 ;;		wreg
   313 ;; Tracked objects:
   314 ;;		On entry : 0/0
   315 ;;		On exit  : 0/0
   316 ;;		Unchanged: 0/0
   317 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   318 ;;      Params:         0       0       0       0       0
   319 ;;      Locals:         1       0       0       0       0
   320 ;;      Temps:          0       0       0       0       0
   321 ;;      Totals:         1       0       0       0       0
   322 ;;Total ram usage:        1 bytes
   323 ;; Hardware stack levels used: 1
   324 ;; This function calls:
   325 ;;		Nothing
   326 ;; This function is called by:
   327 ;;		_main
   328 ;; This function uses a non-reentrant model
   329 ;;
   330                           
   331     07C0                     _UART_Write:	
   332                           ;psect for function _UART_Write
   333                           
   334                           
   335                           ;incstack = 0
   336                           ; Regs used in _UART_Write: [wreg]
   337                           ;UART_Write@data stored from wreg
   338     07C0  00F0               	movwf	UART_Write@data
   339     07C1                     l584:
   340     07C1                     l26:
   341     07C1  1283               	bcf	3,5	;RP0=0, select bank0
   342     07C2  1303               	bcf	3,6	;RP1=0, select bank0
   343     07C3  1E0C               	btfss	12,4	;volatile
   344     07C4  2FC6               	goto	u11
   345     07C5  2FC7               	goto	u10
   346     07C6                     u11:
   347     07C6  2FC1               	goto	l26
   348     07C7                     u10:
   349     07C7                     l586:
   350     07C7  0870               	movf	UART_Write@data,w
   351     07C8  0099               	movwf	25	;volatile
   352     07C9                     l29:
   353     07C9  0008               	return
   354     07CA                     __end_of_UART_Write:
   355                           
   356                           	psect	text2
   357     07CA                     __ptext2:	
   358 ;; *************** function _UART_Init *****************
   359 ;; Defined at:
   360 ;;		line 16 in file "master_pic.c"
   361 ;; Parameters:    Size  Location     Type
   362 ;;		None
   363 ;; Auto vars:     Size  Location     Type
   364 ;;		None
   365 ;; Return value:  Size  Location     Type
   366 ;;                  1    wreg      void 
   367 ;; Registers used:
   368 ;;		None
   369 ;; Tracked objects:
   370 ;;		On entry : 0/0
   371 ;;		On exit  : 0/0
   372 ;;		Unchanged: 0/0
   373 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   374 ;;      Params:         0       0       0       0       0
   375 ;;      Locals:         0       0       0       0       0
   376 ;;      Temps:          0       0       0       0       0
   377 ;;      Totals:         0       0       0       0       0
   378 ;;Total ram usage:        0 bytes
   379 ;; Hardware stack levels used: 1
   380 ;; This function calls:
   381 ;;		Nothing
   382 ;; This function is called by:
   383 ;;		_main
   384 ;; This function uses a non-reentrant model
   385 ;;
   386                           
   387     07CA                     _UART_Init:	
   388                           ;psect for function _UART_Init
   389                           
   390     07CA                     l582:	
   391                           ;incstack = 0
   392                           ; Regs used in _UART_Init: []
   393                           
   394                           
   395                           ;master_pic.c: 17:     while (1) {
   396     07CA  1683               	bsf	3,5	;RP0=1, select bank1
   397     07CB  1303               	bcf	3,6	;RP1=0, select bank1
   398     07CC  1307               	bcf	7,6	;volatile
   399                           
   400                           ;master_pic.c: 18:         if (RA0 == 0) {
   401     07CD  1787               	bsf	7,7	;volatile
   402                           
   403                           ;master_pic.c: 19:             UART_Write('A');
   404     07CE  3081               	movlw	129
   405     07CF  0099               	movwf	25	;volatile
   406                           
   407                           ;master_pic.c: 20:             _delay((unsigned long)((500)*(20000000/4000.0)));
   408     07D0  3024               	movlw	36
   409     07D1  0098               	movwf	24	;volatile
   410                           
   411                           ;master_pic.c: 21:         }
   412     07D2  3090               	movlw	144
   413     07D3  1283               	bcf	3,5	;RP0=0, select bank0
   414     07D4  1303               	bcf	3,6	;RP1=0, select bank0
   415     07D5  0098               	movwf	24	;volatile
   416     07D6                     l23:
   417     07D6  0008               	return
   418     07D7                     __end_of_UART_Init:
   419     0002                     ___latbits      equ	2
   420     007E                     btemp           set	126	;btemp
   421     007E                     btemp0          set	126
   422     007F                     btemp1          set	127
   423     007E                     wtemp0          set	126
   424     007F                     wtemp0a         set	127
   425     007F                     ttemp0a         set	127
   426     0080                     ltemp0a         set	128
   427                           
   428                           	psect	config
   429                           
   430                           ;Config register CONFIG @ 0x2007
   431                           ;	Oscillator Selection bits
   432                           ;	FOSC = HS, HS oscillator
   433                           ;	Watchdog Timer Enable bit
   434                           ;	WDTE = OFF, WDT disabled
   435                           ;	Power-up Timer Enable bit
   436                           ;	PWRTE = OFF, PWRT disabled
   437                           ;	Brown-out Reset Enable bit
   438                           ;	BOREN = OFF, BOR disabled
   439                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   440                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   441                           ;	Data EEPROM Memory Code Protection bit
   442                           ;	CPD = OFF, Data EEPROM code protection off
   443                           ;	Flash Program Memory Write Enable bits
   444                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
   445                           ;	In-Circuit Debugger Mode bit
   446                           ;	DEBUG = 0x1, unprogrammed default
   447                           ;	Flash Program Memory Code Protection bit
   448                           ;	CP = OFF, Code protection off
   449     2007                     	org	8199
   450     2007  3F3A               	dw	16186

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      4       4
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _main->_UART_Write

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0      15
                                              1 COMMON     3     3      0
                          _UART_Init
                         _UART_Write
 ---------------------------------------------------------------------------------
 (1) _UART_Write                                           1     1      0      15
                                              0 COMMON     1     1      0
 ---------------------------------------------------------------------------------
 (1) _UART_Init                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _UART_Init
   _UART_Write

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      4       4     28.6%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       4      0.0%


Microchip Technology PIC Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Tue Feb  3 15:42:03 2026

                     l23 07D6                       l26 07C1                       l29 07C9  
                     u10 07C7                       u11 07C6                       u20 07E5  
                     u21 07E4                       u37 07F1                      l582 07CA  
                    l590 07DA                      l584 07C1                      l592 07DF  
                    l586 07C7                      l594 07E5                      l596 07EB  
                    l588 07D7                      _RA0 0028                     _TXIF 0064  
                   _main 07D7                     btemp 007E                     start 0000  
                  ?_main 0070                    _RCSTA 0018                    _SPBRG 0099  
                  _TXREG 0019                    _TXSTA 0098              ?_UART_Write 0070  
                  btemp0 007E                    btemp1 007F                    status 0003  
                  wtemp0 007E          __initialization 07FC             __end_of_main 07FC  
                 ??_main 0071                   _TRISA0 0428                   _TRISC6 043E  
                 _TRISC7 043F        __end_of_UART_Init 07D7                   ltemp0a 0080  
                 ttemp0a 007F                   wtemp0a 007F  __end_of__initialization 07FC  
         __pcstackCOMMON 0070               __pmaintext 07D7             ??_UART_Write 0070  
     __end_of_UART_Write 07CA                  __ptext1 07C0                  __ptext2 07CA  
   end_of_initialization 07FC                _UART_Init 07CA           UART_Write@data 0070  
             ?_UART_Init 0070      start_initialization 07FC                ___latbits 0002  
            ??_UART_Init 0070               _UART_Write 07C0  
