// Seed: 3260242292
module module_0 #(
    parameter id_1 = 32'd34,
    parameter id_2 = 32'd78,
    parameter id_3 = 32'd67
) (
    input logic _id_1
);
  initial
    if (1)
      if (1) id_1 <= id_2;
      else id_2 <= id_1[id_2*id_1];
    else id_2 <= 1;
  type_9(
      .id_0(id_3),
      .id_1((1)),
      .id_2((id_1[id_3 : id_3[1'b0 : 1]])),
      .id_3(id_1),
      .id_4(id_1),
      .id_5(id_3),
      .id_6(id_3),
      .id_7(1),
      .id_8(1'b0),
      .id_9(1),
      .id_10(id_1),
      .id_11(SystemTFIdentifier(id_3)),
      .id_12(id_4 + 1'b0)
  ); type_10(
      id_2[id_2] && 1
  );
  logic id_5, id_6;
  assign id_3[1] = 1;
  logic id_7 = id_7;
endmodule
