   10.240028] RTW: start auth
[   10.244579] RTW: auth success, start assoc
[   10.249769] RTW: assoc success
[   10.249860] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.251349] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.251361] RTW: mac_id : 0
[   10.251366] RTW: wireless_mode : 0x0b
[   10.251371] RTW: mimo_type : 0
[   10.251377] RTW: static smps : N
[   10.251383] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.251389] RTW: rate_id : 3
[   10.251395] RTW: rssi : -1 (%), rssi_level : 0
[   10.251401] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.251407] RTW: disable_ra : N, disable_pt : N
[   10.251412] RTW: is_noisy : N
[   10.251417] RTW: txrx_state : 0
[   10.251424] RTW: curr_tx_rate : CCK_1M (L)
[   10.251429] RTW: curr_tx_bw : 20MHz
[   10.251435] RTW: curr_retry_ratio : 0
[   10.251441] RTW: ra_mask : 0x00000000000fffff
[   10.251441] 
[   10.253768] RTW: recv eapol packet 1/4
[   10.254929] RTW: send eapol packet 2/4
[   10.261107] RTW: recv eapol packet 3/4
[   10.261475] RTW: send eapol packet 4/4
[   10.262649] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.262945] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   12.015373] codec_codec_ctl: set repaly channel...
[   12.015410] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   12.015417] codec_codec_ctl: set sample rate...
[   12.015521] codec_codec_ctl: set device...
[   12.249191] codec_set_device: set device: speaker...
[  326.995234] ISP Register Monitor v1.3 initializing
[  326.995372] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[  327.022765] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[  327.024461] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[  327.024603] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[  331.210239] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  331.212729] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  331.212747] *** PROBE: ISP device allocated successfully: 80490000 ***
[  331.212763] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  331.212769] *** PROBE: ISP device mutex and spinlock initialized ***
[  331.212776] *** PROBE: Event callback structure initialized at 0x85f63380 (offset 0xc from isp_dev) ***
[  331.212787] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  331.212795] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  331.212801] *** PROBE: Platform data: c06b4440 ***
[  331.212806] *** PROBE: Platform data validation passed ***
[  331.212811] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  331.212818] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  331.212823] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  331.212829] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  331.212835] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  331.236505] All ISP subdev platform drivers registered successfully
[  331.239027] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  331.239041] *** Registering platform device 0 from platform data ***
[  331.243781] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  331.243797] *** tx_isp_subdev_init: pdev=c06b4120, sd=85217800, ops=c06b4740 ***
[  331.243803] *** tx_isp_subdev_init: ourISPdev=80490000 ***
[  331.243811] *** tx_isp_subdev_init: ops=c06b4740, ops->core=c06b4774 ***
[  331.243817] *** tx_isp_subdev_init: ops->core->init=c066b218 ***
[  331.243824] *** tx_isp_subdev_init: Set sd->dev=c06b4130, sd->pdev=c06b4120 ***
[  331.243831] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  331.243837] tx_isp_module_init: Module initialized for isp-w00
[  331.243843] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  331.243849] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[  331.243856] tx_isp_subdev_init: platform_get_resource returned c06b4218 for device isp-w00
[  331.243864] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  331.243873] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  331.243880] isp_subdev_init_clks: Using platform data clock arrays: c06b4208
[  331.243886] isp_subdev_init_clks: Using platform data clock configs
[  331.243893] Platform data clock[0]: name=cgu_isp, rate=100000000
[  331.243905] Clock cgu_isp: set rate 100000000 Hz, result=0
[  331.243912] Clock cgu_isp enabled successfully
[  331.243919] Platform data clock[1]: name=isp, rate=65535
[  331.243927] Clock isp enabled successfully
[  331.246407] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[  331.246422] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  331.246431] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[  331.246441] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[  331.246451] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[  331.246461] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[  331.246474] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[  331.246483] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[  331.246493] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[  331.246503] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  331.246513] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  331.246523] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[  331.246532] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[  331.246541] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[  331.246551] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[  331.246561] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[  331.246570] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[  331.246579] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[  331.246589] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[  331.246600] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[  331.246609] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[  331.248493] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[  331.248509] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  331.248520] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[  331.248529] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[  331.248538] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[  331.248548] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  331.248558] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  331.248568] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  331.248593] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  331.248603] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[  331.248614] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  331.248623] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[  331.248635] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[  331.248645] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[  331.248654] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[  331.248663] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[  331.248673] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[  331.248682] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[  331.248693] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[  331.248702] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[  331.248955] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[  331.248965] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  331.248975] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  331.248984] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  331.248993] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[  331.249003] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  331.249013] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  331.249023] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  331.249032] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[  331.249041] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  331.249051] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  331.249060] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[  331.249070] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[  331.249079] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[  331.249089] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[  331.249099] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[  331.249109] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  331.249119] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  331.249129] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  331.249138] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[  331.249147] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[  331.266305] CPM clock gates configured
[  331.266319] isp_subdev_init_clks: Successfully initialized 2 clocks
[  331.266329] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4120, sd=85217800, ourISPdev=80490000 ***
[  331.266337] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80490000 ***
[  331.266343] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  331.266349] *** DEBUG: About to check device name matches ***
[  331.266355] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  331.266362] *** LINKED CSI device: 85217800, regs: b0022000 ***
[  331.266369] *** CSI PROBE: Set dev_priv to csi_dev 85217800 AFTER subdev_init ***
[  331.266375] *** CSI PROBE: Set host_priv to csi_dev 85217800 AFTER subdev_init ***
[  331.266382] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  331.266389] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  331.266410] *** Platform device 0 (isp-w00) registered successfully ***
[  331.266417] *** Registering platform device 1 from platform data ***
[  331.268935] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  331.268951] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  331.268957] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  331.268963] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  331.268971] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  331.268976] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  331.268982] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  331.268988] *** VIC will operate in FULL mode with complete buffer operations ***
[  331.268994] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  331.269001] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  331.269007] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  331.269013] *** VIC PROBE: Stored vic_dev pointer 85f40000 in subdev dev_priv ***
[  331.269019] *** VIC PROBE: Set host_priv to vic_dev 85f40000 for Binary Ninja compatibility ***
[  331.269025] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[  331.269033] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  331.269041] *** tx_isp_subdev_init: pdev=c06b4238, sd=85f40000, ops=c06b46c0 ***
[  331.269047] *** tx_isp_subdev_init: ourISPdev=80490000 ***
[  331.269054] *** tx_isp_subdev_init: ops=c06b46c0, ops->core=c06b46dc ***
[  331.269061] *** tx_isp_subdev_init: ops->core->init=c0680cf4 ***
[  331.269067] *** tx_isp_subdev_init: Set sd->dev=c06b4248, sd->pdev=c06b4238 ***
[  331.269074] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  331.269080] tx_isp_module_init: Module initialized for isp-w02
[  331.269086] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  331.269095] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  331.269101] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  331.269111] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c06738b8, thread=c0666584, flags=0x80, name=isp-w02, dev_id=80490000) ***
[  331.269120] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c06738b8, thread=c0666584 ***
[  331.276357] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  331.276369] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  331.276376] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  331.276385] tx_isp_subdev_init: platform_get_resource returned c06b4330 for device isp-w02
[  331.276393] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  331.276403] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  331.276409] isp_subdev_init_clks: Using platform data clock arrays: c06b4320
[  331.276416] isp_subdev_init_clks: Using platform data clock configs
[  331.276423] Platform data clock[0]: name=cgu_isp, rate=100000000
[  331.276433] Clock cgu_isp: set rate 100000000 Hz, result=0
[  331.276439] Clock cgu_isp enabled successfully
[  331.276445] Platform data clock[1]: name=isp, rate=65535
[  331.276453] Clock isp enabled successfully
[  331.305363] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  331.305378] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[  331.305387] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[  331.305397] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[  331.305409] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[  331.305419] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[  331.305429] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[  331.305438] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[  331.305451] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  331.305460] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  331.305469] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  331.305479] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[  331.305488] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  331.305497] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  331.305527] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  331.305537] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  331.305546] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  331.305555] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  331.305565] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  331.305574] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[  331.305584] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  331.305593] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  331.305603] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  331.305612] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  331.305621] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[  331.305631] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[  331.305641] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[  331.305657] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[  331.305666] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[  331.305675] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[  331.306303] CPM clock gates configured
[  331.306311] isp_subdev_init_clks: Successfully initialized 2 clocks
[  331.306321] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4238, sd=85f40000, ourISPdev=80490000 ***
[  331.306329] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80490000 ***
[  331.306335] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  331.306340] *** DEBUG: About to check device name matches ***
[  331.306345] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  331.306352] *** DEBUG: Retrieved vic_dev from subdev data: 85f40000 ***
[  331.306358] *** DEBUG: About to set ourISPdev->vic_dev = 85f40000 ***
[  331.306364] *** DEBUG: ourISPdev before linking: 80490000 ***
[  331.306370] *** DEBUG: ourISPdev->vic_dev set to: 85f40000 ***
[  331.306376] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  331.306382] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  331.306388] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  331.306396] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  331.306401] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  331.306407] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  331.306413] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  331.306433] *** Platform device 1 (isp-w02) registered successfully ***
[  331.306439] *** Registering platform device 2 from platform data ***
[  331.316521] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  331.316537] *** tx_isp_subdev_init: pdev=c06b4048, sd=84cda000, ops=c06b55a4 ***
[  331.316543] *** tx_isp_subdev_init: ourISPdev=80490000 ***
[  331.316550] *** tx_isp_subdev_init: ops=c06b55a4, ops->core=c06b55c4 ***
[  331.316557] *** tx_isp_subdev_init: ops->core->init=c068cd84 ***
[  331.316563] *** tx_isp_subdev_init: Set sd->dev=c06b4058, sd->pdev=c06b4048 ***
[  331.316570] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b55a4 ***
[  331.316577] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b4740 ***
[  331.316583] tx_isp_module_init: Module initialized for isp-w01
[  331.316589] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  331.316597] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4048, sd=84cda000, ourISPdev=80490000 ***
[  331.316605] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80490000 ***
[  331.316611] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  331.316616] *** DEBUG: About to check device name matches ***
[  331.316622] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  331.316628] *** LINKED VIN device: 84cda000 ***
[  331.316635] *** VIN SUBDEV OPS CONFIGURED: core=c06b55c4, video=c06b55b8, s_stream=c068cf7c ***
[  331.316643] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  331.316649] *** VIN PROBE: Set dev_priv to vin_dev 84cda000 AFTER subdev_init ***
[  331.316655] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  331.316675] *** Platform device 2 (isp-w01) registered successfully ***
[  331.316682] *** Registering platform device 3 from platform data ***
[  331.319261] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  331.319277] *** tx_isp_subdev_init: pdev=c06b3f08, sd=85210a00, ops=c06b47f4 ***
[  331.319283] *** tx_isp_subdev_init: ourISPdev=80490000 ***
[  331.319290] *** tx_isp_subdev_init: ops=c06b47f4, ops->core=c06bb67c ***
[  331.319296] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  331.319303] *** tx_isp_subdev_init: Set sd->dev=c06b3f18, sd->pdev=c06b3f08 ***
[  331.319309] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b47f4 ***
[  331.319317] *** tx_isp_subdev_init: ops->sensor=c06bb670, csi_subdev_ops=c06b4740 ***
[  331.319323] tx_isp_module_init: Module initialized for isp-fs
[  331.319328] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  331.319335] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  331.319342] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  331.319349] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  331.319356] *** FS PROBE: Set dev_priv to fs_dev 85210a00 AFTER subdev_init ***
[  331.319362] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  331.319381] *** Platform device 3 (isp-fs) registered successfully ***
[  331.319388] *** Registering platform device 4 from platform data ***
[  331.321875] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  331.321889] *** tx_isp_create_core_device: Creating ISP core device ***
[  331.321899] *** tx_isp_create_core_device: Core device created successfully: 85f40400 ***
[  331.321905] *** CORE PROBE: Set dev_priv to core_dev 85f40400 ***
[  331.321911] *** CORE PROBE: Set host_priv to core_dev 85f40400 - PREVENTS BadVA CRASH ***
[  331.321918] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  331.321926] *** tx_isp_subdev_init: pdev=c06b3dd0, sd=85f40400, ops=c06b44f8 ***
[  331.321932] *** tx_isp_subdev_init: ourISPdev=80490000 ***
[  331.321939] *** tx_isp_subdev_init: ops=c06b44f8, ops->core=c06b4524 ***
[  331.321945] *** tx_isp_subdev_init: ops->core->init=c067d88c ***
[  331.321953] *** tx_isp_subdev_init: Set sd->dev=c06b3de0, sd->pdev=c06b3dd0 ***
[  331.321959] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[  331.321965] tx_isp_module_init: Module initialized for isp-m0
[  331.321971] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  331.321980] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  331.321987] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  331.321997] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c06738b8, thread=c0666584, flags=0x80, name=isp-m0, dev_id=80490000) ***
[  331.322005] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c06738b8, thread=c0666584 ***
[  331.324277] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  331.324289] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  331.324297] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  331.324305] tx_isp_subdev_init: platform_get_resource returned c06b3ed0 for device isp-m0
[  331.324314] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  331.324325] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[  331.324331] isp_subdev_init_clks: Using platform data clock arrays: c06b3eb8
[  331.324337] isp_subdev_init_clks: Using platform data clock configs
[  331.324345] Platform data clock[0]: name=cgu_isp, rate=100000000
[  331.324355] Clock cgu_isp: set rate 100000000 Hz, result=0
[  331.324361] Clock cgu_isp enabled successfully
[  331.324367] Platform data clock[1]: name=isp, rate=65535
[  331.324375] Clock isp enabled successfully
[  331.324381] Platform data clock[2]: name=csi, rate=65535
[  331.324389] Clock csi enabled successfully
[  331.346301] CPM clock gates configured
[  331.346315] isp_subdev_init_clks: Successfully initialized 3 clocks
[  331.346325] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b3dd0, sd=85f40400, ourISPdev=80490000 ***
[  331.346333] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80490000 ***
[  331.346339] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  331.346345] *** DEBUG: About to check device name matches ***
[  331.346351] *** DEBUG: CORE device name matched! Setting up Core device ***
[  331.346358] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  331.346365] *** tx_isp_link_core_device: Linking core device 85f40400 to ISP device 80490000 ***
[  331.346371] *** tx_isp_link_core_device: Core device linked successfully ***
[  331.346378] *** Core subdev already registered at slot 3: 85f40400 ***
[  331.346384] *** LINKED CORE device: 85f40400 ***
[  331.346389] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  331.346395] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  331.346401] *** tx_isp_core_device_init: Initializing core device: 85f40400 ***
[  331.346413] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  331.346419] *** tx_isp_core_device_init: Core device initialized successfully ***
[  331.346425] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  331.346433] *** tx_isp_link_core_device: Linking core device 85f40400 to ISP device 80490000 ***
[  331.346438] *** tx_isp_link_core_device: Core device linked successfully ***
[  331.346445] *** Core subdev already registered at slot 3: 85f40400 ***
[  331.346459] *** tx_isp_core_probe: Assigned frame_channels=85f40800 to core_dev ***
[  331.346464] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  331.346470] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  331.346475] *** tx_isp_core_probe: Calling sensor_early_init ***
[  331.346481] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  331.346487] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[  331.346493] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  331.346500] ispcore_slake_module: VIC device=85f40000, state=1ispcore_slake_module: Processing subdevices
[  331.346509] *** DEBUG: isp_dev=80490000, isp_dev->subdevs=80493274 ***<6>[  331.346517] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
d[  331.346524] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  331.346531] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  331.346535] ispcore_slake_module: CSI slake success
[  331.346540] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  331.346547] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f40000 ***
[  331.346553] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f40000, current state=1 ***
[  331.346560] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  331.346565] ispcore_slake_module: VIC slake success
[  331.346571] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  331.346576] ispcore_slake_module: Managing ISP clocks
[  331.346580] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  331.346587] ispcore_slake_module: Complete, result=0<6>[  331.346593] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[  331.346599] *** tx_isp_core_probe: Core device setup complete ***
[  331.346605] ***   - Core device: 85f40400 ***
[  331.346610] ***   - Channel count: 6 ***
[  331.346616] ***   - Linked to ISP device: 80490000 ***
[  331.346621] *** tx_isp_core_probe: Initializing core tuning system ***
[  331.346627] isp_core_tuning_init: Initializing tuning data structure
[  331.346639] isp_core_tuning_init: Tuning data structure initialized at 84d4e000
[  331.346645] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  331.346650] *** SAFE: mode_flag properly initialized using struct member access ***
[  331.346655] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  331.346661] *** tx_isp_core_probe: Set platform driver data ***
[  331.346666] *** tx_isp_core_probe: Set global core device reference ***
[  331.346671] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  331.346677] ***   - Core device: 85f40400 ***
[  331.346683] ***   - Tuning device: 84d4e000 ***
[  331.346689] *** tx_isp_core_probe: Creating frame channel devices ***
[  331.346694] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  331.356539] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  331.359169] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  331.361684] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  331.364214] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  331.364225] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  331.364231] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  331.364237] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  331.364243] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  331.364251] tisp_code_create_tuning_node: Allocated dynamic major 251
[  331.371311] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  331.371323] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  331.371329] *** tx_isp_core_probe: Core probe completed successfully ***
[  331.371349] *** Platform device 4 (isp-m0) registered successfully ***
[  331.371355] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  331.371379] *** Created /proc/jz/isp directory ***
[  331.371387] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  331.371396] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  331.371403] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  331.371410] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c06827c4 ***
[  331.371418] *** PROC ENTRY FIX: Using ISP device 80490000 instead of VIC device 85f40000 for isp-w02 ***
[  331.371427] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  331.371433] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  331.371442] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  331.371452] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  331.371461] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
m[  331.371467] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  331.371472] *** Misc device registration handled via main tx-isp device ***
[  331.371478] *** Misc device registration handled via main tx-isp device ***
[  331.371483] *** Misc device registration handled via main tx-isp device ***
[  331.371489] *** Misc device registration handled via main tx-isp device ***
[  331.371494] *** Misc device registration handled via main tx-isp device ***
[  331.371500] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  331.371509] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  331.371517] *** Frame channel 1 initialized: 640x360, state=2 ***
[  331.371522] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  331.371529] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f40000 ***
[  331.371535] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  331.371540] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  331.371546] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[  331.371552] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[  331.371558] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[  331.371563] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  331.371569] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  331.371575] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  331.371581] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  331.371586] *** PROBE: Binary Ninja reference implementation complete ***
[  331.374883] *** tx_isp_init: Platform device and driver registered successfully ***
[  331.394700] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  331.394715] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  331.394725] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  331.396355] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  331.398194] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[  331.398235] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[  331.398245] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[  333.328138] === gc2053 SENSOR MODULE INIT ===
[  333.330598] gc2053 I2C driver registered, waiting for device creation by ISP
[  337.412510] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[  337.412524] === ISP Subdevice Array Status ===
[  337.412534]   [0]: isp-w00 (sd=85217800)
[  337.412540]   [1]: isp-w02 (sd=85f40000)
[  337.412547]   [2]: isp-w01 (sd=84cda000)
[  337.412554]   [3]: isp-m0 (sd=85f40400)
[  337.412559]   [4]: (empty)
[  337.412564]   [5]: (empty)
[  337.412570]   [6]: (empty)
[  337.412575]   [7]: (empty)
[  337.412580]   [8]: (empty)
[  337.412585]   [9]: (empty)
[  337.412590]   [10]: (empty)
[  337.412595]   [11]: (empty)
[  337.412600]   [12]: (empty)
[  337.412606]   [13]: (empty)
[  337.412611]   [14]: (empty)
[  337.412616]   [15]: (empty)
[  337.412700] === End Subdevice Array ===
[  337.412708] *** tx_isp_open: Found core subdev 85f40400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[  337.412716] *** DEBUG: core_sd->dev_priv=85f40400, core_sd->host_priv=85f40400 ***
[  337.412722] *** DEBUG: core_sd->pdev=c06b3dd0, core_sd->ops=c06b44f8 ***
[  337.412730] *** ispcore_core_ops_init: ENTRY - sd=85f40400, on=1 ***
[  337.412736] *** ispcore_core_ops_init: sd->dev_priv=85f40400, sd->host_priv=85f40400 ***
[  337.412744] *** ispcore_core_ops_init: sd->pdev=c06b3dd0, sd->ops=c06b44f8 ***
[  337.412750] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  337.412756] *** ispcore_core_ops_init: ISP device=80490000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  337.412764] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  337.412770] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[  337.412776] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[  337.412887] *** ispcore_core_ops_init: s0 (core_dev) = 85f40400 from sd->host_priv ***
[  337.412898] ispcore_core_ops_init: core_dev=85f40400, vic_dev=85f40000, vic_state=1
[  337.412903] ispcore_core_ops_init: Complete, result=0<6>[  337.412909] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[  337.412915] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[  337.413287] ISP IOCTL: cmd=0x805056c1 arg=0x77e74d60
[  337.413303] subdev_sensor_ops_ioctl: cmd=0x2000000
[  337.413309] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  337.413315] *** Creating I2C sensor device on adapter 0 ***
[  337.413324] *** Creating I2C device: gc2053 at 0x37 ***
[  337.413329] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  337.413337] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  337.413343] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  337.419138] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  337.421481] === GC2053 SENSOR PROBE START ===
[  337.421498] sensor_probe: client=85464d00, addr=0x37, adapter=84074c10 (i2c0)
[  337.421504] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  337.421510] Requesting reset GPIO 18
[  337.421518] GPIO reset sequence: HIGH -> LOW -> HIGH
[  337.646342] GPIO reset sequence completed successfully
[  337.646355] === GPIO INITIALIZATION COMPLETE ===
[  337.646366] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  337.646380] sensor_probe: data_interface=1, sensor_max_fps=30
[  337.646386] sensor_probe: MIPI 30fps
[  337.646394] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  337.646402] *** tx_isp_subdev_init: pdev=c06de168, sd=85561400, ops=c06de248 ***
[  337.646408] *** tx_isp_subdev_init: ourISPdev=80490000 ***
[  337.646414] *** tx_isp_subdev_init: ops=c06de248, ops->core=c06de274 ***
[  337.646421] *** tx_isp_subdev_init: ops->core->init=c06db6bc ***
[  337.646428] *** tx_isp_subdev_init: Set sd->dev=c06de178, sd->pdev=c06de168 ***
[  337.646435] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06de248, ops->sensor=c06de25c ***
[  337.646440] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  337.646448] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85561400 ***
[  337.646455] *** tx_isp_subdev_init: SENSOR ops=c06de248, ops->sensor=c06de25c ***
[  337.646460] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  337.646467] tx_isp_module_init: Module initialized for (null)
[  337.646473] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  337.646482] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06de168, sd=85561400, ourISPdev=80490000 ***
[  337.646488] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80490000 ***
[  337.646494] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  337.646500] *** DEBUG: About to check device name matches ***
[  337.646507] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  337.646514] *** SENSOR 'gc2053' registered at subdev index 5 ***
[  337.646521] *** SENSOR subdev: 85561400, ops: c06de248 ***
[  337.646526] *** SENSOR ops->sensor: c06de25c ***
[  337.646532] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[  337.646538] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[  337.646612] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  337.646620] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[  337.646627] sensor_probe: I2C client association complete
[  337.646636]   sd=85561400, client=85464d00, addr=0x37, adapter=i2c0
[  337.646641] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  337.646650] sensor_read: reg=0xf0, client=85464d00, adapter=i2c0, addr=0x37
[  337.647148] sensor_read: reg=0xf0 value=0x20 SUCCESS
	[  337.647157] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  337.647162] *** SUCCESS: I2C communication working after GPIO reset! ***
[  337.647171] sensor_read: reg=0xf1, client=85464d00, adapter=i2c0, addr=0x37
[  337.647657] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  337.647664] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  337.647670] === I2C COMMUNICATION TEST COMPLETE ===
[  337.647677] Registering gc2053 with ISP framework (sd=85561400, sensor=85561400)
[  337.647683] gc2053 registered with ISP framework successfully
[  337.647704] *** MIPS-SAFE: I2C device created successfully at 0x85464d00 ***
[  337.647712] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  337.647718] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  337.647725] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  337.647732] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  337.647768] ISP IOCTL: cmd=0xc050561a arg=0x7fd11ca8
[  337.647776] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  337.647783] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  337.647791] ISP IOCTL: cmd=0xc050561a arg=0x7fd11ca8
[  337.647797] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  337.647803] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  337.647811] ISP IOCTL: cmd=0xc0045627 arg=0x7fd11d00
[  337.647822] ISP IOCTL: cmd=0x800856d5 arg=0x7fd11cf8
[  337.647827] TX_ISP_GET_BUF: IOCTL handler called
[  337.647834] TX_ISP_GET_BUF: core_dev=85f40400, isp_dev=80490000
[  337.647841] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  337.647848] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  337.722778] ISP IOCTL: cmd=0x800856d4 arg=0x7fd11cf8
[  337.722792] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  337.724650] ISP IOCTL: cmd=0x40045626 arg=0x7fd11d10
[  337.724664] subdev_sensor_ops_ioctl: cmd=0x2000003
[  337.724670] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  337.724677] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  337.724683] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  337.724693] ISP IOCTL: cmd=0x80045612 arg=0x0
[  337.724700] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  337.724706] === ISP Subdevice Array Status ===
[  337.724714]   [0]: isp-w00 (sd=85217800)
[  337.724720]   [1]: isp-w02 (sd=85f40000)
[  337.724727]   [2]: isp-w01 (sd=84cda000)
[  337.724734]   [3]: isp-m0 (sd=85f40400)
[  337.724740]   [4]: gc2053 (sd=85561400)
[  337.724747]   [5]: gc2053 (sd=85561400)
[  337.724752]   [6]: (empty)
[  337.724757]   [7]: (empty)
[  337.724762]   [8]: (empty)
[  337.724768]   [9]: (empty)
[  337.724773]   [10]: (empty)
[  337.724778]   [11]: (empty)
[  337.724783]   [12]: (empty)
[  337.724788]   [13]: (empty)
[  337.724794]   [14]: (empty)
[  337.724798]   [15]: (empty)
[  337.724803] === End Subdevice Array ===
[  337.724808] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  337.724814] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  337.724820] *** ispcore_activate_module: Fixed for our struct layouts ***
[  337.724826] *** VIC device in state 1, proceeding with activation ***
[  337.724832] *** CLOCK CONFIGURATION SECTION: clk_array=85f62f00, clk_count=2 ***
[  337.724840] Clock 0 set to 100000000 Hz
[  337.724846] Clock 0 enabled
[  337.724852] Clock 1 set to 100000000 Hz
[  337.724858] Clock 1 enabled
[  337.724863] *** SUBDEVICE VALIDATION SECTION ***
[  337.724868] VIC device state set to 2 (activated)
[  337.724873] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  337.724878] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  337.724884] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  337.724889] *** SUBDEVICE INITIALIZATION LOOP ***
[  337.724894] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  337.724900] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[  337.724908] *** SENSOR_INIT: gc2053 enable=1 ***
[  337.724916] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  337.724924] *** CALLING SENSOR_WRITE_ARRAY WITH c06dee20 (should be 137 registers) ***
[  337.724933] sensor_write: reg=0xfe val=0x80, client=85464d00, adapter=i2c0, addr=0x37
[  337.725254] sensor_write: reg=0xfe val=0x80 SUCCESS
[  337.725261] sensor_write_array: reg[1] 0xfe=0x80 OK
[  337.725270] sensor_write: reg=0xfe val=0x80, client=85464d00, adapter=i2c0, addr=0x37
[  337.734740] sensor_write: reg=0xfe val=0x80 SUCCESS
[  337.734754] sensor_write_array: reg[2] 0xfe=0x80 OK
[  337.734764] sensor_write: reg=0xfe val=0x80, client=85464d00, adapter=i2c0, addr=0x37
[  337.735082] sensor_write: reg=0xfe val=0x80 SUCCESS
[  337.735090] sensor_write_array: reg[3] 0xfe=0x80 OK
[  337.735098] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  337.735416] sensor_write: reg=0xfe val=0x00 SUCCESS
[  337.735423] sensor_write_array: reg[4] 0xfe=0x00 OK
[  337.735432] sensor_write: reg=0xf2 val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  337.735743] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  337.735750] sensor_write_array: reg[5] 0xf2=0x00 OK
[  337.735758] sensor_write: reg=0xf3 val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  337.736072] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  337.736079] sensor_write_array: reg[6] 0xf3=0x00 OK
[  337.736088] sensor_write: reg=0xf4 val=0x36, client=85464d00, adapter=i2c0, addr=0x37
[  337.736440] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  337.736448] sensor_write_array: reg[7] 0xf4=0x36 OK
[  337.736456] sensor_write: reg=0xf5 val=0xc0, client=85464d00, adapter=i2c0, addr=0x37
[  337.736772] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  337.736779] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  337.736788] sensor_write: reg=0xf6 val=0x44, client=85464d00, adapter=i2c0, addr=0x37
[  337.737101] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  337.737108] sensor_write_array: reg[9] 0xf6=0x44 OK
[  337.737117] sensor_write: reg=0xf7 val=0x01, client=85464d00, adapter=i2c0, addr=0x37
[  337.737430] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  337.737438] sensor_write_array: reg[10] 0xf7=0x01 OK
[  337.737446] sensor_write: reg=0xf8 val=0x68, client=85464d00, adapter=i2c0, addr=0x37
[  337.737760] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  337.737768] sensor_write: reg=0xf9 val=0x40, client=85464d00, adapter=i2c0, addr=0x37
[  337.738082] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  337.738090] sensor_write: reg=0xfc val=0x8e, client=85464d00, adapter=i2c0, addr=0x37
[  337.738403] sensor_write: reg=0xfc val=0x8e SUCCESS
[  337.738412] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  337.738725] sensor_write: reg=0xfe val=0x00 SUCCESS
[  337.738734] sensor_write: reg=0x87 val=0x18, client=85464d00, adapter=i2c0, addr=0x37
[  337.739046] sensor_write: reg=0x87 val=0x18 SUCCESS
[  337.739055] sensor_write: reg=0xee val=0x30, client=85464d00, adapter=i2c0, addr=0x37
[  337.739368] sensor_write: reg=0xee val=0x30 SUCCESS
[  337.739377] sensor_write: reg=0xd0 val=0xb7, client=85464d00, adapter=i2c0, addr=0x37
[  337.739690] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  337.739698] sensor_write: reg=0x03 val=0x04, client=85464d00, adapter=i2c0, addr=0x37
[  337.740011] sensor_write: reg=0x03 val=0x04 SUCCESS
[  337.740020] sensor_write: reg=0x04 val=0x60, client=85464d00, adapter=i2c0, addr=0x37
[  337.740333] sensor_write: reg=0x04 val=0x60 SUCCESS
[  337.740341] sensor_write: reg=0x05 val=0x04, client=85464d00, adapter=i2c0, addr=0x37
[  337.740654] sensor_write: reg=0x05 val=0x04 SUCCESS
[  337.740663] sensor_write: reg=0x06 val=0x4c, client=85464d00, adapter=i2c0, addr=0x37
[  337.740976] sensor_write: reg=0x06 val=0x4c SUCCESS
[  337.740984] sensor_write: reg=0x07 val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  337.741297] sensor_write: reg=0x07 val=0x00 SUCCESS
[  337.741306] sensor_write: reg=0x08 val=0x11, client=85464d00, adapter=i2c0, addr=0x37
[  337.741618] sensor_write: reg=0x08 val=0x11 SUCCESS
[  337.741627] sensor_write: reg=0x09 val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  337.741940] sensor_write: reg=0x09 val=0x00 SUCCESS
[  337.741948] sensor_write: reg=0x0a val=0x02, client=85464d00, adapter=i2c0, addr=0x37
[  337.742261] sensor_write: reg=0x0a val=0x02 SUCCESS
[  337.742270] sensor_write: reg=0x0b val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  337.742582] sensor_write: reg=0x0b val=0x00 SUCCESS
[  337.742591] sensor_write: reg=0x0c val=0x02, client=85464d00, adapter=i2c0, addr=0x37
[  337.742904] sensor_write: reg=0x0c val=0x02 SUCCESS
[  337.742912] sensor_write: reg=0x0d val=0x04, client=85464d00, adapter=i2c0, addr=0x37
[  337.743225] sensor_write: reg=0x0d val=0x04 SUCCESS
[  337.743234] sensor_write: reg=0x0e val=0x40, client=85464d00, adapter=i2c0, addr=0x37
[  337.743547] sensor_write: reg=0x0e val=0x40 SUCCESS
[  337.743556] sensor_write: reg=0x12 val=0xe2, client=85464d00, adapter=i2c0, addr=0x37
[  337.744804] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  337.744815] sensor_write: reg=0x13 val=0x16, client=85464d00, adapter=i2c0, addr=0x37
[  337.745128] sensor_write: reg=0x13 val=0x16 SUCCESS
[  337.745137] sensor_write: reg=0x19 val=0x0a, client=85464d00, adapter=i2c0, addr=0x37
[  337.745448] sensor_write: reg=0x19 val=0x0a SUCCESS
[  337.745457] sensor_write: reg=0x21 val=0x1c, client=85464d00, adapter=i2c0, addr=0x37
[  337.746330] sensor_write: reg=0x21 val=0x1c SUCCESS
[  337.746341] sensor_write: reg=0x28 val=0x0a, client=85464d00, adapter=i2c0, addr=0x37
[  337.746654] sensor_write: reg=0x28 val=0x0a SUCCESS
[  337.746663] sensor_write: reg=0x29 val=0x24, client=85464d00, adapter=i2c0, addr=0x37
[  337.754928] sensor_write: reg=0x29 val=0x24 SUCCESS
[  337.754945] sensor_write: reg=0x2b val=0x04, client=85464d00, adapter=i2c0, addr=0x37
[  337.755263] sensor_write: reg=0x2b val=0x04 SUCCESS
[  337.755272] sensor_write: reg=0x32 val=0xf8, client=85464d00, adapter=i2c0, addr=0x37
[  337.755590] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  337.755598] sensor_write: reg=0x37 val=0x03, client=85464d00, adapter=i2c0, addr=0x37
[  337.755910] sensor_write: reg=0x37 val=0x03 SUCCESS
[  337.755919] sensor_write: reg=0x39 val=0x15, client=85464d00, adapter=i2c0, addr=0x37
[  337.756232] sensor_write: reg=0x39 val=0x15 SUCCESS
[  337.756241] sensor_write: reg=0x43 val=0x07, client=85464d00, adapter=i2c0, addr=0x37
[  337.756585] sensor_write: reg=0x43 val=0x07 SUCCESS
[  337.756598] sensor_write: reg=0x44 val=0x40, client=85464d00, adapter=i2c0, addr=0x37
[  337.756912] sensor_write: reg=0x44 val=0x40 SUCCESS
[  337.756921] sensor_write: reg=0x46 val=0x0b, client=85464d00, adapter=i2c0, addr=0x37
[  337.757238] sensor_write: reg=0x46 val=0x0b SUCCESS
[  337.757247] sensor_write: reg=0x4b val=0x20, client=85464d00, adapter=i2c0, addr=0x37
[  337.757561] sensor_write: reg=0x4b val=0x20 SUCCESS
[  337.757570] sensor_write: reg=0x4e val=0x08, client=85464d00, adapter=i2c0, addr=0x37
[  337.757883] sensor_write: reg=0x4e val=0x08 SUCCESS
[  337.757892] sensor_write: reg=0x55 val=0x20, client=85464d00, adapter=i2c0, addr=0x37
[  337.758205] sensor_write: reg=0x55 val=0x20 SUCCESS
[  337.758214] sensor_write: reg=0x66 val=0x05, client=85464d00, adapter=i2c0, addr=0x37
[  337.758526] sensor_write: reg=0x66 val=0x05 SUCCESS
[  337.758535] sensor_write: reg=0x67 val=0x05, client=85464d00, adapter=i2c0, addr=0x37
[  337.758848] sensor_write: reg=0x67 val=0x05 SUCCESS
[  337.758857] sensor_write: reg=0x77 val=0x01, client=85464d00, adapter=i2c0, addr=0x37
[  337.759170] sensor_write: reg=0x77 val=0x01 SUCCESS

[  337.759178] sensor_write: reg=0x78 val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  337.759492] sensor_write: reg=0x78 val=0x00 SUCCESS
[  337.759500] sensor_write: reg=0x7c val=0x93, client=85464d00, adapter=i2c0, addr=0x37
[  337.759813] sensor_write: reg=0x7c val=0x93 SUCCESS
[  337.759821] sensor_write_array: reg[50] 0x7c=0x93 OK
[  337.759830] sensor_write: reg=0x8c val=0x12, client=85464d00, adapter=i2c0, addr=0x37
[  337.760142] sensor_write: reg=0x8c val=0x12 SUCCESS
[  337.760151] sensor_write: reg=0x8d val=0x92, client=85464d00, adapter=i2c0, addr=0x37
[  337.760464] sensor_write: reg=0x8d val=0x92 SUCCESS
[  337.760473] sensor_write: reg=0x90 val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  337.760786] sensor_write: reg=0x90 val=0x00 SUCCESS
[  337.760794] sensor_write: reg=0x41 val=0x04, client=85464d00, adapter=i2c0, addr=0x37
[  337.761108] sensor_write: reg=0x41 val=0x04 SUCCESS
[  337.761116] sensor_write: reg=0x42 val=0x9d, client=85464d00, adapter=i2c0, addr=0x37
[  337.761429] sensor_write: reg=0x42 val=0x9d SUCCESS
[  337.761438] sensor_write: reg=0x9d val=0x10, client=85464d00, adapter=i2c0, addr=0x37
[  337.761751] sensor_write: reg=0x9d val=0x10 SUCCESS
[  337.761760] sensor_write: reg=0xce val=0x7c, client=85464d00, adapter=i2c0, addr=0x37
[  337.762073] sensor_write: reg=0xce val=0x7c SUCCESS
[  337.762082] sensor_write: reg=0xd2 val=0x41, client=85464d00, adapter=i2c0, addr=0x37
[  337.762394] sensor_write: reg=0xd2 val=0x41 SUCCESS
[  337.762403] sensor_write: reg=0xd3 val=0xdc, client=85464d00, adapter=i2c0, addr=0x37
[  337.764678] sensor_write: reg=0xd3 val=0xdc SUCCESS
[  337.764691] sensor_write: reg=0xe6 val=0x50, client=85464d00, adapter=i2c0, addr=0x37
[  337.765074] sensor_write: reg=0xe6 val=0x50 SUCCESS
[  337.765086] sensor_write: reg=0xb6 val=0xc0, client=85464d00, adapter=i2c0, addr=0x37
[  337.765403] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[  337.765412] sensor_write: reg=0xb0 val=0x70, client=85464d00, adapter=i2c0, addr=0x37
[  337.765724] sensor_write: reg=0xb0 val=0x70 SUCCESS
[  337.765733] sensor_write: reg=0xb1 val=0x01, client=85464d00, adapter=i2c0, addr=0x37
[  337.766044] sensor_write: reg=0xb1 val=0x01 SUCCESS
[  337.766053] sensor_write: reg=0xb2 val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  337.766392] sensor_write: reg=0xb2 val=0x00 SUCCESS
[  337.766402] sensor_write: reg=0xb3 val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  337.775156] sensor_write: reg=0xb3 val=0x00 SUCCESS
[  337.775172] sensor_write: reg=0xb4 val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  337.775488] sensor_write: reg=0xb4 val=0x00 SUCCESS
[  337.775497] sensor_write: reg=0xb8 val=0x01, client=85464d00, adapter=i2c0, addr=0x37
[  337.775816] sensor_write: reg=0xb8 val=0x01 SUCCESS
[  337.775824] sensor_write: reg=0xb9 val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  337.776138] sensor_write: reg=0xb9 val=0x00 SUCCESS
[  337.776146] sensor_write: reg=0x26 val=0x30, client=85464d00, adapter=i2c0, addr=0x37
[  337.776484] sensor_write: reg=0x26 val=0x30 SUCCESS
[  337.776494] sensor_write: reg=0xfe val=0x01, client=85464d00, adapter=i2c0, addr=0x37
[  337.776806] sensor_write: reg=0xfe val=0x01 SUCCESS
[  337.776814] sensor_write: reg=0x40 val=0x23, client=85464d00, adapter=i2c0, addr=0x37
root@ing-wyze-cam3-a000 ~# dmesg 
[  338.000819] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  338.000825] tiziano_ae_set_hardware_param: Parameters written to AE0
[  338.000831] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  338.000837] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  338.000844] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  338.000851] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  338.000857] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  338.000864] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  338.000871] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  338.000877] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  338.000884] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  338.000891] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  338.000897] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  338.000904] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  338.000910] tiziano_ae_set_hardware_param: Parameters written to AE1
[  338.000915] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  338.000923] *** system_irq_func_set: Registered handler c06845dc at index 10 ***
[  338.015264] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 6760.000 ms)
[  338.015279] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 6760.000 ms)
[  338.018935] *** system_irq_func_set: Registered handler c06846f4 at index 27 ***
[  338.036355] *** system_irq_func_set: Registered handler c06845dc at index 26 ***
[  338.054173] *** system_irq_func_set: Registered handler c06847dc at index 29 ***
[  338.064259] *** system_irq_func_set: Registered handler c0684768 at index 28 ***
[  338.084465] *** system_irq_func_set: Registered handler c0684850 at index 30 ***
[  338.104653] *** system_irq_func_set: Registered handler c06848a4 at index 20 ***
[  338.112313] *** system_irq_func_set: Registered handler c06848f8 at index 18 ***
[  338.128109] *** system_irq_func_set: Registered handler c068494c at index 31 ***
[  338.145987] *** system_irq_func_set: Registered handler c06849a0 at index 11 ***
[  338.166174] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  338.166197] tiziano_deflicker_expt: Generated 119 LUT entries
[  338.166203] tisp_event_set_cb: Setting callback for event 1
[  338.166210] tisp_event_set_cb: Event 1 callback set to c06841dc
[  338.166216] tisp_event_set_cb: Setting callback for event 6
[  338.166223] tisp_event_set_cb: Event 6 callback set to c068373c
[  338.166229] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  338.166234] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  338.166241] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  338.166249] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  338.166256] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  338.166261] tiziano_awb_init: AWB hardware blocks enabled
[  338.166267] tiziano_gamma_init: Initializing Gamma processing
[  338.166273] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  338.166357] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  338.166365] tiziano_gib_init: Initializing GIB processing
[  338.166370] tiziano_lsc_init: Initializing LSC processing
[  338.166375] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  338.166382] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  338.166389] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  338.166396] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  338.166401] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  338.166458] tiziano_ccm_init: Initializing Color Correction Matrix
[  338.166464] tiziano_ccm_init: Using linear CCM parameters
[  338.166470] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  338.166476] jz_isp_ccm: EV=64, CT=9984
[  338.166483] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  338.166489] cm_control: saturation=128
[  338.166494] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  338.166501] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  338.166506] tiziano_ccm_init: CCM initialized successfully
[  338.166511] tiziano_dmsc_init: Initializing DMSC processing
[  338.166517] tiziano_sharpen_init: Initializing Sharpening
[  338.166523] tiziano_sharpen_init: Using linear sharpening parameters
[  338.166528] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  338.166535] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  338.166541] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  338.166567] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  338.166575] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  338.166580] tiziano_sharpen_init: Sharpening initialized successfully
[  338.166585] tiziano_sdns_init: Initializing SDNS processing
[  338.166593] tiziano_sdns_init: Using linear SDNS parameters
[  338.166599] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  338.166606] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  338.166612] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  338.166645] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  338.166651] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  338.166657] tiziano_sdns_init: SDNS processing initialized successfully
[  338.166663] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  338.166669] tiziano_mdns_init: Using linear MDNS parameters
[  338.166679] tiziano_mdns_init: MDNS processing initialized successfully
[  338.166684] tiziano_clm_init: Initializing CLM processing
[  338.166689] tiziano_dpc_init: Initializing DPC processing
[  338.166695] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  338.166701] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  338.166708] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  338.166713] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  338.166729] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  338.166735] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  338.166741] tiziano_hldc_init: Initializing HLDC processing
[  338.166747] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  338.166754] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  338.166761] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  338.166767] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  338.166775] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  338.166781] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  338.166789] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  338.166795] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  338.166803] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  338.166809] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  338.166817] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  338.166823] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  338.166831] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  338.166836] tiziano_adr_params_refresh: Refreshing ADR parameters
[  338.166842] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  338.166847] tiziano_adr_params_init: Initializing ADR parameter arrays
[  338.166854] tisp_adr_set_params: Writing ADR parameters to registers
[  338.166887] tisp_adr_set_params: ADR parameters written to hardware
[  338.166893] tisp_event_set_cb: Setting callback for event 18
[  338.166899] tisp_event_set_cb: Event 18 callback set to c06848f8
[  338.166905] tisp_event_set_cb: Setting callback for event 2
[  338.166911] tisp_event_set_cb: Event 2 callback set to c06833d8
[  338.166917] tiziano_adr_init: ADR processing initialized successfully
[  338.166923] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  338.166929] tiziano_bcsh_init: Initializing BCSH processing
[  338.166934] tiziano_ydns_init: Initializing YDNS processing
[  338.166939] tiziano_rdns_init: Initializing RDNS processing
[  338.166945] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  338.166950] tisp_event_init: Initializing ISP event system
[  338.166957] tisp_event_init: SAFE event system initialized with 20 nodes
[  338.166963] tisp_event_set_cb: Setting callback for event 4
[  338.166969] tisp_event_set_cb: Event 4 callback set to c0683404
[  338.166975] tisp_event_set_cb: Setting callback for event 5
[  338.166981] tisp_event_set_cb: Event 5 callback set to c06838cc
[  338.166987] tisp_event_set_cb: Setting callback for event 7
[  338.166994] tisp_event_set_cb: Event 7 callback set to c0683498
[  338.166999] tisp_event_set_cb: Setting callback for event 9
[  338.167006] tisp_event_set_cb: Event 9 callback set to c0683520
[  338.167011] tisp_event_set_cb: Setting callback for event 8
[  338.167018] tisp_event_set_cb: Event 8 callback set to c06835e4
[  338.167024] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  338.167030] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  338.167036] tisp_param_operate_init: Initializing parameter operations
[  338.167044] tisp_netlink_init: Initializing netlink communication
[  338.167049] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  338.167079] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  338.167091] tisp_netlink_init: Netlink socket created successfully
[  338.167098] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  338.167103] tisp_code_create_tuning_node: Device already created, skipping
[  338.167110] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  338.167116] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  338.167123] *** ispcore_core_ops_init: Second tisp_init completed ***
[  338.167128] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  338.167137] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  338.167145] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  338.167151] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  338.167156] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  338.167162] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  338.167167] ispcore_core_ops_init: Complete, result=0<6>[  338.167175] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[  338.167181] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[  338.167187] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  338.167197] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  338.167204] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  338.167211] VIN: tx_isp_vin_init: a0 (sensor) = 85561400
[  338.167217] VIN: tx_isp_vin_init: using VIN device from global ISP: 84cda000
[  338.167223] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[  338.167231] *** SENSOR_INIT: gc2053 enable=1 ***
[  338.167237] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  338.167243] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  338.167249] VIN: tx_isp_vin_init: sensor init returned = 0x0
[  338.167255] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[  338.167261] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[  338.167267] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[  338.167275] *** vic_core_ops_init: ENTRY - sd=85f40000, enable=1 ***
[  338.167281] *** vic_core_ops_init: vic_dev=85f40000, current state check ***
[  338.167287] *** vic_core_ops_init: current_state=3, enable=1 ***
[  338.167293] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[  338.167301] csi_core_ops_init: sd=85217800, csi_dev=85217800, enable=1
[  338.167307] *** VIC device final state set to 2 (fully activated) ***
[  338.167313] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[  338.167319] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[  338.167325] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[  338.167331] *** vic_core_ops_init: ENTRY - sd=85f40000, enable=1 ***
[  338.167338] *** vic_core_ops_init: vic_dev=85f40000, current state check ***
[  338.167344] *** vic_core_ops_init: current_state=2, enable=1 ***
[  338.167350] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  338.167356] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[  338.167362] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[  338.167368] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[  338.167374] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  338.167381] *** VIC HW INIT VERIFY: 0x00=0x3130322a (should be 0), 0x20=0x00000000 (should be 0) ***
[  338.167387] *** VIC HW INIT: WARNING - Basic VIC hardware initialization may have issues ***
[  338.167393] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[  338.167399] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[  338.167405] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  338.167411] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  338.167418] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  338.167425] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  338.167431] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  338.167437] *** tx_vic_enable_irq: completed successfully ***
[  338.167443] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[  338.167449] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[  338.167455] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[  338.167463] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[  338.167470] csi_core_ops_init: sd=85217800, csi_dev=85217800, enable=1
[  338.167476] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[  338.167481] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[  338.167488] *** vic_core_ops_init: ENTRY - sd=85f40000, enable=1 ***
[  338.167494] *** vic_core_ops_init: vic_dev=85f40000, current state check ***
[  338.167501] *** vic_core_ops_init: current_state=3, enable=1 ***
[  338.167506] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[  338.167511] *** tx_isp_video_s_stream: Initializing Core subdev ***
[  338.167518] *** ispcore_core_ops_init: ENTRY - sd=85f40400, on=1 ***
[  338.167525] *** ispcore_core_ops_init: sd->dev_priv=85f40400, sd->host_priv=85f40400 ***
[  338.167533] *** ispcore_core_ops_init: sd->pdev=c06b3dd0, sd->ops=c06b44f8 ***
[  338.167539] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  338.167543] *** ispcore_core_ops_init: ISP device=80490000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  338.167551] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  338.167559] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  338.167565] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  338.167571] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  338.167576] *** ispcore_core_ops_init: s0 (core_dev) = 85f40400 from sd->host_priv ***
[  338.167584] ispcore_core_ops_init: core_dev=85f40400, vic_dev=85f40000, vic_state=3
[  338.167588] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[  338.167597] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  338.167605] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  338.167613] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  338.167619] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  338.167625] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  338.167629] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  338.167635] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  338.167643] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  338.167649] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  338.167655] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  338.167661] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  338.167666] tisp_event_init: Initializing ISP event system
[  338.167673] tisp_event_init: SAFE event system initialized with 20 nodes
[  338.167679] tisp_event_set_cb: Setting callback for event 4
[  338.167686] tisp_event_set_cb: Event 4 callback set to c0683404
[  338.167691] tisp_event_set_cb: Setting callback for event 5
[  338.167698] tisp_event_set_cb: Event 5 callback set to c06838cc
[  338.167704] tisp_event_set_cb: Setting callback for event 7
[  338.167710] tisp_event_set_cb: Event 7 callback set to c0683498
[  338.167716] tisp_event_set_cb: Setting callback for event 9
[  338.167723] tisp_event_set_cb: Event 9 callback set to c0683520
[  338.167728] tisp_event_set_cb: Setting callback for event 8
[  338.167735] tisp_event_set_cb: Event 8 callback set to c06835e4
[  338.167741] *** system_irq_func_set: Registered handler c067c4e8 at index 13 ***
[  338.175367] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  338.175375] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  338.175383] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  338.175390] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  338.175397] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  338.175404] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  338.175411] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  338.175418] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  338.175425] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  338.175432] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  338.175439] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  338.175446] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  338.175453] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  338.175460] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  338.175467] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  338.175474] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  338.175481] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  338.175487] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  338.175493] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  338.175500] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  338.175507] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  338.175514] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  338.175519] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  338.175525] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  338.175532] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  338.175539] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  338.175546] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  338.175553] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  338.175559] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  338.175566] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  338.175573] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  338.175580] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  338.175586] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  338.175593] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  338.175600] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  338.175607] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  338.175613] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  338.175620] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  338.175627] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  338.175634] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  338.175641] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  338.175647] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  338.175654] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  338.175660] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  338.175668] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  338.175675] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  338.175681] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  338.175689] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  338.175694] *** tisp_init: ISP control register set to enable processing pipeline ***
[  338.175701] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  338.175707] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  338.175714] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  338.175719] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  338.175726] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  338.175733] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  338.175743] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80490000 ***
[  338.183186] *** isp_irq_handle: IRQ 37 received, dev_id=80490000 ***
[  338.183191] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  338.190905] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80490000 ***
[  338.198359] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  338.206073] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  338.213617] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  338.219808] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  338.227885] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c06845dc ***
[  338.236137] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  338.245379] ae0_interrupt_static: Processing AE0 static interrupt
[  338.245386] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  338.245392] ae0_interrupt_static: AE0 static interrupt processed
[  338.245399] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  338.253560] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  338.298833] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 7050.000 ms)
[  338.298847] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 7050.000 ms)
[  338.298865] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[  338.300997] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 290.000 ms)
[  338.301008] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 290.000 ms)
[  338.356532] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  338.356547] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  338.356555] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  338.356561] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  338.356567] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  338.356575] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  338.356582] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  338.356589] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  338.356595] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  338.356603] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  338.356608] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  338.356615] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  338.356622] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  338.356628] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  338.356635] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  338.356641] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  338.356649] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  338.356655] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  338.356665] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  338.356671] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  338.356679] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  338.356685] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  338.356692] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  338.356699] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
d[  338.356705] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  338.356710] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  338.356716] *** This should eliminate green frames by enabling proper color processing ***
[  338.356723] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  338.356729] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  338.356736] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  338.356743] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  338.356749] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  338.356756] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  338.356763] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  338.356770] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  338.356777] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  338.356782] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  338.356788] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  338.356793] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  338.356799] *** tisp_init: Standard tuning parameters loaded successfully ***
[  338.356804] *** tisp_init: Custom tuning parameters loaded successfully ***
[  338.356811] tisp_set_csc_version: Setting CSC version 0
[  338.356817] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  338.356824] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  338.356830] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  338.356837] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  338.356843] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  338.356849] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  338.356855] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  338.356861] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  338.356868] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  338.356873] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  338.356880] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  338.356887] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  338.356893] *** tisp_init: ISP processing pipeline fully enabled ***
[  338.356899] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  338.356905] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  338.356934] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  338.356942] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  338.356949] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  338.356954] tisp_init: ISP memory buffers configured
[  338.356959] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  338.356967] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  338.356977] tiziano_ae_params_refresh: Refreshing AE parameters
[  338.356988] tiziano_ae_params_refresh: AE parameters refreshed
[  338.356994] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  338.357000] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  338.357005] tiziano_ae_para_addr: Setting up AE parameter addresses
[  338.357011] tiziano_ae_para_addr: AE parameter addresses configured
[  338.357017] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  338.357025] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  338.357031] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  338.357039] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  338.357045] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  338.357053] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  338.357059] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  338.357067] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b550814 (Binary Ninja EXACT) ***
[  338.357073] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  338.357081] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  338.357087] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  338.357094] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  338.357100] tiziano_ae_set_hardware_param: Parameters written to AE0
[  338.357107] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  338.357113] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  338.357119] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  338.357126] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  338.357133] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  338.357140] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  338.357147] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  338.357153] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  338.357160] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  338.357167] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  338.357173] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  338.357180] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  338.357186] tiziano_ae_set_hardware_param: Parameters written to AE1
[  338.357192] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  338.357200] *** system_irq_func_set: Registered handler c06845dc at index 10 ***
[  338.369519] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[  338.369534] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[  338.374975] *** system_irq_func_set: Registered handler c06846f4 at index 27 ***
[  338.392815] *** system_irq_func_set: Registered handler c06845dc at index 26 ***
[  338.406342] *** system_irq_func_set: Registered handler c06847dc at index 29 ***
[  338.424173] *** system_irq_func_set: Registered handler c0684768 at index 28 ***
[  338.444381] *** system_irq_func_set: Registered handler c0684850 at index 30 ***
[  338.452584] *** system_irq_func_set: Registered handler c06848a4 at index 20 ***
[  338.470433] *** system_irq_func_set: Registered handler c06848f8 at index 18 ***
[  338.485119] *** system_irq_func_set: Registered handler c068494c at index 31 ***
[  338.502970] *** system_irq_func_set: Registered handler c06849a0 at index 11 ***
[  338.523166] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  338.523188] tiziano_deflicker_expt: Generated 119 LUT entries
[  338.523195] tisp_event_set_cb: Setting callback for event 1
[  338.523202] tisp_event_set_cb: Event 1 callback set to c06841dc
[  338.523208] tisp_event_set_cb: Setting callback for event 6
[  338.523215] tisp_event_set_cb: Event 6 callback set to c068373c
[  338.523220] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  338.523226] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  338.523233] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  338.523241] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  338.523248] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  338.523253] tiziano_awb_init: AWB hardware blocks enabled
[  338.523259] tiziano_gamma_init: Initializing Gamma processing
[  338.523265] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
m[  338.523324] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  338.523330] tiziano_gib_init: Initializing GIB processing
[  338.523335] tiziano_lsc_init: Initializing LSC processing
[  338.523341] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  338.523347] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  338.523354] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  338.523361] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  338.523367] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  338.523423] tiziano_ccm_init: Initializing Color Correction Matrix
[  338.523429] tiziano_ccm_init: Using linear CCM parameters
[  338.523435] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  338.523442] jz_isp_ccm: EV=64, CT=9984
[  338.523449] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  338.523455] cm_control: saturation=128
[  338.523460] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  338.523466] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  338.523471] tiziano_ccm_init: CCM initialized successfully
[  338.523477] tiziano_dmsc_init: Initializing DMSC processing
[  338.523483] tiziano_sharpen_init: Initializing Sharpening
[  338.523488] tiziano_sharpen_init: Using linear sharpening parameters
[  338.523493] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  338.523501] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  338.523507] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  338.523533] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  338.523540] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  338.523545] tiziano_sharpen_init: Sharpening initialized successfully
[  338.523551] tiziano_sdns_init: Initializing SDNS processing
[  338.523559] tiziano_sdns_init: Using linear SDNS parameters
[  338.523565] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  338.523571] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  338.523577] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  338.523610] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  338.523617] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  338.523622] tiziano_sdns_init: SDNS processing initialized successfully
[  338.523629] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  338.523634] tiziano_mdns_init: Using linear MDNS parameters
[  338.523645] tiziano_mdns_init: MDNS processing initialized successfully
[  338.523650] tiziano_clm_init: Initializing CLM processing
[  338.523655] tiziano_dpc_init: Initializing DPC processing
[  338.523661] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  338.523667] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  338.523673] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  338.523679] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  338.523694] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  338.523701] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  338.523707] tiziano_hldc_init: Initializing HLDC processing
[  338.523713] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  338.523720] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  338.523726] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  338.523733] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  338.523741] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  338.523747] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  338.523754] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  338.523761] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  338.523768] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  338.523775] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  338.523782] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  338.523789] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  338.523796] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  338.523801] tiziano_adr_params_refresh: Refreshing ADR parameters
[  338.523807] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  338.523813] tiziano_adr_params_init: Initializing ADR parameter arrays
[  338.523820] tisp_adr_set_params: Writing ADR parameters to registers
[  338.523853] tisp_adr_set_params: ADR parameters written to hardware
[  338.523858] tisp_event_set_cb: Setting callback for event 18
[  338.523865] tisp_event_set_cb: Event 18 callback set to c06848f8
[  338.523871] tisp_event_set_cb: Setting callback for event 2
[  338.523877] tisp_event_set_cb: Event 2 callback set to c06833d8
[  338.523883] tiziano_adr_init: ADR processing initialized successfully
[  338.523889] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  338.523895] tiziano_bcsh_init: Initializing BCSH processing
[  338.523900] tiziano_ydns_init: Initializing YDNS processing
[  338.523905] tiziano_rdns_init: Initializing RDNS processing
[  338.523911] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  338.523923] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1190000 (Binary Ninja EXACT) ***
[  338.523931] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1191000 (Binary Ninja EXACT) ***
[  338.523938] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1192000 (Binary Ninja EXACT) ***
[  338.523945] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1193000 (Binary Ninja EXACT) ***
[  338.523952] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1194000 (Binary Ninja EXACT) ***
[  338.523959] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1194800 (Binary Ninja EXACT) ***
[  338.523966] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1195000 (Binary Ninja EXACT) ***
[  338.523973] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1195800 (Binary Ninja EXACT) ***
[  338.523979] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  338.523986] *** tisp_init: AE0 buffer allocated at 0x01190000 ***
[  338.523992] *** CRITICAL FIX: data_b2f3c initialized to 0x81190000 (prevents stack corruption) ***
[  338.524001] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1198000 (Binary Ninja EXACT) ***
[  338.524008] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1199000 (Binary Ninja EXACT) ***
[  338.524015] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x119a000 (Binary Ninja EXACT) ***
[  338.524022] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x119b000 (Binary Ninja EXACT) ***
[  338.524029] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x119c000 (Binary Ninja EXACT) ***
[  338.524036] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x119c800 (Binary Ninja EXACT) ***
[  338.524043] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x119d000 (Binary Ninja EXACT) ***
[  338.524050] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x119d800 (Binary Ninja EXACT) ***
[  338.524057] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  338.524063] *** tisp_init: AE1 buffer allocated at 0x01198000 ***
[  338.524068] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  338.524075] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  338.524081] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  338.524087] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  338.524094] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  338.524099] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  338.524107] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  338.524115] tiziano_ae_params_refresh: Refreshing AE parameters
[  338.524126] tiziano_ae_params_refresh: AE parameters refreshed
[  338.524131] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  338.524137] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  338.524143] tiziano_ae_para_addr: Setting up AE parameter addresses
[  338.524148] tiziano_ae_para_addr: AE parameter addresses configured
[  338.524155] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  338.524162] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  338.524169] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  338.524176] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  338.524183] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  338.524189] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  338.524197] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  338.524203] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b550814 (Binary Ninja EXACT) ***
[  338.524211] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  338.524217] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  338.524224] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  338.524231] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  338.524237] tiziano_ae_set_hardware_param: Parameters written to AE0
[  338.524243] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  338.524250] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  338.524257] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  338.524263] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  338.524270] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  338.524277] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  338.524283] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  338.524290] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  338.524297] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  338.524303] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  338.524310] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  338.524317] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  338.524323] tiziano_ae_set_hardware_param: Parameters written to AE1
[  338.524328] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  338.524335] *** system_irq_func_set: Registered handler c06845dc at index 10 ***
[  338.536355] *** system_irq_func_set: Registered handler c06846f4 at index 27 ***
[  338.554257] *** system_irq_func_set: Registered handler c06845dc at index 26 ***
[  338.574446] *** system_irq_func_set: Registered handler c06847dc at index 29 ***
[  338.582117] *** system_irq_func_set: Registered handler c0684768 at index 28 ***
[  338.599963] *** system_irq_func_set: Registered handler c0684850 at index 30 ***
[  338.612025] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[  338.612040] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[  338.616365] *** system_irq_func_set: Registered handler c06848a4 at index 20 ***
[  338.634342] *** system_irq_func_set: Registered handler c06848f8 at index 18 ***
[  338.654556] *** system_irq_func_set: Registered handler c068494c at index 31 ***
[  338.662224] *** system_irq_func_set: Registered handler c06849a0 at index 11 ***
[  338.676496] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  338.676518] tiziano_deflicker_expt: Generated 119 LUT entries
[  338.676525] tisp_event_set_cb: Setting callback for event 1
[  338.676532] tisp_event_set_cb: Event 1 callback set to c06841dc
[  338.676538] tisp_event_set_cb: Setting callback for event 6
[  338.676545] tisp_event_set_cb: Event 6 callback set to c068373c
[  338.676551] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  338.676556] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  338.676564] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  338.676572] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  338.676578] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  338.676584] tiziano_awb_init: AWB hardware blocks enabled
[  338.676589] tiziano_gamma_init: Initializing Gamma processing
[  338.676595] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  338.676654] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  338.676660] tiziano_gib_init: Initializing GIB processing
[  338.676666] tiziano_lsc_init: Initializing LSC processing
[  338.676670] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  338.676678] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  338.676684] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  338.676691] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  338.676696] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  338.676753] tiziano_ccm_init: Initializing Color Correction Matrix
[  338.676759] tiziano_ccm_init: Using linear CCM parameters
[  338.676765] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  338.676772] jz_isp_ccm: EV=64, CT=9984
[  338.676778] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  338.676784] cm_control: saturation=128
[  338.676790] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  338.676796] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  338.676802] tiziano_ccm_init: CCM initialized successfully
[  338.676807] tiziano_dmsc_init: Initializing DMSC processing
[  338.676812] tiziano_sharpen_init: Initializing Sharpening
[  338.676818] tiziano_sharpen_init: Using linear sharpening parameters
[  338.676823] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  338.676830] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  338.676836] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  338.676862] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  338.676869] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  338.676875] tiziano_sharpen_init: Sharpening initialized successfully
[  338.676880] tiziano_sdns_init: Initializing SDNS processing
[  338.676889] tiziano_sdns_init: Using linear SDNS parameters
[  338.676894] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  338.676901] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  338.676907] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  338.676940] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  338.676946] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  338.676952] tiziano_sdns_init: SDNS processing initialized successfully
[  338.676958] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  338.676964] tiziano_mdns_init: Using linear MDNS parameters
[  338.676974] tiziano_mdns_init: MDNS processing initialized successfully
[  338.676980] tiziano_clm_init: Initializing CLM processing
[  338.676985] tiziano_dpc_init: Initializing DPC processing
[  338.676990] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  338.676996] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  338.677004] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  338.677009] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  338.677024] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  338.677030] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  338.677036] tiziano_hldc_init: Initializing HLDC processing
[  338.677043] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  338.677050] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  338.677056] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  338.677063] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  338.677070] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  338.677077] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  338.677084] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  338.677091] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  338.677098] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  338.677105] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  338.677112] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  338.677119] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  338.677126] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  338.677132] tiziano_adr_params_refresh: Refreshing ADR parameters
[  338.677137] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  338.677143] tiziano_adr_params_init: Initializing ADR parameter arrays
[  338.677150] tisp_adr_set_params: Writing ADR parameters to registers
[  338.677182] tisp_adr_set_params: ADR parameters written to hardware
[  338.677188] tisp_event_set_cb: Setting callback for event 18
[  338.677194] tisp_event_set_cb: Event 18 callback set to c06848f8
[  338.677200] tisp_event_set_cb: Setting callback for event 2
[  338.677207] tisp_event_set_cb: Event 2 callback set to c06833d8
[  338.677212] tiziano_adr_init: ADR processing initialized successfully
[  338.677219] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  338.677224] tiziano_bcsh_init: Initializing BCSH processing
[  338.677230] tiziano_ydns_init: Initializing YDNS processing
[  338.677234] tiziano_rdns_init: Initializing RDNS processing
[  338.677240] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  338.677245] tisp_event_init: Initializing ISP event system
[  338.677252] tisp_event_init: SAFE event system initialized with 20 nodes
[  338.677258] tisp_event_set_cb: Setting callback for event 4
[  338.677265] tisp_event_set_cb: Event 4 callback set to c0683404
[  338.677271] tisp_event_set_cb: Setting callback for event 5
[  338.677277] tisp_event_set_cb: Event 5 callback set to c06838cc
[  338.677283] tisp_event_set_cb: Setting callback for event 7
[  338.677290] tisp_event_set_cb: Event 7 callback set to c0683498
[  338.677295] tisp_event_set_cb: Setting callback for event 9
[  338.677302] tisp_event_set_cb: Event 9 callback set to c0683520
[  338.677307] tisp_event_set_cb: Setting callback for event 8
[  338.677314] tisp_event_set_cb: Event 8 callback set to c06835e4
[  338.677320] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  338.677325] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  338.677331] tisp_param_operate_init: Initializing parameter operations
[  338.677338] tisp_netlink_init: Initializing netlink communication
[  338.677344] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  338.677374] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  338.677387] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  338.677399] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  338.677406] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  338.677412] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  338.677417] tisp_code_create_tuning_node: Device already created, skipping
[  338.677424] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  338.677430] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  338.677436] *** ispcore_core_ops_init: Second tisp_init completed ***
[  338.677441] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  338.677450] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  338.677458] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  338.677464] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  338.677470] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
	---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[  338.677476] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  338.677480] ispcore_core_ops_init: Complete, result=0<6>[  338.677486] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  338.677492] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  338.677500] *** SENSOR_INIT: gc2053 enable=1 ***
[  338.677507] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  338.677514] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  338.677519] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  338.677525] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  338.677532] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  338.677538] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  338.677545] csi_video_s_stream: sd=85217800, enable=1
[  338.677551] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  338.677559] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  338.677566] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  338.677572] csi_video_s_stream: Stream ON - CSI state set to 4
[  338.677578] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  338.677585] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  338.677592] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40000, enable=1 ***
[  338.677598] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  338.677604] *** vic_core_s_stream: STREAM ON ***
[  338.677609] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  338.677616] tx_vic_disable_irq: VIC interrupts disabled (irq_enabled = 0)
[  338.677621] tx_vic_disable_irq: Calling VIC interrupt disable callback
[  338.677628] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  338.677635] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  338.677642] *** tx_vic_disable_irq: CRITICAL FIX - Disabling VIC interrupt (IRQ 38) at kernel level ***
[  338.677648] *** tx_vic_disable_irq: VIC interrupt (IRQ 38) DISABLED at kernel level ***
[  338.677654] tx_vic_disable_irq: VIC interrupt flag cleared and kernel interrupt disabled
[  338.677660] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  338.677668] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  338.677675] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  338.677681] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  338.677686] *** STREAMING: Configuring CPM registers for VIC access ***
[  338.706372] STREAMING: CPM clocks configured for VIC access
[  338.706386] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  338.706393] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  338.706400] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  338.706406] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  338.706413] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  338.706432] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  338.706438] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  338.706444] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  338.706452] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  338.706460] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  338.706466] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  338.706472] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  338.706478] *** VIC unlock: Commands written, checking VIC status register ***
[  338.706485] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  338.706490] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  338.706496] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  338.706502] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  338.706508] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  338.706514] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  338.706590] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  338.706598] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  338.706606] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  338.706613] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  338.706621] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  338.706627] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  338.706634] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  338.706640] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  338.706646] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  338.706652] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  338.706658] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  338.706664] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  338.706670] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  338.706677] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  338.706683] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  338.706689] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  338.706695] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  338.706702] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  338.706708] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  338.706716] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x3130322a, 0x4=0x00000000 ***
[  338.706725] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000001, 0x100=0x00000000, 0x14=0x00000630 ***
[  338.706732] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  338.706738] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  338.706745] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[  338.706752] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  338.706758] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  338.706763] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  338.706769] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  338.706775] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  338.706780] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  338.706786] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
root@ing-wyze-cam3-a000 ~# dmesg 
[  338.523992] *** CRITICAL FIX: data_b2f3c initialized to 0x81190000 (prevents stack corruption) ***
[  338.524001] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1198000 (Binary Ninja EXACT) ***
[  338.524008] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1199000 (Binary Ninja EXACT) ***
[  338.524015] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x119a000 (Binary Ninja EXACT) ***
[  338.524022] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x119b000 (Binary Ninja EXACT) ***
[  338.524029] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x119c000 (Binary Ninja EXACT) ***
[  338.524036] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x119c800 (Binary Ninja EXACT) ***
[  338.524043] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x119d000 (Binary Ninja EXACT) ***
[  338.524050] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x119d800 (Binary Ninja EXACT) ***
[  338.524057] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  338.524063] *** tisp_init: AE1 buffer allocated at 0x01198000 ***
[  338.524068] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  338.524075] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  338.524081] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  338.524087] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  338.524094] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  338.524099] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  338.524107] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  338.524115] tiziano_ae_params_refresh: Refreshing AE parameters
[  338.524126] tiziano_ae_params_refresh: AE parameters refreshed
[  338.524131] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  338.524137] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  338.524143] tiziano_ae_para_addr: Setting up AE parameter addresses
[  338.524148] tiziano_ae_para_addr: AE parameter addresses configured
[  338.524155] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  338.524162] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  338.524169] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  338.524176] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  338.524183] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  338.524189] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  338.524197] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  338.524203] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b550814 (Binary Ninja EXACT) ***
[  338.524211] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  338.524217] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  338.524224] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  338.524231] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  338.524237] tiziano_ae_set_hardware_param: Parameters written to AE0
[  338.524243] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  338.524250] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  338.524257] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  338.524263] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  338.524270] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  338.524277] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  338.524283] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  338.524290] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  338.524297] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  338.524303] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  338.524310] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  338.524317] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  338.524323] tiziano_ae_set_hardware_param: Parameters written to AE1
[  338.524328] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  338.524335] *** system_irq_func_set: Registered handler c06845dc at index 10 ***
[  338.536355] *** system_irq_func_set: Registered handler c06846f4 at index 27 ***
[  338.554257] *** system_irq_func_set: Registered handler c06845dc at index 26 ***
[  338.574446] *** system_irq_func_set: Registered handler c06847dc at index 29 ***
[  338.582117] *** system_irq_func_set: Registered handler c0684768 at index 28 ***
[  338.599963] *** system_irq_func_set: Registered handler c0684850 at index 30 ***
[  338.612025] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[  338.612040] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[  338.616365] *** system_irq_func_set: Registered handler c06848a4 at index 20 ***
[  338.634342] *** system_irq_func_set: Registered handler c06848f8 at index 18 ***
[  338.654556] *** system_irq_func_set: Registered handler c068494c at index 31 ***
[  338.662224] *** system_irq_func_set: Registered handler c06849a0 at index 11 ***
[  338.676496] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  338.676518] tiziano_deflicker_expt: Generated 119 LUT entries
[  338.676525] tisp_event_set_cb: Setting callback for event 1
[  338.676532] tisp_event_set_cb: Event 1 callback set to c06841dc
[  338.676538] tisp_event_set_cb: Setting callback for event 6
[  338.676545] tisp_event_set_cb: Event 6 callback set to c068373c
[  338.676551] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  338.676556] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  338.676564] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  338.676572] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  338.676578] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  338.676584] tiziano_awb_init: AWB hardware blocks enabled
[  338.676589] tiziano_gamma_init: Initializing Gamma processing
[  338.676595] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  338.676654] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  338.676660] tiziano_gib_init: Initializing GIB processing
[  338.676666] tiziano_lsc_init: Initializing LSC processing
[  338.676670] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  338.676678] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  338.676684] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  338.676691] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  338.676696] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  338.676753] tiziano_ccm_init: Initializing Color Correction Matrix
[  338.676759] tiziano_ccm_init: Using linear CCM parameters
[  338.676765] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  338.676772] jz_isp_ccm: EV=64, CT=9984
[  338.676778] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  338.676784] cm_control: saturation=128
[  338.676790] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  338.676796] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  338.676802] tiziano_ccm_init: CCM initialized successfully
[  338.676807] tiziano_dmsc_init: Initializing DMSC processing
[  338.676812] tiziano_sharpen_init: Initializing Sharpening
[  338.676818] tiziano_sharpen_init: Using linear sharpening parameters
[  338.676823] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  338.676830] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  338.676836] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  338.676862] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  338.676869] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  338.676875] tiziano_sharpen_init: Sharpening initialized successfully
[  338.676880] tiziano_sdns_init: Initializing SDNS processing
[  338.676889] tiziano_sdns_init: Using linear SDNS parameters
[  338.676894] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  338.676901] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  338.676907] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  338.676940] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  338.676946] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  338.676952] tiziano_sdns_init: SDNS processing initialized successfully
[  338.676958] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  338.676964] tiziano_mdns_init: Using linear MDNS parameters
[  338.676974] tiziano_mdns_init: MDNS processing initialized successfully
[  338.676980] tiziano_clm_init: Initializing CLM processing
[  338.676985] tiziano_dpc_init: Initializing DPC processing
[  338.676990] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  338.676996] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  338.677004] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  338.677009] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  338.677024] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  338.677030] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  338.677036] tiziano_hldc_init: Initializing HLDC processing
[  338.677043] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  338.677050] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  338.677056] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  338.677063] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  338.677070] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  338.677077] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  338.677084] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  338.677091] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  338.677098] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  338.677105] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  338.677112] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  338.677119] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  338.677126] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  338.677132] tiziano_adr_params_refresh: Refreshing ADR parameters
[  338.677137] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  338.677143] tiziano_adr_params_init: Initializing ADR parameter arrays
[  338.677150] tisp_adr_set_params: Writing ADR parameters to registers
[  338.677182] tisp_adr_set_params: ADR parameters written to hardware
[  338.677188] tisp_event_set_cb: Setting callback for event 18
[  338.677194] tisp_event_set_cb: Event 18 callback set to c06848f8
[  338.677200] tisp_event_set_cb: Setting callback for event 2
[  338.677207] tisp_event_set_cb: Event 2 callback set to c06833d8
[  338.677212] tiziano_adr_init: ADR processing initialized successfully
[  338.677219] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  338.677224] tiziano_bcsh_init: Initializing BCSH processing
[  338.677230] tiziano_ydns_init: Initializing YDNS processing
[  338.677234] tiziano_rdns_init: Initializing RDNS processing
[  338.677240] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  338.677245] tisp_event_init: Initializing ISP event system
[  338.677252] tisp_event_init: SAFE event system initialized with 20 nodes
[  338.677258] tisp_event_set_cb: Setting callback for event 4
[  338.677265] tisp_event_set_cb: Event 4 callback set to c0683404
[  338.677271] tisp_event_set_cb: Setting callback for event 5
[  338.677277] tisp_event_set_cb: Event 5 callback set to c06838cc
[  338.677283] tisp_event_set_cb: Setting callback for event 7
[  338.677290] tisp_event_set_cb: Event 7 callback set to c0683498
[  338.677295] tisp_event_set_cb: Setting callback for event 9
[  338.677302] tisp_event_set_cb: Event 9 callback set to c0683520
[  338.677307] tisp_event_set_cb: Setting callback for event 8
[  338.677314] tisp_event_set_cb: Event 8 callback set to c06835e4
[  338.677320] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  338.677325] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  338.677331] tisp_param_operate_init: Initializing parameter operations
[  338.677338] tisp_netlink_init: Initializing netlink communication
[  338.677344] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  338.677374] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  338.677387] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  338.677399] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  338.677406] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  338.677412] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  338.677417] tisp_code_create_tuning_node: Device already created, skipping
[  338.677424] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  338.677430] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  338.677436] *** ispcore_core_ops_init: Second tisp_init completed ***
[  338.677441] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  338.677450] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  338.677458] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  338.677464] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  338.677470] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  338.677476] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  338.677480] ispcore_core_ops_init: Complete, result=0<6>[  338.677486] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  338.677492] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  338.677500] *** SENSOR_INIT: gc2053 enable=1 ***
[  338.677507] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  338.677514] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  338.677519] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  338.677525] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  338.677532] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  338.677538] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  338.677545] csi_video_s_stream: sd=85217800, enable=1
[  338.677551] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  338.677559] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  338.677566] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  338.677572] csi_video_s_stream: Stream ON - CSI state set to 4
[  338.677578] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  338.677585] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  338.677592] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40000, enable=1 ***
[  338.677598] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  338.677604] *** vic_core_s_stream: STREAM ON ***
[  338.677609] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  338.677616] tx_vic_disable_irq: VIC interrupts disabled (irq_enabled = 0)
[  338.677621] tx_vic_disable_irq: Calling VIC interrupt disable callback
[  338.677628] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  338.677635] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  338.677642] *** tx_vic_disable_irq: CRITICAL FIX - Disabling VIC interrupt (IRQ 38) at kernel level ***
[  338.677648] *** tx_vic_disable_irq: VIC interrupt (IRQ 38) DISABLED at kernel level ***
[  338.677654] tx_vic_disable_irq: VIC interrupt flag cleared and kernel interrupt disabled
[  338.677660] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  338.677668] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  338.677675] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  338.677681] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  338.677686] *** STREAMING: Configuring CPM registers for VIC access ***
[  338.706372] STREAMING: CPM clocks configured for VIC access
[  338.706386] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  338.706393] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  338.706400] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  338.706406] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  338.706413] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  338.706432] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  338.706438] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  338.706444] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  338.706452] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  338.706460] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  338.706466] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  338.706472] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  338.706478] *** VIC unlock: Commands written, checking VIC status register ***
[  338.706485] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  338.706490] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  338.706496] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  338.706502] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  338.706508] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  338.706514] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  338.706590] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  338.706598] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  338.706606] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  338.706613] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  338.706621] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  338.706627] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  338.706634] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  338.706640] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  338.706646] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  338.706652] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  338.706658] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  338.706664] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  338.706670] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  338.706677] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  338.706683] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  338.706689] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  338.706695] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  338.706702] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  338.706708] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  338.706716] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x3130322a, 0x4=0x00000000 ***
[  338.706725] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000001, 0x100=0x00000000, 0x14=0x00000630 ***
[  338.706732] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  338.706738] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  338.706745] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[  338.706752] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  338.706758] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  338.706763] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  338.706769] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  338.706775] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  338.706780] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  338.706786] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  338.732122] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80490000 ***
[  338.746378] *** VIC IRQ: Got vic_dev=85f40000 ***
[  338.756477] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f40000 ***
[  338.773764] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  338.783864] *** VIC IRQ: Got vic_regs=b0023000 ***
[  338.793972] *** VIC IRQ: Checking vic_regs validity: vic_regs=b0023000 ***
[  338.814158] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  338.822985] *** VIC IRQ: About to read VIC registers at b0023000 ***
[  338.833480] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.833495] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  338.833504] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  338.833514] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  338.833523] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  338.833532] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  338.833542] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  338.833551] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  338.833560] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  338.833569] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  338.833578] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  338.833588] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  338.833597] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  338.833606] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  338.833616] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.833624] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  338.833634] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  338.833643] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.833652] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  338.833662] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  338.833671] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.833680] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  338.833690] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  338.833699] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  338.833708] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  338.833718] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  338.833727] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  338.833736] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  338.833749] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  338.833758] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  338.833768] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  338.833777] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  338.833786] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  338.833796] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.833805] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  338.833814] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  338.833824] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  338.833833] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  338.833842] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  338.833851] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  338.833860] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  338.833870] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  338.833879] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  338.833888] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.833898] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  338.833907] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  338.833916] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.833926] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  338.833935] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  338.833944] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  338.833954] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  338.833963] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  338.833972] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.833982] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  338.833991] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  338.834000] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  338.834010] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  338.834019] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  338.834028] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834038] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  338.834047] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834056] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  338.834066] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834075] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834084] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  338.834094] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  338.834103] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  338.834112] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  338.834121] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834130] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  338.834140] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  338.834149] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834158] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  338.834168] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  338.834177] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  338.834186] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  338.834196] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  338.834205] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834214] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  338.834224] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  338.834233] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  338.834242] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  338.834252] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  338.834261] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834270] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  338.834280] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834289] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  338.834298] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834308] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834317] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  338.834326] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  338.834336] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  338.834345] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  338.834354] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834364] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  338.834373] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  338.834382] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834392] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  338.834401] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  338.834411] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  338.834420] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  338.834430] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  338.834439] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834448] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  338.834458] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  338.834467] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  338.834476] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  338.834486] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  338.834495] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834504] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  338.834514] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834523] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  338.834532] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834542] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834551] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  338.834560] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  338.834570] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  338.834579] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  338.834588] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834598] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  338.834607] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  338.834616] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834626] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
d[  338.834635] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  338.834644] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  338.834654] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  338.834663] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  338.834672] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834831] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 7440.000 ms)
[  338.834840] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834850] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 7440.000 ms)
[  338.839680] *** VIC IRQ: About to read reg 0x1e8 ***
[  338.854516] *** VIC IRQ: Read reg 0x1e8 = 0x0 ***
[  338.866356] *** VIC IRQ: About to read reg 0x1e0 ***
[  338.871542] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  338.881659] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  338.891756] *** VIC IRQ: Read v1_10 = 0x0 ***
[  338.896248] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  338.912682] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  338.926341] *** VIC IRQ: Register writes completed ***
[  338.936353] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  338.954034] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  338.967930] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  338.984586] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  339.004764] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  339.004774] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  339.004782] *** VIC FRAME DONE: Frame completion signaled ***
[  339.004788] *** VIC TEST 2: Manual frame done function returned -1066711268 ***
[  339.004794] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  339.004801] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[  339.004807] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  339.004813] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  339.004820] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  339.004828] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  339.004833] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  339.004839] *** tx_vic_enable_irq: completed successfully ***
[  339.004845] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  339.004851] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  339.004858] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  339.004867] *** vin_s_stream: SAFE implementation - sd=84cda000, enable=1 ***
[  339.004874] vin_s_stream: VIN state = 3, enable = 1
[  339.004880] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.004889] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.004896] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.004902] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  339.004908] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  339.004914] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  339.004920] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  339.004928] gc2053: s_stream called with enable=1
[  339.004936] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.004942] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.004948] gc2053: About to write streaming registers for interface 1
[  339.004954] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.004964] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.005285] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.005293] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.005302] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.005622] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.005630] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.005636] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.005643] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.005649] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.005655] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.005661] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  339.005668] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  339.005674] gc2053: s_stream called with enable=1
[  339.005681] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.005687] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.005693] gc2053: About to write streaming registers for interface 1
[  339.005699] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.005708] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.006020] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.006027] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.006036] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.006376] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.006384] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.006390] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.006396] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.006402] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.006408] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.006415] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  339.006452] ISP IOCTL: cmd=0x800456d0 arg=0x7fd11d10
[  339.006460] TX_ISP_VIDEO_LINK_SETUP: config=0
[  339.006466] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  339.006473] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  339.006480] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  339.006486] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  339.006492] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  339.006499] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  339.006505] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  339.006511] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  339.006518] csi_video_s_stream: sd=85217800, enable=1
[  339.006523] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.006531] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.006538] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.006543] csi_video_s_stream: Stream ON - CSI state set to 4
[  339.006550] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40000, enable=1 ***
[  339.006556] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  339.006562] *** vic_core_s_stream: STREAM ON ***
[  339.006568] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  339.006574] *** vin_s_stream: SAFE implementation - sd=84cda000, enable=1 ***
[  339.006580] vin_s_stream: VIN state = 4, enable = 1
[  339.006586] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.006593] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.006600] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.006605] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  339.006611] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  339.006618] gc2053: s_stream called with enable=1
[  339.006624] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.006630] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.006637] gc2053: About to write streaming registers for interface 1
[  339.006643] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.006652] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.006965] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.006972] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.006980] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.007297] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.007304] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.007311] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.007318] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.007324] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.007330] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.007336] gc2053: s_stream called with enable=1
[  339.007343] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.007349] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.007356] gc2053: About to write streaming registers for interface 1
[  339.007362] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.007370] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.007684] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.007692] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.007700] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.008014] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.008021] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.008027] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.008034] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.008040] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.008046] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.214276] ISP M0 device open called from pid 2905
[  339.214310] *** REFERENCE DRIVER IMPLEMENTATION ***
[  339.214318] ISP M0 tuning buffer allocated: 805a0000 (size=0x500c, aligned)
[  339.214324] tisp_par_ioctl global variable set: 805a0000
[  339.214378] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  339.214385] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  339.214391] isp_core_tuning_init: Initializing tuning data structure
[  339.214410] isp_core_tuning_init: Tuning data structure initialized at 805a8000
[  339.214416] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  339.214422] *** SAFE: mode_flag properly initialized using struct member access ***
[  339.214429] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a8000
[  339.214435] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  339.214441] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  339.214448] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.214455] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  339.214461] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  339.214467] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  339.214472] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  339.214496] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  339.214503] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  339.214534] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  339.214544] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  339.214552] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  339.214558] CRITICAL: Cannot access saturation field at 805a8024 - PREVENTING BadVA CRASH
[  339.214917] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.214930] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  339.214937] Set control: cmd=0x980901 value=128
[  339.214998] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215006] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  339.215013] Set control: cmd=0x98091b value=128
[  339.215068] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215076] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
m[  339.215082] Set control: cmd=0x980902 value=128
[  339.215089] tisp_bcsh_saturation: saturation=128
[  339.215094] tiziano_bcsh_update: Updating BCSH parameters
[  339.215102]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  339.215108] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  339.215164] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215172] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  339.215178] Set control: cmd=0x980900 value=128
[  339.215250] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215258] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  339.215264] Set control: cmd=0x980901 value=128
[  339.215319] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215327] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  339.215334] Set control: cmd=0x98091b value=128
[  339.215387] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215395] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  339.215402] Set control: cmd=0x980902 value=128
[  339.215408] tisp_bcsh_saturation: saturation=128
[  339.215413] tiziano_bcsh_update: Updating BCSH parameters
[  339.215420]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  339.215426] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  339.215482] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215490] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  339.215497] Set control: cmd=0x980900 value=128
[  339.215557] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.215566] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.215572] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.215638] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.215646] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.215652] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.217011] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.217024] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  339.217032] Set control: cmd=0x980914 value=0
[  339.217202] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.217212] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  339.217218] Set control: cmd=0x980915 value=0
[  339.217332] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.217342] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.217348] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.217484] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  339.217496] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  339.217504] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  339.217511] csi_video_s_stream: sd=85217800, enable=0
[  339.217517] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.217526] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.217532] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.217538] csi_video_s_stream: Stream OFF - CSI state set to 3
[  339.217546] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40000, enable=0 ***
[  339.217552] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  339.217558] *** vic_core_s_stream: STREAM OFF ***
[  339.217563] vic_core_s_stream: Stream OFF - state 4 -> 3
[  339.217570] *** vin_s_stream: SAFE implementation - sd=84cda000, enable=0 ***
[  339.217577] vin_s_stream: VIN state = 4, enable = 0
[  339.217582] *** tx_isp_get_sensor: Searching subdev array for sensors ***
	[INFO:Opus.cpp]: Encoder bitrate: 40000
[  339.217590] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.217596] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.217602] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  339.217608] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  339.217616] gc2053: s_stream called with enable=0
[  339.217623] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.217630] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  339.217636] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  339.217645] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.217968] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.217977] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.217986] sensor_write: reg=0x3e val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.218336] sensor_write: reg=0x3e val=0x00 SUCCESS
[  339.218348] sensor_write_array: reg[2] 0x3e=0x00 OK
[  339.218354] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.218361] gc2053: Sensor hardware streaming stopped
[  339.218368] gc2053: s_stream called with enable=0
[  339.218375] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.218381] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  339.218387] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  339.218396] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.222929] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.222942] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.222952] sensor_write: reg=0x3e val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.223390] sensor_write: reg=0x3e val=0x00 SUCCESS
[  339.223399] sensor_write_array: reg[2] 0x3e=0x00 OK
[  339.223406] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.223412] gc2053: Sensor hardware streaming stopped
[  339.223428] ISP IOCTL: cmd=0x800456d1 arg=0x7fd11d10
[  339.223436] tx_isp_video_link_destroy: Destroying links for config 0
[  339.223444] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  339.223452] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.223460] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  339.223467] Set control: cmd=0x8000164 value=1
[  339.223475] ISP IOCTL: cmd=0x800456d0 arg=0x7fd11d10
[  339.223481] TX_ISP_VIDEO_LINK_SETUP: config=0
[  339.223487] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  339.223493] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  339.223500] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  339.223506] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  339.223512] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  339.223519] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  339.223526] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  339.223532] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  339.223539] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  339.223546] csi_video_s_stream: sd=85217800, enable=1
[  339.223551] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.223560] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.223566] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.223572] csi_video_s_stream: Stream ON - CSI state set to 4
[  339.223580] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40000, enable=1 ***
[  339.223586] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  339.223591] *** vic_core_s_stream: STREAM ON ***
[  339.223596] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  339.223603] tx_vic_disable_irq: VIC interrupts disabled (irq_enabled = 0)
[  339.223608] tx_vic_disable_irq: Calling VIC interrupt disable callback
[  339.223615] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  339.223622] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  339.223629] *** tx_vic_disable_irq: CRITICAL FIX - Disabling VIC interrupt (IRQ 38) at kernel level ***
[  339.223636] *** tx_vic_disable_irq: VIC interrupt (IRQ 38) DISABLED at kernel level ***
[  339.223642] tx_vic_disable_irq: VIC interrupt flag cleared and kernel interrupt disabled
[  339.223648] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.223655] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.223662] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.223668] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  339.223674] *** STREAMING: Configuring CPM registers for VIC access ***
[  339.223794] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.223804] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  339.223811] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  339.223817] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  339.223822] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  339.246370] STREAMING: CPM clocks configured for VIC access
[  339.246384] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  339.246391] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  339.246398] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  339.246404] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  339.246411] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  339.246417] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  339.246423] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  339.246429] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  339.246437] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  339.246444] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  339.246450] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  339.246456] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  339.246462] *** VIC unlock: Commands written, checking VIC status register ***
[  339.246469] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  339.246474] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  339.246480] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  339.246486] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  339.246492] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  339.246498] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  339.246570] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  339.246578] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  339.246585] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  339.246593] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  339.246599] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  339.246606] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  339.246612] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  339.246618] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  339.246624] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  339.246630] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  339.246636] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  339.246642] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  339.246649] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  339.246655] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  339.246661] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  339.246667] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  339.246674] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  339.246680] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  339.246688] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x3130322a, 0x4=0x00000000 ***
[  339.246696] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000001, 0x100=0x00000000, 0x14=0x00000630 ***
[  339.246703] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  339.246709] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  339.246717] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[  339.246723] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  339.246729] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  339.246734] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  339.246740] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  339.246746] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  339.246752] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  339.246758] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  339.265042] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80490000 ***
[  339.285253] *** VIC IRQ: Got vic_dev=85f40000 ***
[  339.290139] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f40000 ***
[  339.306497] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  339.312597] *** VIC IRQ: Got vic_regs=b0023000 ***
[  339.326365] *** VIC IRQ: Checking vic_regs validity: vic_regs=b0023000 ***
[  339.343817] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  339.358357] *** VIC IRQ: About to read VIC registers at b0023000 ***
[  339.375187] *** VIC IRQ: About to read reg 0x1e8 ***
[  339.385298] *** VIC IRQ: Read reg 0x1e8 = 0x0 ***
[  339.395404] *** VIC IRQ: About to read reg 0x1e0 ***
[  339.405512] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  339.415619] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  339.420595] *** VIC IRQ: Read v1_10 = 0x0 ***
[  339.425083] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
root@ing-wyze-cam3-a000 ~# dm[INFO:WS.cpp]: Server started on port 8089
root@ing-wyze-cam3-a000 ~# dmesg 
[  338.676807] tiziano_dmsc_init: Initializing DMSC processing
[  338.676812] tiziano_sharpen_init: Initializing Sharpening
[  338.676818] tiziano_sharpen_init: Using linear sharpening parameters
[  338.676823] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  338.676830] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  338.676836] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  338.676862] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  338.676869] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  338.676875] tiziano_sharpen_init: Sharpening initialized successfully
[  338.676880] tiziano_sdns_init: Initializing SDNS processing
[  338.676889] tiziano_sdns_init: Using linear SDNS parameters
[  338.676894] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  338.676901] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  338.676907] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  338.676940] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  338.676946] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  338.676952] tiziano_sdns_init: SDNS processing initialized successfully
[  338.676958] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  338.676964] tiziano_mdns_init: Using linear MDNS parameters
[  338.676974] tiziano_mdns_init: MDNS processing initialized successfully
[  338.676980] tiziano_clm_init: Initializing CLM processing
[  338.676985] tiziano_dpc_init: Initializing DPC processing
[  338.676990] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  338.676996] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  338.677004] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  338.677009] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  338.677024] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  338.677030] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  338.677036] tiziano_hldc_init: Initializing HLDC processing
[  338.677043] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  338.677050] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  338.677056] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  338.677063] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  338.677070] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  338.677077] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  338.677084] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  338.677091] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  338.677098] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  338.677105] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  338.677112] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  338.677119] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  338.677126] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  338.677132] tiziano_adr_params_refresh: Refreshing ADR parameters
[  338.677137] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  338.677143] tiziano_adr_params_init: Initializing ADR parameter arrays
[  338.677150] tisp_adr_set_params: Writing ADR parameters to registers
[  338.677182] tisp_adr_set_params: ADR parameters written to hardware
[  338.677188] tisp_event_set_cb: Setting callback for event 18
[  338.677194] tisp_event_set_cb: Event 18 callback set to c06848f8
[  338.677200] tisp_event_set_cb: Setting callback for event 2
[  338.677207] tisp_event_set_cb: Event 2 callback set to c06833d8
[  338.677212] tiziano_adr_init: ADR processing initialized successfully
[  338.677219] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  338.677224] tiziano_bcsh_init: Initializing BCSH processing
[  338.677230] tiziano_ydns_init: Initializing YDNS processing
[  338.677234] tiziano_rdns_init: Initializing RDNS processing
[  338.677240] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  338.677245] tisp_event_init: Initializing ISP event system
[  338.677252] tisp_event_init: SAFE event system initialized with 20 nodes
[  338.677258] tisp_event_set_cb: Setting callback for event 4
[  338.677265] tisp_event_set_cb: Event 4 callback set to c0683404
[  338.677271] tisp_event_set_cb: Setting callback for event 5
[  338.677277] tisp_event_set_cb: Event 5 callback set to c06838cc
[  338.677283] tisp_event_set_cb: Setting callback for event 7
[  338.677290] tisp_event_set_cb: Event 7 callback set to c0683498
[  338.677295] tisp_event_set_cb: Setting callback for event 9
[  338.677302] tisp_event_set_cb: Event 9 callback set to c0683520
[  338.677307] tisp_event_set_cb: Setting callback for event 8
[  338.677314] tisp_event_set_cb: Event 8 callback set to c06835e4
[  338.677320] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  338.677325] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  338.677331] tisp_param_operate_init: Initializing parameter operations
[  338.677338] tisp_netlink_init: Initializing netlink communication
[  338.677344] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  338.677374] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  338.677387] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  338.677399] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  338.677406] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  338.677412] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  338.677417] tisp_code_create_tuning_node: Device already created, skipping
[  338.677424] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  338.677430] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  338.677436] *** ispcore_core_ops_init: Second tisp_init completed ***
[  338.677441] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  338.677450] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  338.677458] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  338.677464] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  338.677470] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  338.677476] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  338.677480] ispcore_core_ops_init: Complete, result=0<6>[  338.677486] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  338.677492] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  338.677500] *** SENSOR_INIT: gc2053 enable=1 ***
[  338.677507] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  338.677514] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  338.677519] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  338.677525] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  338.677532] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  338.677538] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  338.677545] csi_video_s_stream: sd=85217800, enable=1
[  338.677551] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  338.677559] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  338.677566] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  338.677572] csi_video_s_stream: Stream ON - CSI state set to 4
[  338.677578] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  338.677585] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  338.677592] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40000, enable=1 ***
[  338.677598] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  338.677604] *** vic_core_s_stream: STREAM ON ***
[  338.677609] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  338.677616] tx_vic_disable_irq: VIC interrupts disabled (irq_enabled = 0)
[  338.677621] tx_vic_disable_irq: Calling VIC interrupt disable callback
[  338.677628] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  338.677635] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  338.677642] *** tx_vic_disable_irq: CRITICAL FIX - Disabling VIC interrupt (IRQ 38) at kernel level ***
[  338.677648] *** tx_vic_disable_irq: VIC interrupt (IRQ 38) DISABLED at kernel level ***
[  338.677654] tx_vic_disable_irq: VIC interrupt flag cleared and kernel interrupt disabled
[  338.677660] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  338.677668] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  338.677675] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  338.677681] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  338.677686] *** STREAMING: Configuring CPM registers for VIC access ***
[  338.706372] STREAMING: CPM clocks configured for VIC access
[  338.706386] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  338.706393] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  338.706400] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  338.706406] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  338.706413] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  338.706432] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  338.706438] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  338.706444] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  338.706452] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  338.706460] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  338.706466] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  338.706472] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  338.706478] *** VIC unlock: Commands written, checking VIC status register ***
[  338.706485] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  338.706490] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  338.706496] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  338.706502] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  338.706508] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  338.706514] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  338.706590] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  338.706598] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  338.706606] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  338.706613] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  338.706621] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  338.706627] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  338.706634] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  338.706640] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  338.706646] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  338.706652] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  338.706658] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  338.706664] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  338.706670] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  338.706677] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  338.706683] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  338.706689] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  338.706695] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  338.706702] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  338.706708] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  338.706716] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x3130322a, 0x4=0x00000000 ***
[  338.706725] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000001, 0x100=0x00000000, 0x14=0x00000630 ***
[  338.706732] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  338.706738] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  338.706745] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[  338.706752] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  338.706758] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  338.706763] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  338.706769] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  338.706775] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  338.706780] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  338.706786] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  338.732122] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80490000 ***
[  338.746378] *** VIC IRQ: Got vic_dev=85f40000 ***
[  338.756477] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f40000 ***
[  338.773764] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  338.783864] *** VIC IRQ: Got vic_regs=b0023000 ***
[  338.793972] *** VIC IRQ: Checking vic_regs validity: vic_regs=b0023000 ***
[  338.814158] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  338.822985] *** VIC IRQ: About to read VIC registers at b0023000 ***
[  338.833480] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.833495] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  338.833504] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  338.833514] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  338.833523] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  338.833532] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  338.833542] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  338.833551] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  338.833560] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  338.833569] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  338.833578] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  338.833588] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  338.833597] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  338.833606] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  338.833616] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.833624] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  338.833634] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  338.833643] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.833652] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  338.833662] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  338.833671] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.833680] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  338.833690] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  338.833699] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  338.833708] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  338.833718] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  338.833727] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  338.833736] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  338.833749] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  338.833758] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  338.833768] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  338.833777] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  338.833786] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  338.833796] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.833805] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  338.833814] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  338.833824] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  338.833833] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  338.833842] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  338.833851] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  338.833860] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  338.833870] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  338.833879] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  338.833888] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.833898] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  338.833907] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  338.833916] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.833926] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  338.833935] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  338.833944] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  338.833954] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  338.833963] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  338.833972] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.833982] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  338.833991] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  338.834000] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  338.834010] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  338.834019] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  338.834028] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834038] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  338.834047] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834056] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  338.834066] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834075] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834084] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  338.834094] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  338.834103] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  338.834112] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  338.834121] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834130] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  338.834140] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  338.834149] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834158] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  338.834168] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  338.834177] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  338.834186] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  338.834196] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  338.834205] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834214] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  338.834224] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  338.834233] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  338.834242] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  338.834252] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  338.834261] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834270] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  338.834280] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834289] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  338.834298] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834308] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834317] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  338.834326] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  338.834336] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  338.834345] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  338.834354] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834364] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  338.834373] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  338.834382] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834392] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  338.834401] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  338.834411] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  338.834420] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  338.834430] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  338.834439] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834448] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  338.834458] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  338.834467] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  338.834476] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  338.834486] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  338.834495] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834504] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  338.834514] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834523] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  338.834532] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834542] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834551] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  338.834560] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  338.834570] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  338.834579] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  338.834588] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834598] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  338.834607] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  338.834616] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834626] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  338.834635] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  338.834644] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  338.834654] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  338.834663] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  338.834672] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834831] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 7440.000 ms)
[  338.834840] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834850] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 7440.000 ms)
[  338.839680] *** VIC IRQ: About to read reg 0x1e8 ***
[  338.854516] *** VIC IRQ: Read reg 0x1e8 = 0x0 ***
[  338.866356] *** VIC IRQ: About to read reg 0x1e0 ***
[  338.871542] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  338.881659] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  338.891756] *** VIC IRQ: Read v1_10 = 0x0 ***
[  338.896248] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  338.912682] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  338.926341] *** VIC IRQ: Register writes completed ***
[  338.936353] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  338.954034] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  338.967930] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  338.984586] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  339.004764] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  339.004774] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  339.004782] *** VIC FRAME DONE: Frame completion signaled ***
[  339.004788] *** VIC TEST 2: Manual frame done function returned -1066711268 ***
[  339.004794] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  339.004801] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[  339.004807] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  339.004813] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  339.004820] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  339.004828] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  339.004833] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  339.004839] *** tx_vic_enable_irq: completed successfully ***
[  339.004845] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  339.004851] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  339.004858] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  339.004867] *** vin_s_stream: SAFE implementation - sd=84cda000, enable=1 ***
[  339.004874] vin_s_stream: VIN state = 3, enable = 1
[  339.004880] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.004889] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.004896] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.004902] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  339.004908] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  339.004914] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  339.004920] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  339.004928] gc2053: s_stream called with enable=1
[  339.004936] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.004942] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.004948] gc2053: About to write streaming registers for interface 1
[  339.004954] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.004964] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.005285] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.005293] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.005302] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.005622] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.005630] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.005636] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.005643] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.005649] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.005655] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.005661] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  339.005668] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  339.005674] gc2053: s_stream called with enable=1
[  339.005681] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.005687] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.005693] gc2053: About to write streaming registers for interface 1
[  339.005699] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.005708] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.006020] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.006027] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.006036] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.006376] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.006384] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.006390] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.006396] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.006402] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.006408] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.006415] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  339.006452] ISP IOCTL: cmd=0x800456d0 arg=0x7fd11d10
[  339.006460] TX_ISP_VIDEO_LINK_SETUP: config=0
[  339.006466] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  339.006473] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  339.006480] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  339.006486] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  339.006492] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  339.006499] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  339.006505] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  339.006511] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  339.006518] csi_video_s_stream: sd=85217800, enable=1
[  339.006523] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.006531] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.006538] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.006543] csi_video_s_stream: Stream ON - CSI state set to 4
[  339.006550] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40000, enable=1 ***
[  339.006556] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  339.006562] *** vic_core_s_stream: STREAM ON ***
[  339.006568] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  339.006574] *** vin_s_stream: SAFE implementation - sd=84cda000, enable=1 ***
[  339.006580] vin_s_stream: VIN state = 4, enable = 1
[  339.006586] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.006593] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.006600] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.006605] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  339.006611] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  339.006618] gc2053: s_stream called with enable=1
[  339.006624] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.006630] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.006637] gc2053: About to write streaming registers for interface 1
[  339.006643] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.006652] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.006965] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.006972] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.006980] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.007297] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.007304] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.007311] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.007318] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.007324] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.007330] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.007336] gc2053: s_stream called with enable=1
[  339.007343] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.007349] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.007356] gc2053: About to write streaming registers for interface 1
[  339.007362] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.007370] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.007684] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.007692] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.007700] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.008014] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.008021] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.008027] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.008034] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.008040] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.008046] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.214276] ISP M0 device open called from pid 2905
[  339.214310] *** REFERENCE DRIVER IMPLEMENTATION ***
[  339.214318] ISP M0 tuning buffer allocated: 805a0000 (size=0x500c, aligned)
[  339.214324] tisp_par_ioctl global variable set: 805a0000
[  339.214378] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  339.214385] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  339.214391] isp_core_tuning_init: Initializing tuning data structure
[  339.214410] isp_core_tuning_init: Tuning data structure initialized at 805a8000
[  339.214416] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  339.214422] *** SAFE: mode_flag properly initialized using struct member access ***
[  339.214429] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a8000
[  339.214435] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  339.214441] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  339.214448] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.214455] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  339.214461] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  339.214467] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  339.214472] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  339.214496] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  339.214503] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  339.214534] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  339.214544] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  339.214552] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  339.214558] CRITICAL: Cannot access saturation field at 805a8024 - PREVENTING BadVA CRASH
d[  339.214917] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.214930] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  339.214937] Set control: cmd=0x980901 value=128
[  339.214998] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215006] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  339.215013] Set control: cmd=0x98091b value=128
[  339.215068] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215076] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  339.215082] Set control: cmd=0x980902 value=128
[  339.215089] tisp_bcsh_saturation: saturation=128
[  339.215094] tiziano_bcsh_update: Updating BCSH parameters
[  339.215102]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  339.215108] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  339.215164] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215172] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  339.215178] Set control: cmd=0x980900 value=128
[  339.215250] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215258] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  339.215264] Set control: cmd=0x980901 value=128
[  339.215319] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215327] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  339.215334] Set control: cmd=0x98091b value=128
[  339.215387] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215395] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  339.215402] Set control: cmd=0x980902 value=128
[  339.215408] tisp_bcsh_saturation: saturation=128
[  339.215413] tiziano_bcsh_update: Updating BCSH parameters
[  339.215420]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  339.215426] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  339.215482] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215490] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  339.215497] Set control: cmd=0x980900 value=128
[  339.215557] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.215566] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.215572] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.215638] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.215646] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.215652] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.217011] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.217024] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  339.217032] Set control: cmd=0x980914 value=0
[  339.217202] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.217212] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  339.217218] Set control: cmd=0x980915 value=0
[  339.217332] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.217342] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.217348] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.217484] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  339.217496] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  339.217504] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  339.217511] csi_video_s_stream: sd=85217800, enable=0
[  339.217517] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.217526] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.217532] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.217538] csi_video_s_stream: Stream OFF - CSI state set to 3
[  339.217546] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40000, enable=0 ***
[  339.217552] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  339.217558] *** vic_core_s_stream: STREAM OFF ***
[  339.217563] vic_core_s_stream: Stream OFF - state 4 -> 3
[  339.217570] *** vin_s_stream: SAFE implementation - sd=84cda000, enable=0 ***
[  339.217577] vin_s_stream: VIN state = 4, enable = 0
[  339.217582] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.217590] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.217596] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.217602] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  339.217608] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  339.217616] gc2053: s_stream called with enable=0
[  339.217623] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.217630] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  339.217636] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  339.217645] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.217968] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.217977] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.217986] sensor_write: reg=0x3e val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.218336] sensor_write: reg=0x3e val=0x00 SUCCESS
[  339.218348] sensor_write_array: reg[2] 0x3e=0x00 OK
[  339.218354] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.218361] gc2053: Sensor hardware streaming stopped
[  339.218368] gc2053: s_stream called with enable=0
[  339.218375] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.218381] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  339.218387] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  339.218396] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.222929] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.222942] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.222952] sensor_write: reg=0x3e val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.223390] sensor_write: reg=0x3e val=0x00 SUCCESS
[  339.223399] sensor_write_array: reg[2] 0x3e=0x00 OK
[  339.223406] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.223412] gc2053: Sensor hardware streaming stopped
[  339.223428] ISP IOCTL: cmd=0x800456d1 arg=0x7fd11d10
[  339.223436] tx_isp_video_link_destroy: Destroying links for config 0
[  339.223444] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  339.223452] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.223460] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  339.223467] Set control: cmd=0x8000164 value=1
[  339.223475] ISP IOCTL: cmd=0x800456d0 arg=0x7fd11d10
[  339.223481] TX_ISP_VIDEO_LINK_SETUP: config=0
[  339.223487] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  339.223493] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  339.223500] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  339.223506] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  339.223512] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  339.223519] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  339.223526] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  339.223532] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  339.223539] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  339.223546] csi_video_s_stream: sd=85217800, enable=1
[  339.223551] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.223560] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.223566] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.223572] csi_video_s_stream: Stream ON - CSI state set to 4
[  339.223580] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40000, enable=1 ***
[  339.223586] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  339.223591] *** vic_core_s_stream: STREAM ON ***
[  339.223596] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  339.223603] tx_vic_disable_irq: VIC interrupts disabled (irq_enabled = 0)
[  339.223608] tx_vic_disable_irq: Calling VIC interrupt disable callback
[  339.223615] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  339.223622] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  339.223629] *** tx_vic_disable_irq: CRITICAL FIX - Disabling VIC interrupt (IRQ 38) at kernel level ***
[  339.223636] *** tx_vic_disable_irq: VIC interrupt (IRQ 38) DISABLED at kernel level ***
[  339.223642] tx_vic_disable_irq: VIC interrupt flag cleared and kernel interrupt disabled
[  339.223648] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.223655] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.223662] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.223668] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  339.223674] *** STREAMING: Configuring CPM registers for VIC access ***
[  339.223794] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.223804] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  339.223811] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  339.223817] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  339.223822] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  339.246370] STREAMING: CPM clocks configured for VIC access
[  339.246384] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  339.246391] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  339.246398] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  339.246404] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  339.246411] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  339.246417] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  339.246423] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  339.246429] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  339.246437] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  339.246444] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  339.246450] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  339.246456] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  339.246462] *** VIC unlock: Commands written, checking VIC status register ***
[  339.246469] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  339.246474] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
warn: shm_init,53shm init already
[  339.246480] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  339.246486] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  339.246492] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  339.246498] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  339.246570] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  339.246578] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  339.246585] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  339.246593] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  339.246599] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  339.246606] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  339.246612] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  339.246618] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  339.246624] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  339.246630] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  339.246636] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  339.246642] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  339.246649] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  339.246655] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  339.246661] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  339.246667] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  339.246674] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  339.246680] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  339.246688] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x3130322a, 0x4=0x00000000 ***
[  339.246696] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000001, 0x100=0x00000000, 0x14=0x00000630 ***
[  339.246703] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  339.246709] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  339.246717] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[  339.246723] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  339.246729] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  339.246734] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  339.246740] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  339.246746] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  339.246752] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  339.246758] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  339.265042] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80490000 ***
[  339.285253] *** VIC IRQ: Got vic_dev=85f40000 ***
[  339.290139] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f40000 ***
[  339.306497] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  339.312597] *** VIC IRQ: Got vic_regs=b0023000 ***
[  339.326365] *** VIC IRQ: Checking vic_regs validity: vic_regs=b0023000 ***
[  339.343817] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  339.358357] *** VIC IRQ: About to read VIC registers at b0023000 ***
[  339.375187] *** VIC IRQ: About to read reg 0x1e8 ***
[  339.385298] *** VIC IRQ: Read reg 0x1e8 = 0x0 ***
[  339.395404] *** VIC IRQ: About to read reg 0x1e0 ***
[  339.405512] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  339.415619] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  339.420595] *** VIC IRQ: Read v1_10 = 0x0 ***
[  339.425083] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  339.451626] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  339.466361] *** VIC IRQ: Register writes completed ***
[  339.471667] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  339.488841] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  339.495045] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  339.516351] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  339.535139] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  339.535150] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  339.535157] *** VIC FRAME DONE: Frame completion signaled ***
[  339.535164] *** VIC TEST 2: Manual frame done function returned -1066711268 ***
[  339.535170] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  339.535177] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[  339.535183] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  339.535189] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  339.535195] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  339.535203] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  339.535209] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  339.535215] *** tx_vic_enable_irq: completed successfully ***
[  339.535221] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  339.535229] *** vin_s_stream: SAFE implementation - sd=84cda000, enable=1 ***
[  339.535237] vin_s_stream: VIN state = 3, enable = 1
[  339.535242] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.535252] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.535259] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.535265] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  339.535271] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  339.535279] gc2053: s_stream called with enable=1
[  339.535287] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.535293] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.535300] gc2053: About to write streaming registers for interface 1
[  339.535307] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.535316] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.535637] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.535645] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.535654] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.535975] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.535982] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.535989] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.535995] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.536002] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.536008] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.536015] gc2053: s_stream called with enable=1
[  339.536021] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.536027] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.536034] gc2053: About to write streaming registers for interface 1
[  339.536040] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.536049] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.536387] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.536395] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.536403] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.536715] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.536723] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.536729] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.536735] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.536741] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.536747] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.536983] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.536995] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  339.537001] Set control: cmd=0x980918 value=2
[  339.537140] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.537149] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.537155] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.537284] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.537293] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.537299] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.537419] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.537427] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.537433] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.537541] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.537549] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.537555] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.537697] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.537706] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.537712] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.537830] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.537839] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.537845] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.537967] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.537975] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.537981] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.538102] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.538111] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.538117] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.538319] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.538329] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.538335] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.538459] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.538468] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.538473] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.819637] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[  339.819649] codec_codec_ctl: set sample rate...
[  339.819779] codec_codec_ctl: set device...
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
root@ing-wyze-cam3-a000 ~# dmesg set jpeg streamMngCtx suceess

[  338.833708] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  338.833718] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  338.833727] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  338.833736] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  338.833749] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  338.833758] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  338.833768] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  338.833777] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  338.833786] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  338.833796] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.833805] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  338.833814] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  338.833824] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  338.833833] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  338.833842] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  338.833851] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  338.833860] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  338.833870] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  338.833879] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  338.833888] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.833898] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  338.833907] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  338.833916] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.833926] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  338.833935] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  338.833944] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  338.833954] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  338.833963] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  338.833972] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.833982] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  338.833991] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  338.834000] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  338.834010] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  338.834019] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  338.834028] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834038] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  338.834047] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834056] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  338.834066] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834075] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834084] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  338.834094] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  338.834103] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  338.834112] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  338.834121] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834130] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  338.834140] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  338.834149] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834158] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  338.834168] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  338.834177] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  338.834186] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  338.834196] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  338.834205] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834214] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  338.834224] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  338.834233] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  338.834242] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  338.834252] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  338.834261] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834270] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  338.834280] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834289] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  338.834298] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834308] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834317] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  338.834326] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  338.834336] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  338.834345] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  338.834354] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834364] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  338.834373] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  338.834382] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834392] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  338.834401] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  338.834411] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  338.834420] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  338.834430] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  338.834439] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834448] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  338.834458] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  338.834467] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  338.834476] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  338.834486] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  338.834495] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834504] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  338.834514] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834523] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  338.834532] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834542] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  338.834551] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  338.834560] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  338.834570] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  338.834579] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  338.834588] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834598] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  338.834607] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  338.834616] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834626] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  338.834635] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  338.834644] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  338.834654] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  338.834663] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  338.834672] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  338.834831] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 7440.000 ms)
[  338.834840] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  338.834850] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 7440.000 ms)
[  338.839680] *** VIC IRQ: About to read reg 0x1e8 ***
[  338.854516] *** VIC IRQ: Read reg 0x1e8 = 0x0 ***
[  338.866356] *** VIC IRQ: About to read reg 0x1e0 ***
[  338.871542] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  338.881659] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  338.891756] *** VIC IRQ: Read v1_10 = 0x0 ***
[  338.896248] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  338.912682] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  338.926341] *** VIC IRQ: Register writes completed ***
[  338.936353] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  338.954034] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  338.967930] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  338.984586] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  339.004764] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  339.004774] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  339.004782] *** VIC FRAME DONE: Frame completion signaled ***
[  339.004788] *** VIC TEST 2: Manual frame done function returned -1066711268 ***
[  339.004794] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  339.004801] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[  339.004807] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  339.004813] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  339.004820] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  339.004828] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  339.004833] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  339.004839] *** tx_vic_enable_irq: completed successfully ***
[  339.004845] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  339.004851] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  339.004858] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  339.004867] *** vin_s_stream: SAFE implementation - sd=84cda000, enable=1 ***
[  339.004874] vin_s_stream: VIN state = 3, enable = 1
[  339.004880] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.004889] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.004896] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.004902] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  339.004908] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  339.004914] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  339.004920] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  339.004928] gc2053: s_stream called with enable=1
[  339.004936] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.004942] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.004948] gc2053: About to write streaming registers for interface 1
[  339.004954] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.004964] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.005285] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.005293] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.005302] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.005622] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.005630] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.005636] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.005643] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.005649] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.005655] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.005661] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  339.005668] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  339.005674] gc2053: s_stream called with enable=1
[  339.005681] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.005687] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.005693] gc2053: About to write streaming registers for interface 1
[  339.005699] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.005708] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.006020] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.006027] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.006036] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.006376] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.006384] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.006390] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.006396] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.006402] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.006408] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.006415] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  339.006452] ISP IOCTL: cmd=0x800456d0 arg=0x7fd11d10
[  339.006460] TX_ISP_VIDEO_LINK_SETUP: config=0
[  339.006466] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  339.006473] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  339.006480] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  339.006486] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  339.006492] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  339.006499] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  339.006505] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  339.006511] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  339.006518] csi_video_s_stream: sd=85217800, enable=1
[  339.006523] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.006531] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.006538] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.006543] csi_video_s_stream: Stream ON - CSI state set to 4
[  339.006550] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40000, enable=1 ***
[  339.006556] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  339.006562] *** vic_core_s_stream: STREAM ON ***
[  339.006568] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  339.006574] *** vin_s_stream: SAFE implementation - sd=84cda000, enable=1 ***
[  339.006580] vin_s_stream: VIN state = 4, enable = 1
[  339.006586] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.006593] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.006600] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.006605] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  339.006611] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  339.006618] gc2053: s_stream called with enable=1
[  339.006624] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.006630] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.006637] gc2053: About to write streaming registers for interface 1
[  339.006643] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.006652] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.006965] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.006972] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.006980] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.007297] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.007304] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.007311] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.007318] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.007324] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.007330] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.007336] gc2053: s_stream called with enable=1
[  339.007343] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.007349] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.007356] gc2053: About to write streaming registers for interface 1
[  339.007362] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.007370] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.007684] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.007692] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.007700] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.008014] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.008021] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.008027] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.008034] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.008040] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.008046] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.214276] ISP M0 device open called from pid 2905
[  339.214310] *** REFERENCE DRIVER IMPLEMENTATION ***
[  339.214318] ISP M0 tuning buffer allocated: 805a0000 (size=0x500c, aligned)
[  339.214324] tisp_par_ioctl global variable set: 805a0000
[  339.214378] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  339.214385] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  339.214391] isp_core_tuning_init: Initializing tuning data structure
[  339.214410] isp_core_tuning_init: Tuning data structure initialized at 805a8000
[  339.214416] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  339.214422] *** SAFE: mode_flag properly initialized using struct member access ***
[  339.214429] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a8000
[  339.214435] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  339.214441] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  339.214448] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.214455] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  339.214461] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  339.214467] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  339.214472] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  339.214496] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  339.214503] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  339.214534] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  339.214544] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  339.214552] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  339.214558] CRITICAL: Cannot access saturation field at 805a8024 - PREVENTING BadVA CRASH
[  339.214917] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.214930] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  339.214937] Set control: cmd=0x980901 value=128
[  339.214998] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215006] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  339.215013] Set control: cmd=0x98091b value=128
[  339.215068] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215076] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  339.215082] Set control: cmd=0x980902 value=128
[  339.215089] tisp_bcsh_saturation: saturation=128
[  339.215094] tiziano_bcsh_update: Updating BCSH parameters
[  339.215102]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  339.215108] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  339.215164] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215172] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  339.215178] Set control: cmd=0x980900 value=128
[  339.215250] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215258] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  339.215264] Set control: cmd=0x980901 value=128
[  339.215319] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215327] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  339.215334] Set control: cmd=0x98091b value=128
[  339.215387] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215395] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  339.215402] Set control: cmd=0x980902 value=128
[  339.215408] tisp_bcsh_saturation: saturation=128
[  339.215413] tiziano_bcsh_update: Updating BCSH parameters
[  339.215420]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  339.215426] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  339.215482] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.215490] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  339.215497] Set control: cmd=0x980900 value=128
[  339.215557] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.215566] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.215572] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.215638] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.215646] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.215652] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.217011] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.217024] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  339.217032] Set control: cmd=0x980914 value=0
[  339.217202] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.217212] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  339.217218] Set control: cmd=0x980915 value=0
[  339.217332] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.217342] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.217348] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.217484] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  339.217496] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  339.217504] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  339.217511] csi_video_s_stream: sd=85217800, enable=0
[  339.217517] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.217526] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.217532] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.217538] csi_video_s_stream: Stream OFF - CSI state set to 3
[  339.217546] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40000, enable=0 ***
[  339.217552] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  339.217558] *** vic_core_s_stream: STREAM OFF ***
[  339.217563] vic_core_s_stream: Stream OFF - state 4 -> 3
[  339.217570] *** vin_s_stream: SAFE implementation - sd=84cda000, enable=0 ***
[  339.217577] vin_s_stream: VIN state = 4, enable = 0
[  339.217582] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.217590] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.217596] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.217602] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  339.217608] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  339.217616] gc2053: s_stream called with enable=0
[  339.217623] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.217630] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  339.217636] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  339.217645] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.217968] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.217977] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.217986] sensor_write: reg=0x3e val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.218336] sensor_write: reg=0x3e val=0x00 SUCCESS
[  339.218348] sensor_write_array: reg[2] 0x3e=0x00 OK
[  339.218354] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.218361] gc2053: Sensor hardware streaming stopped
[  339.218368] gc2053: s_stream called with enable=0
[  339.218375] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.218381] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  339.218387] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  339.218396] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.222929] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.222942] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.222952] sensor_write: reg=0x3e val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.223390] sensor_write: reg=0x3e val=0x00 SUCCESS
[  339.223399] sensor_write_array: reg[2] 0x3e=0x00 OK
[  339.223406] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.223412] gc2053: Sensor hardware streaming stopped
[  339.223428] ISP IOCTL: cmd=0x800456d1 arg=0x7fd11d10
[  339.223436] tx_isp_video_link_destroy: Destroying links for config 0
[  339.223444] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  339.223452] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.223460] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  339.223467] Set control: cmd=0x8000164 value=1
[  339.223475] ISP IOCTL: cmd=0x800456d0 arg=0x7fd11d10
[  339.223481] TX_ISP_VIDEO_LINK_SETUP: config=0
[  339.223487] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  339.223493] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  339.223500] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  339.223506] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  339.223512] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  339.223519] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  339.223526] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  339.223532] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  339.223539] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  339.223546] csi_video_s_stream: sd=85217800, enable=1
[  339.223551] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.223560] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.223566] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.223572] csi_video_s_stream: Stream ON - CSI state set to 4
[  339.223580] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40000, enable=1 ***
[  339.223586] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  339.223591] *** vic_core_s_stream: STREAM ON ***
[  339.223596] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  339.223603] tx_vic_disable_irq: VIC interrupts disabled (irq_enabled = 0)
[  339.223608] tx_vic_disable_irq: Calling VIC interrupt disable callback
[  339.223615] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  339.223622] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  339.223629] *** tx_vic_disable_irq: CRITICAL FIX - Disabling VIC interrupt (IRQ 38) at kernel level ***
[  339.223636] *** tx_vic_disable_irq: VIC interrupt (IRQ 38) DISABLED at kernel level ***
[  339.223642] tx_vic_disable_irq: VIC interrupt flag cleared and kernel interrupt disabled
[  339.223648] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.223655] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.223662] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.223668] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  339.223674] *** STREAMING: Configuring CPM registers for VIC access ***
[  339.223794] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.223804] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  339.223811] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  339.223817] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  339.223822] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  339.246370] STREAMING: CPM clocks configured for VIC access
[  339.246384] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  339.246391] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  339.246398] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  339.246404] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  339.246411] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  339.246417] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  339.246423] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  339.246429] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  339.246437] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  339.246444] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  339.246450] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  339.246456] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  339.246462] *** VIC unlock: Commands written, checking VIC status register ***
[  339.246469] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  339.246474] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  339.246480] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  339.246486] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  339.246492] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  339.246498] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  339.246570] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  339.246578] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  339.246585] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  339.246593] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  339.246599] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  339.246606] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  339.246612] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  339.246618] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  339.246624] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  339.246630] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  339.246636] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  339.246642] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  339.246649] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  339.246655] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  339.246661] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  339.246667] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  339.246674] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  339.246680] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  339.246688] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x3130322a, 0x4=0x00000000 ***
[  339.246696] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000001, 0x100=0x00000000, 0x14=0x00000630 ***
[  339.246703] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  339.246709] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  339.246717] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[  339.246723] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  339.246729] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  339.246734] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  339.246740] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  339.246746] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  339.246752] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  339.246758] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  339.265042] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80490000 ***
[  339.285253] *** VIC IRQ: Got vic_dev=85f40000 ***
[  339.290139] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f40000 ***
[  339.306497] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  339.312597] *** VIC IRQ: Got vic_regs=b0023000 ***
[  339.326365] *** VIC IRQ: Checking vic_regs validity: vic_regs=b0023000 ***
[  339.343817] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  339.358357] *** VIC IRQ: About to read VIC registers at b0023000 ***
[  339.375187] *** VIC IRQ: About to read reg 0x1e8 ***
[  339.385298] *** VIC IRQ: Read reg 0x1e8 = 0x0 ***
[  339.395404] *** VIC IRQ: About to read reg 0x1e0 ***
[  339.405512] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  339.415619] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  339.420595] *** VIC IRQ: Read v1_10 = 0x0 ***
[  339.425083] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  339.451626] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  339.466361] *** VIC IRQ: Register writes completed ***
[  339.471667] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  339.488841] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  339.495045] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  339.516351] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  339.535139] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  339.535150] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  339.535157] *** VIC FRAME DONE: Frame completion signaled ***
[  339.535164] *** VIC TEST 2: Manual frame done function returned -1066711268 ***
[  339.535170] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  339.535177] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[  339.535183] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  339.535189] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  339.535195] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  339.535203] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  339.535209] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  339.535215] *** tx_vic_enable_irq: completed successfully ***
[  339.535221] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  339.535229] *** vin_s_stream: SAFE implementation - sd=84cda000, enable=1 ***
[  339.535237] vin_s_stream: VIN state = 3, enable = 1
[  339.535242] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  339.535252] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  339.535259] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  339.535265] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  339.535271] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  339.535279] gc2053: s_stream called with enable=1
[  339.535287] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.535293] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.535300] gc2053: About to write streaming registers for interface 1
[  339.535307] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.535316] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.535637] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.535645] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.535654] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.535975] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.535982] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.535989] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.535995] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.536002] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.536008] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.536015] gc2053: s_stream called with enable=1
[  339.536021] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  339.536027] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  339.536034] gc2053: About to write streaming registers for interface 1
[  339.536040] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  339.536049] sensor_write: reg=0xfe val=0x00, client=85464d00, adapter=i2c0, addr=0x37
[  339.536387] sensor_write: reg=0xfe val=0x00 SUCCESS
[  339.536395] sensor_write_array: reg[1] 0xfe=0x00 OK
[  339.536403] sensor_write: reg=0x3e val=0x91, client=85464d00, adapter=i2c0, addr=0x37
[  339.536715] sensor_write: reg=0x3e val=0x91 SUCCESS
[  339.536723] sensor_write_array: reg[2] 0x3e=0x91 OK
[  339.536729] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  339.536735] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  339.536741] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  339.536747] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  339.536983] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  339.536995] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  339.537001] Set control: cmd=0x980918 value=2
[  339.537140] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.537149] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.537155] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.537284] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.537293] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.537299] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.537419] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.537427] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.537433] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.537541] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.537549] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.537555] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.537697] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.537706] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.537712] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.537830] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.537839] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.537845] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.537967] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.537975] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.537981] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.538102] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.538111] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.538117] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.538319] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.538329] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.538335] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.538459] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  339.538468] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  339.538473] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  339.819637] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[  339.819649] codec_codec_ctl: set sample rate...
[  339.819779] codec_codec_ctl: set device...
[  340.224079] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  340.224092] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  340.224098] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  340.224104] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  340.224110] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  340.276749] codec_set_device: set device: MIC...
[  340.535660] *** FRAME CHANNEL OPEN: minor=54 ***
[  340.535672] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[  340.535679] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[  340.535686] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  340.535691] *** SAFE: Frame channel device stored in file->private_data ***
[  340.535698] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  340.535706] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[  340.535724] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  340.535732] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  340.535740] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[  340.536409] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  340.536420] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  340.536428] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  340.536435] Channel 0: Request 4 buffers, type=1 memory=2
[  340.536441] Channel 0: USERPTR mode - client will provide buffers
[  340.536447] Channel 0: USERPTR mode - 4 user buffers expected
[  340.536458] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 811db680 ***
[  340.536464] *** Channel 0: VIC active_buffer_count set to 4 ***
[  340.536470] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  340.536477] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[  340.536503] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  340.536510] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  340.536516] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  340.536523] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  340.536530] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  340.536538] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  340.536545] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  340.536552] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  340.536559] *** Channel 0: QBUF - Queue buffer index=0 ***
[  340.536565] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  340.536573] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  340.536579] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  340.536586] *** Channel 0: QBUF EVENT - No VIC callback ***
[  340.536593] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  340.536602] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  340.536610] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[  340.536617] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811db680, vbm_buffer_count=1 ***
[  340.536624] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  340.536631] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  340.536638] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  340.536649] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  340.536656] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  340.536662] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  340.536668] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  340.536676] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  340.536683] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  340.536690] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  340.536697] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  340.536704] *** Channel 0: QBUF - Queue buffer index=1 ***
[  340.536710] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  340.536717] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  340.536723] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  340.536730] *** Channel 0: QBUF EVENT - No VIC callback ***
[  340.536736] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  340.536744] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  340.536752] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[  340.536760] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811db680, vbm_buffer_count=2 ***
[  340.536766] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  340.536773] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  340.536780] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  340.536788] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  340.536795] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  340.536801] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  340.536807] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  340.536815] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  340.536822] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  340.536829] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  340.536836] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  340.536843] *** Channel 0: QBUF - Queue buffer index=2 ***
[  340.536849] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  340.536856] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  340.536862] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  340.536868] *** Channel 0: QBUF EVENT - No VIC callback ***
[  340.536929] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  340.536938] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  340.536946] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[  340.536954] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811db680, vbm_buffer_count=3 ***
[  340.536960] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  340.536968] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  340.536974] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  340.536986] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  340.536992] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  340.536999] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  340.537005] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  340.537012] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  340.537020] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  340.537027] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  340.537034] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  340.537040] *** Channel 0: QBUF - Queue buffer index=3 ***
[  340.537046] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  340.537054] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  340.537060] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  340.537066] *** Channel 0: QBUF EVENT - No VIC callback ***
[  340.537073] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  340.537081] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  340.537089] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  340.537096] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811db680, vbm_buffer_count=4 ***
[  340.537103] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  340.537110] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  340.537116] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  340.537208] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  340.537218] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  340.537225] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[  340.537231] Channel 0: STREAMON - Enqueuing buffers in driver
[  340.537237] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[  340.539022] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  340.539036] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  340.539042] *** Channel 0: Frame completion wait ***
[  340.539048] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  340.539055] *** Channel 0: Frame wait returned 10 ***
[  340.539061] *** Channel 0: Frame was ready, consuming it ***
[  340.539165] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  340.539174] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  340.539181] *** Channel 0: DQBUF - dequeue buffer request ***
[  340.539187] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  340.539197] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  340.539204] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  340.539211] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  340.539416] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  340.539428] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  340.539435] *** Channel 0: Frame completion wait ***
[  340.539441] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  340.595356] *** FRAME CHANNEL OPEN: minor=53 ***
[  340.595368] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[  340.595375] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[  340.595382] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  340.595388] *** SAFE: Frame channel device stored in file->private_data ***
[  340.595394] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  340.595402] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[  340.595420] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  340.595427] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  340.595435] Channel 1: Set format 640x360 pixfmt=0x3231564e
[  340.596279] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  340.596289] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  340.596296] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  340.596303] Channel 1: Request 2 buffers, type=1 memory=2
[  340.596310] Channel 1: USERPTR mode - client will provide buffers
[  340.596316] Channel 1: USERPTR mode - 2 user buffers expected
[  340.597512] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 811db400 ***
[  340.604010] *** Channel 1: VIC active_buffer_count set to 2 ***
[  340.604246] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  340.604258] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[  340.604280] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  340.604288] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  340.604294] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  340.604300] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  340.604308] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  340.604316] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  340.604322] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  340.604330] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  340.604336] *** Channel 1: QBUF - Queue buffer index=0 ***
[  340.604342] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  340.604350] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  340.604358] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  340.604366] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  340.604374] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[  340.604382] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811db400, vbm_buffer_count=1 ***
[  340.604388] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  340.604396] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  340.604403] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  340.604414] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  340.604421] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  340.604427] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  340.604434] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  340.604441] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  340.604448] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  340.604455] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  340.604462] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  340.604469] *** Channel 1: QBUF - Queue buffer index=1 ***
[  340.604475] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  340.604482] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  340.604488] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  340.604496] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  340.604504] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  340.604512] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811db400, vbm_buffer_count=2 ***
[  340.604519] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  340.604526] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  340.604532] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  340.604626] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  340.604636] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  340.604644] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[  340.604650] Channel 1: STREAMON - Enqueuing buffers in driver
[  340.604656] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[  340.606436] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  340.606450] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  340.606456] *** Channel 1: Frame completion wait ***
[  340.606462] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  340.606469] *** Channel 1: Frame wait returned 10 ***
[  340.606474] *** Channel 1: Frame was ready, consuming it ***
[  340.606533] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  340.606541] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  340.606548] *** Channel 1: DQBUF - dequeue buffer request ***
[  340.606554] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  340.606564] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85561400 (name=gc2053) ***
[  340.606571] *** tx_isp_get_sensor: Found real sensor: 85561400 ***
[  340.606578] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  340.606590] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  340.606598] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  340.606604] *** Channel 1: Frame completion wait ***
[  340.606609] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  340.636443] *** Channel 0: Frame wait returned 0 ***
[  340.636455] *** Channel 0: Frame wait timeout/error, generating frame ***
[  340.636478] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  340.636485] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  340.636491] *** Channel 0: Frame completion wait ***
[  340.636497] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  340.636504] *** Channel 0: Frame wait returned 10 ***
[  340.636509] *** Channel 0: Frame was ready, consuming it ***
[  340.636517] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  340.636524] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  340.636530] *** Channel 0: Frame completion wait ***
[  340.636536] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      56043   jz-intc  jz-timerost
 14:         36   jz-intc  ipu
 15:      66338   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      21135   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        381   jz-intc  uart1
 68:        158   jz-intc  jz-i2c.0
 70:         14   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# reboot & exit
Connection to 192.168.50.211 closed.
