; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; Test DA divergence and vector shape propagation for the float, float version of mandelbrot kernel.
; REQUIRES: asserts
; RUN: opt -S %s -VPlanDriver -vplan-dump-da 2>&1 -disable-output | FileCheck %s

; For VPValue-based CG, loop private variables and their corresponding users are marked as divergent by DA.

target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@count = dso_local local_unnamed_addr global [3000 x [3000 x i32]] zeroinitializer, align 16

; Function Attrs: norecurse uwtable
define dso_local i32 @main() local_unnamed_addr #0 personality i8* bitcast (i32 (...)* @__gxx_personality_v0 to i8*) {
; CHECK:       Printing Divergence info for Loop at depth 1 containing: [[BB0:BB[0-9]+]]<header>,[[BB1:BB[0-9]+]],[[BB2:BB[0-9]+]],[[BB3:BB[0-9]+]],[[BB4:BB[0-9]+]]<latch><exiting>
; CHECK-NEXT:      Loop at depth 2 containing: [[BB2]]<header><latch><exiting>
; CHECK-EMPTY:
; CHECK-NEXT:  Basic Block: [[BB0]]
; CHECK-NEXT:  Uniform: [Shape: Uniform] i64 [[VP_VECTOR_LOOP_IV:%.*]] = phi  [ i64 0, [[BB5:BB[0-9]+]] ],  [ i64 [[VP_VECTOR_LOOP_IV_NEXT:%.*]], [[BB4]] ]
; CHECK-NEXT:  Divergent: [Shape: Unit Stride, Stride: i64 1] i64 [[VP_INDVARS_IV:%.*]] = phi  [ i64 [[VP_INDVARS_IV_NEXT:%.*]], [[BB4]] ],  [ i64 [[VP_INDVARS_IV_IND_INIT:%.*]], [[BB5]] ]
; CHECK-NEXT:  Divergent: [Shape: Random] void [[VP0:%.*]] = call i64 4 i8* [[VP1:%.*]] void (i64, i8*)* @llvm.lifetime.start.p0i8
; CHECK-NEXT:  Divergent: [Shape: Random] i32 [[VP2:%.*]] = trunc i64 [[VP_INDVARS_IV]] to i32
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_CONV3:%.*]] = sitofp i32 [[VP2]] to float
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_MUL4:%.*]] = fmul float [[VP_CONV3]] float 0x3F5063B3E0000000
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_ADD5:%.*]] = fadd float [[VP_MUL4]] float -2.000000e+00
; CHECK-NEXT:  Divergent: [Shape: Random] store float [[VP_ADD5]] float* [[VP_IN_VALS_TMP_REAL_PRIV_PRIV:%.*]]
; CHECK-NEXT:  Divergent: [Shape: Random] void [[VP3:%.*]] = call i64 4 i8* [[VP4:%.*]] void (i64, i8*)* @llvm.lifetime.start.p0i8
; CHECK-NEXT:  Divergent: [Shape: Random] store float [[SUB0:%.*]] float* [[VP_IN_VALS_TMP_IMAGINE_PRIV_PRIV:%.*]]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_MUL_I:%.*]] = fmul float [[VP_ADD5]] float [[VP_ADD5]]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_ADD_I:%.*]] = fadd float [[MUL1_I0:%.*]] float [[VP_MUL_I]]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_CALL_I:%.*]] = call float [[VP_ADD_I]] float (float)* @sqrtf
; CHECK-NEXT:  Divergent: [Shape: Random] i1 [[VP_CMP_I33:%.*]] = fcmp float [[VP_CALL_I]] float 2.000000e+00
; CHECK-EMPTY:
; CHECK-NEXT:  Basic Block: [[BB1]]
; CHECK-EMPTY:
; CHECK-NEXT:  Basic Block: [[BB2]]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_Z_IMAGINE_0_I37:%.*]] = phi  [ float [[VP_ADD8_I:%.*]], [[BB2]] ],  [ float [[SUB0]], [[BB1]] ]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_Z_REAL_0_I36:%.*]] = phi  [ float [[VP_ADD5_I:%.*]], [[BB2]] ],  [ float [[VP_ADD5]], [[BB1]] ]
; CHECK-NEXT:  Uniform: [Shape: Uniform] i32 [[VP_COUNT_0_I35:%.*]] = phi  [ i32 [[VP_INC_I:%.*]], [[BB2]] ],  [ i32 1, [[BB1]] ]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_MUL3_I:%.*]] = fmul float [[VP_Z_REAL_0_I36]] float [[VP_Z_REAL_0_I36]]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_MUL4_I:%.*]] = fmul float [[VP_Z_IMAGINE_0_I37]] float [[VP_Z_IMAGINE_0_I37]]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_SUB_I:%.*]] = fsub float [[VP_MUL3_I]] float [[VP_MUL4_I]]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_ADD5_I]] = fadd float [[VP_ADD5]] float [[VP_SUB_I]]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_MUL6_I:%.*]] = fmul float [[VP_ADD5_I]] float 2.000000e+00
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_MUL7_I:%.*]] = fmul float [[VP_Z_IMAGINE_0_I37]] float [[VP_MUL6_I]]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_ADD8_I]] = fadd float [[SUB0]] float [[VP_MUL7_I]]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_MUL9_I:%.*]] = fmul float [[VP_ADD5_I]] float [[VP_ADD5_I]]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_MUL10_I:%.*]] = fmul float [[VP_ADD8_I]] float [[VP_ADD8_I]]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_ADD11_I:%.*]] = fadd float [[VP_MUL9_I]] float [[VP_MUL10_I]]
; CHECK-NEXT:  Divergent: [Shape: Random] float [[VP_CALL12_I:%.*]] = call float [[VP_ADD11_I]] float (float)* @sqrtf
; CHECK-NEXT:  Uniform: [Shape: Uniform] i32 [[VP_INC_I]] = add i32 [[VP_COUNT_0_I35]] i32 1
; CHECK-NEXT:  Divergent: [Shape: Random] i1 [[VP_CMP_I:%.*]] = fcmp float [[VP_CALL12_I]] float 2.000000e+00
; CHECK-NEXT:  Uniform: [Shape: Uniform] i1 [[VP_CMP2_I:%.*]] = icmp i32 [[VP_INC_I]] i32 3000
; CHECK-NEXT:  Divergent: [Shape: Random] i1 [[VP_OR_COND_I:%.*]] = and i1 [[VP_CMP2_I]] i1 [[VP_CMP_I]]
; CHECK-EMPTY:
; CHECK-NEXT:  Basic Block: [[BB3]]
; CHECK-NEXT:  Divergent: [Shape: Random] i32 [[VP_INC_I_LCSSA:%.*]] = phi  [ i32 [[VP_INC_I]], [[BB2]] ]
; CHECK-EMPTY:
; CHECK-NEXT:  Basic Block: [[BB4]]
; CHECK-NEXT:  Divergent: [Shape: Random] i32 [[VP_COUNT_0_I_LCSSA:%.*]] = phi  [ i32 1, [[BB0]] ],  [ i32 [[VP_INC_I_LCSSA]], [[BB3]] ]
; CHECK-NEXT:  Divergent: [Shape: Strided, Stride: i64 4] i32* [[VP_ARRAYIDX8:%.*]] = getelementptr inbounds [3000 x [3000 x i32]]* @count i64 0 i64 [[INDVARS_IV390:%.*]] i64 [[VP_INDVARS_IV]]
; CHECK-NEXT:  Divergent: [Shape: Random] store i32 [[VP_COUNT_0_I_LCSSA]] i32* [[VP_ARRAYIDX8]]
; CHECK-NEXT:  Divergent: [Shape: Random] void [[VP5:%.*]] = call i64 4 i8* [[VP4]] void (i64, i8*)* @llvm.lifetime.end.p0i8
; CHECK-NEXT:  Divergent: [Shape: Random] void [[VP6:%.*]] = call i64 4 i8* [[VP1]] void (i64, i8*)* @llvm.lifetime.end.p0i8
; CHECK-NEXT:  Divergent: [Shape: Unit Stride, Stride: i64 1] i64 [[VP_INDVARS_IV_NEXT]] = add i64 [[VP_INDVARS_IV]] i64 [[VP_INDVARS_IV_IND_INIT_STEP:%.*]]
; CHECK-NEXT:  Uniform: [Shape: Uniform] i64 [[VP_VECTOR_LOOP_IV_NEXT]] = add i64 [[VP_VECTOR_LOOP_IV]] i64 [[VP_VF:%.*]]
; CHECK-NEXT:  Uniform: [Shape: Uniform] i1 [[VP_VECTOR_LOOP_EXITCOND:%.*]] = icmp i64 [[VP_VECTOR_LOOP_IV_NEXT]] i64 [[VP_VECTOR_TRIP_COUNT:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  Basic Block: [[BB6:BB[0-9]+]]
; CHECK-NEXT:  Uniform: [Shape: Uniform] i64 [[VP_INDVARS_IV_IND_FINAL:%.*]] = induction-final{add} i64 0 i64 1
;
entry:
  br label %omp.inner.for.body.lr.ph

for.cond.cleanup:                                 ; preds = %DIR.OMP.END.SIMD.3
  call void @_Z3foov()
  ret i32 0

omp.inner.for.body.lr.ph:                         ; preds = %DIR.OMP.END.SIMD.3, %entry
  %indvars.iv39 = phi i64 [ 0, %entry ], [ %indvars.iv.next40, %DIR.OMP.END.SIMD.3 ]
  %0 = trunc i64 %indvars.iv39 to i32
  %conv = sitofp i32 %0 to float
  %mul = fmul float %conv, 0x3F5063B3E0000000
  %sub = fsub float 0x3FFCCCCCC0000000, %mul
  %in_vals_tmp_imagine.priv = alloca float, align 4
  %in_vals_tmp_real.priv = alloca float, align 4
  br label %DIR.OMP.SIMD.1

DIR.OMP.SIMD.1:                                   ; preds = %omp.inner.for.body.lr.ph
  %in_vals_tmp_imagine.priv.priv = alloca float
  %in_vals_tmp_real.priv.priv = alloca float
  br label %DIR.OMP.SIMD.142

DIR.OMP.SIMD.142:                                 ; preds = %DIR.OMP.SIMD.1
  %1 = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"(), "QUAL.OMP.SIMDLEN"(i32 16), "QUAL.OMP.NORMALIZED.IV"(i8* null), "QUAL.OMP.NORMALIZED.UB"(i8* null), "QUAL.OMP.PRIVATE"(float* %in_vals_tmp_real.priv.priv), "QUAL.OMP.PRIVATE"(float* %in_vals_tmp_imagine.priv.priv) ]
  br label %DIR.OMP.SIMD.2

DIR.OMP.SIMD.2:                                   ; preds = %DIR.OMP.SIMD.142
  %2 = bitcast float* %in_vals_tmp_real.priv.priv to i8*
  %3 = bitcast float* %in_vals_tmp_imagine.priv.priv to i8*
  %mul1.i = fmul float %sub, %sub
  br label %omp.inner.for.body

omp.inner.for.body:                               ; preds = %_ZL6mandelffj.exit, %DIR.OMP.SIMD.2
  %indvars.iv = phi i64 [ %indvars.iv.next, %_ZL6mandelffj.exit ], [ 0, %DIR.OMP.SIMD.2 ]
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2) #2
  %4 = trunc i64 %indvars.iv to i32
  %conv3 = sitofp i32 %4 to float
  %mul4 = fmul float %conv3, 0x3F5063B3E0000000
  %add5 = fadd float %mul4, -2.000000e+00
  store float %add5, float* %in_vals_tmp_real.priv.priv, align 4
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3) #2
  store float %sub, float* %in_vals_tmp_imagine.priv.priv, align 4
  %mul.i = fmul float %add5, %add5
  %add.i = fadd float %mul1.i, %mul.i
  %call.i = call float @sqrtf(float %add.i) #2
  %cmp.i33 = fcmp olt float %call.i, 2.000000e+00
  br i1 %cmp.i33, label %while.body.i.preheader, label %_ZL6mandelffj.exit

while.body.i.preheader:                           ; preds = %omp.inner.for.body
  br label %while.body.i

while.body.i:                                     ; preds = %while.body.i.preheader, %while.body.i
  %z_imagine.0.i37 = phi float [ %add8.i, %while.body.i ], [ %sub, %while.body.i.preheader ]
  %z_real.0.i36 = phi float [ %add5.i, %while.body.i ], [ %add5, %while.body.i.preheader ]
  %count.0.i35 = phi i32 [ %inc.i, %while.body.i ], [ 1, %while.body.i.preheader ]
  %mul3.i = fmul float %z_real.0.i36, %z_real.0.i36
  %mul4.i = fmul float %z_imagine.0.i37, %z_imagine.0.i37
  %sub.i = fsub float %mul3.i, %mul4.i
  %add5.i = fadd float %add5, %sub.i
  %mul6.i = fmul float %add5.i, 2.000000e+00
  %mul7.i = fmul float %z_imagine.0.i37, %mul6.i
  %add8.i = fadd float %sub, %mul7.i
  %mul9.i = fmul float %add5.i, %add5.i
  %mul10.i = fmul float %add8.i, %add8.i
  %add11.i = fadd float %mul9.i, %mul10.i
  %call12.i = call float @sqrtf(float %add11.i) #2
  %inc.i = add nuw nsw i32 %count.0.i35, 1
  %cmp.i = fcmp olt float %call12.i, 2.000000e+00
  %cmp2.i = icmp ult i32 %inc.i, 3000
  %or.cond.i = and i1 %cmp2.i, %cmp.i
  br i1 %or.cond.i, label %while.body.i, label %_ZL6mandelffj.exit.loopexit

_ZL6mandelffj.exit.loopexit:                      ; preds = %while.body.i
  %inc.i.lcssa = phi i32 [ %inc.i, %while.body.i ]
  br label %_ZL6mandelffj.exit

_ZL6mandelffj.exit:                               ; preds = %_ZL6mandelffj.exit.loopexit, %omp.inner.for.body
  %count.0.i.lcssa = phi i32 [ 1, %omp.inner.for.body ], [ %inc.i.lcssa, %_ZL6mandelffj.exit.loopexit ]
  %arrayidx8 = getelementptr inbounds [3000 x [3000 x i32]], [3000 x [3000 x i32]]* @count, i64 0, i64 %indvars.iv39, i64 %indvars.iv
  store i32 %count.0.i.lcssa, i32* %arrayidx8, align 4
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %3) #2
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %2) #2
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond = icmp eq i64 %indvars.iv.next, 3000
  br i1 %exitcond, label %DIR.OMP.END.SIMD.2, label %omp.inner.for.body

DIR.OMP.END.SIMD.2:                               ; preds = %_ZL6mandelffj.exit
  call void @llvm.directive.region.exit(token %1) [ "DIR.OMP.END.SIMD"() ]
  br label %DIR.OMP.END.SIMD.3

DIR.OMP.END.SIMD.3:                               ; preds = %DIR.OMP.END.SIMD.2
  %indvars.iv.next40 = add nuw nsw i64 %indvars.iv39, 1
  %exitcond41 = icmp eq i64 %indvars.iv.next40, 3000
  br i1 %exitcond41, label %for.cond.cleanup, label %omp.inner.for.body.lr.ph
}

; Function Attrs: argmemonly nounwind
declare void @llvm.lifetime.start.p0i8(i64, i8* nocapture) #1

; Function Attrs: nounwind
declare token @llvm.directive.region.entry() #2

; Function Attrs: nounwind
declare void @llvm.directive.region.exit(token) #2

declare dso_local i32 @__gxx_personality_v0(...)

; Function Attrs: argmemonly nounwind
declare void @llvm.lifetime.end.p0i8(i64, i8* nocapture) #1

declare dso_local void @_Z3foov() local_unnamed_addr #3

; Function Attrs: nounwind
declare dso_local float @sqrtf(float) local_unnamed_addr #4

attributes #0 = { norecurse uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "may-have-openmp-directive"="true" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="core-avx2" "target-features"="+avx,+avx2,+bmi,+bmi2,+cx16,+f16c,+fma,+fsgsbase,+fxsr,+invpcid,+lzcnt,+mmx,+movbe,+pclmul,+popcnt,+rdrnd,+sahf,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87,+xsave,+xsaveopt" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { argmemonly nounwind }
attributes #2 = { nounwind }
attributes #3 = { "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="core-avx2" "target-features"="+avx,+avx2,+bmi,+bmi2,+cx16,+f16c,+fma,+fsgsbase,+fxsr,+invpcid,+lzcnt,+mmx,+movbe,+pclmul,+popcnt,+rdrnd,+sahf,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87,+xsave,+xsaveopt" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="core-avx2" "target-features"="+avx,+avx2,+bmi,+bmi2,+cx16,+f16c,+fma,+fsgsbase,+fxsr,+invpcid,+lzcnt,+mmx,+movbe,+pclmul,+popcnt,+rdrnd,+sahf,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87,+xsave,+xsaveopt" "unsafe-fp-math"="false" "use-soft-float"="false" }

