
synthesis -f "lab5_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 19 21:11:09 2022


Command Line:  synthesis -f lab5_impl1_lattice.synproj -gui -msgset E:/sjtu/learning/VHDL/final/lab5/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
The -top option is not used.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p E:/sjtu/learning/VHDL/final/lab5/impl1 (searchpath added)
-p E:/sjtu/learning/VHDL/final/lab5 (searchpath added)
VHDL library = work
VHDL design file = E:/sjtu/learning/VHDL/final/lab5/freq_div.vhd
VHDL design file = E:/sjtu/learning/VHDL/final/lab5/lab5.vhd
VHDL design file = E:/sjtu/learning/VHDL/final/lab5/songs.vhd
NGD file = lab5_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35001200" type="Warning" dynamic="1" navigation="0" arg0="piano"  />
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="E:/sjtu/learning/VHDL/final/lab5/impl1"  />
Analyzing VHDL file e:/sjtu/learning/vhdl/final/lab5/freq_div.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="e:/sjtu/learning/vhdl/final/lab5/freq_div.vhd(4): " arg1="freqdivider" arg2="e:/sjtu/learning/vhdl/final/lab5/freq_div.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="e:/sjtu/learning/vhdl/final/lab5/freq_div.vhd(13): " arg1="freqdivider_arch" arg2="e:/sjtu/learning/vhdl/final/lab5/freq_div.vhd" arg3="13"  />
unit piano is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/sjtu/learning/vhdl/final/lab5/lab5.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="e:/sjtu/learning/vhdl/final/lab5/lab5.vhd(4): " arg1="piano" arg2="e:/sjtu/learning/vhdl/final/lab5/lab5.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="e:/sjtu/learning/vhdl/final/lab5/lab5.vhd(15): " arg1="piano_arch" arg2="e:/sjtu/learning/vhdl/final/lab5/lab5.vhd" arg3="15"  />
    <postMsg mid="35921178" type="Warning" dynamic="2" navigation="2" arg0="e:/sjtu/learning/vhdl/final/lab5/lab5.vhd(15): " arg1="piano_arch" arg2="e:/sjtu/learning/vhdl/final/lab5/lab5.vhd" arg3="15"  />
unit piano is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/sjtu/learning/vhdl/final/lab5/songs.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="e:/sjtu/learning/vhdl/final/lab5/songs.vhd(4): " arg1="song" arg2="e:/sjtu/learning/vhdl/final/lab5/songs.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="e:/sjtu/learning/vhdl/final/lab5/songs.vhd(13): " arg1="song_arch" arg2="e:/sjtu/learning/vhdl/final/lab5/songs.vhd" arg3="13"  />
unit piano is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/sjtu/learning/vhdl/final/lab5/freq_div.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="e:/sjtu/learning/vhdl/final/lab5/freq_div.vhd(4): " arg1="freqdivider" arg2="e:/sjtu/learning/vhdl/final/lab5/freq_div.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="e:/sjtu/learning/vhdl/final/lab5/freq_div.vhd(13): " arg1="freqdivider_arch" arg2="e:/sjtu/learning/vhdl/final/lab5/freq_div.vhd" arg3="13"  />
unit piano is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/sjtu/learning/vhdl/final/lab5/lab5.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="e:/sjtu/learning/vhdl/final/lab5/lab5.vhd(4): " arg1="piano" arg2="e:/sjtu/learning/vhdl/final/lab5/lab5.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="e:/sjtu/learning/vhdl/final/lab5/lab5.vhd(15): " arg1="piano_arch" arg2="e:/sjtu/learning/vhdl/final/lab5/lab5.vhd" arg3="15"  />
unit piano is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/sjtu/learning/vhdl/final/lab5/songs.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="e:/sjtu/learning/vhdl/final/lab5/songs.vhd(4): " arg1="song" arg2="e:/sjtu/learning/vhdl/final/lab5/songs.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="e:/sjtu/learning/vhdl/final/lab5/songs.vhd(13): " arg1="song_arch" arg2="e:/sjtu/learning/vhdl/final/lab5/songs.vhd" arg3="13"  />
unit piano is not yet analyzed. VHDL-1485
unit piano is not yet analyzed. VHDL-1485
e:/sjtu/learning/vhdl/final/lab5/lab5.vhd(4): executing piano(piano_arch)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="e:/sjtu/learning/vhdl/final/lab5/lab5.vhd(13): " arg1="piano" arg2="piano_arch" arg3="e:/sjtu/learning/vhdl/final/lab5/lab5.vhd" arg4="13"  />
Top module name (VHDL): piano
Last elaborated design is piano(piano_arch)
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = piano.



GSR instance connected to net \U2/tone2_3__N_199.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in piano_drc.log.
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    242 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file lab5_impl1.ngd.

################### Begin Area Report (piano)######################
Number of register bits => 90 of 4635 (1 % )
CCU2D => 48
FD1P3AX => 1
FD1P3IX => 19
FD1S1A => 5
FD1S1I => 1
FD1S3AX => 6
FD1S3IX => 58
GSR => 1
IB => 7
INV => 2
LUT4 => 78
OB => 5
PFUMX => 2
ROM256X1A => 6
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 6
  Net : clk_c, loads : 82
  Net : U1/clk40hz, loads : 6
  Net : U2/tone2_3__N_199, loads : 5
  Net : mode_c, loads : 1
  Net : switch_c, loads : 1
  Net : U2/mn_former_derived_1, loads : 1
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : clk_c_enable_15, loads : 5
  Net : clk_c_enable_20, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : U1/n569, loads : 22
  Net : cnt_19__N_55, loads : 21
  Net : U1/n1283, loads : 18
  Net : n1294, loads : 17
  Net : clk_c_enable_20, loads : 17
  Net : tone_3, loads : 16
  Net : n1292, loads : 16
  Net : n1293, loads : 14
  Net : mode_num, loads : 10
  Net : music_num, loads : 8
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets \U2/mn_former_derived_1] |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets tone2_3__N_199]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets switch_c]                |  200.000 MHz|  275.028 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets mode_c]                  |  200.000 MHz|  270.270 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |  200.000 MHz|   70.363 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk40hz]                 |  200.000 MHz|  298.240 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 82.230  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.719  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "lab5_impl1.ngd" -o "lab5_impl1_map.ncd" -pr "lab5_impl1.prf" -mp "lab5_impl1.mrp" -lpf "E:/sjtu/learning/VHDL/final/lab5/impl1/lab5_impl1.lpf" -lpf "E:/sjtu/learning/VHDL/final/lab5/lab5.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: lab5_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     90 out of  4635 (2%)
      PFU registers:           90 out of  4320 (2%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       135 out of  2160 (6%)
      SLICEs as Logic/ROM:    135 out of  2160 (6%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         48 out of  2160 (2%)
   Number of LUT4s:        270 out of  4320 (6%)
      Number used as logic LUTs:        174
      Number used as distributed RAM:     0
      Number used as ripple logic:       96
      Number used as shift registers:     0
   Number of PIO sites used: 12 + 4(JTAG) out of 105 (15%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  6
     Net clk40hz: 1 loads, 1 rising, 0 falling (Driver: U1/clk40hz_28 )
     Net clk_c: 49 loads, 49 rising, 0 falling (Driver: PIO clk )
     Net mode_c: 1 loads, 0 rising, 1 falling (Driver: PIO mode )
     Net switch_c: 1 loads, 0 rising, 1 falling (Driver: PIO switch )
     Net U2/tone2_3__N_199: 3 loads, 3 rising, 0 falling (Driver: U2/tone2_3__I_2_1_lut_2_lut )
     Net U2/mn_former_derived_1: 1 loads, 1 rising, 0 falling (Driver: U2/mn_former_I_3_2_lut_rep_18 )
   Number of Clock Enables:  2
     Net clk_c_enable_20: 10 loads, 10 LSLICEs
     Net clk_c_enable_15: 3 loads, 3 LSLICEs
   Number of LSRs:  8
     Net cnt_19__N_55: 11 loads, 11 LSLICEs
     Net n569: 11 loads, 11 LSLICEs
     Net n568: 1 loads, 1 LSLICEs
     Net n566: 1 loads, 1 LSLICEs
     Net n1283: 10 loads, 10 LSLICEs
     Net n575: 5 loads, 5 LSLICEs
     Net U2/n572: 5 loads, 5 LSLICEs
     Net U2/n511: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net ptr1_3: 48 loads
     Net ptr1_6: 48 loads
     Net ptr1_2: 47 loads
     Net ptr2_2: 47 loads
     Net ptr2_6: 47 loads
     Net ptr2_3: 46 loads
     Net ptr2_1: 45 loads
     Net ptr1_1: 42 loads
     Net ptr2_7: 27 loads
     Net ptr1_7: 26 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 50 MB

Dumping design to file lab5_impl1_map.ncd.

ncd2vdb "lab5_impl1_map.ncd" ".vdbs/lab5_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.

trce -f "lab5_impl1.mt" -o "lab5_impl1.tw1" "lab5_impl1_map.ncd" "lab5_impl1.prf"
trce:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file lab5_impl1_map.ncd.
Design name: piano
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Mon Dec 19 21:11:11 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o lab5_impl1.tw1 -gui -msgset E:/sjtu/learning/VHDL/final/lab5/promote.xml lab5_impl1_map.ncd lab5_impl1.prf 
Design file:     lab5_impl1_map.ncd
Preference file: lab5_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.
Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 1593  Score: 4695068
Cumulative negative slack: 4695068

Constraints cover 2822 paths, 17 nets, and 543 connections (47.88% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Mon Dec 19 21:11:11 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o lab5_impl1.tw1 -gui -msgset E:/sjtu/learning/VHDL/final/lab5/promote.xml lab5_impl1_map.ncd lab5_impl1.prf 
Design file:     lab5_impl1_map.ncd
Preference file: lab5_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2822 paths, 17 nets, and 543 connections (47.88% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 1593 (setup), 0 (hold)
Score: 4695068 (setup), 0 (hold)
Cumulative negative slack: 4695068 (4695068+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

ldbanno "lab5_impl1_map.ncd" -n Verilog -o "lab5_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the lab5_impl1_map design file.


Loading design for application ldbanno from file lab5_impl1_map.ncd.
Design name: piano
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab5_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file lab5_impl1_mapvo.vo
Writing SDF timing to file lab5_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "lab5_impl1_map.ncd" -n VHDL -o "lab5_impl1_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the lab5_impl1_map design file.


Loading design for application ldbanno from file lab5_impl1_map.ncd.
Design name: piano
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab5_impl1_map.ncd into .ldb format.
Writing VHDL netlist to file lab5_impl1_mapvho.vho
Writing SDF timing to file lab5_impl1_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

mpartrce -p "lab5_impl1.p2t" -f "lab5_impl1.p3t" -tf "lab5_impl1.pt" "lab5_impl1_map.ncd" "lab5_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "lab5_impl1_map.ncd"
Mon Dec 19 21:11:13 2022

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset E:/sjtu/learning/VHDL/final/lab5/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF lab5_impl1_map.ncd lab5_impl1.dir/5_1.ncd lab5_impl1.prf
Preference file: lab5_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file lab5_impl1_map.ncd.
Design name: piano
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   12+4(JTAG)/280     6% used
                  12+4(JTAG)/105     15% bonded

   SLICE            135/2160          6% used

   GSR                1/1           100% used


1 potential circuit loop found in timing analysis.
Number of Signals: 381
Number of Connections: 1134
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   12 out of 12 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_c (driver: clk, clk load #: 49)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_c" arg1="Primary" arg2="clk" arg3="C1" arg4="Primary"  />

The following 4 signals are selected to use the secondary clock routing resources:
    cnt_19__N_55 (driver: SLICE_8, clk load #: 0, sr load #: 11, ce load #: 0)
    n569 (driver: U1/SLICE_51, clk load #: 0, sr load #: 11, ce load #: 0)
    clk_c_enable_20 (driver: SLICE_119, clk load #: 0, sr load #: 0, ce load #: 10)
    n1283 (driver: U1/SLICE_50, clk load #: 0, sr load #: 10, ce load #: 0)

Signal U2/tone2_3__N_199 is selected as Global Set/Reset.
Starting Placer Phase 0.
.........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
...............
Placer score = 244944.
Finished Placer Phase 1.  REAL time: 5 secs 

Starting Placer Phase 2.
.
Placer score =  244413
Finished Placer Phase 2.  REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "C1 (PL4A)", clk load = 49
  SECONDARY "cnt_19__N_55" from F0 on comp "SLICE_8" on site "R13C17B", clk load = 0, ce load = 0, sr load = 11
  SECONDARY "n569" from F1 on comp "U1/SLICE_51" on site "R12C17A", clk load = 0, ce load = 0, sr load = 11
  SECONDARY "clk_c_enable_20" from F0 on comp "SLICE_119" on site "R12C15C", clk load = 0, ce load = 10, sr load = 0
  SECONDARY "n1283" from F1 on comp "U1/SLICE_50" on site "R20C21D", clk load = 0, ce load = 0, sr load = 10

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 4 out of 8 (50%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   12 + 4(JTAG) out of 280 (5.7%) PIO sites used.
   12 + 4(JTAG) out of 105 (15.2%) bonded PIO sites used.
   Number of PIO comps: 12; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 0 / 26 (  0%) | -          | -         |
| 1        | 2 / 26 (  7%) | 3.3V       | -         |
| 2        | 8 / 28 ( 28%) | 3.3V       | -         |
| 3        | 1 / 7 ( 14%)  | 3.3V       | -         |
| 4        | 0 / 8 (  0%)  | -          | -         |
| 5        | 1 / 10 ( 10%) | 3.3V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 5 secs 

Dumping design to file lab5_impl1.dir/5_1.ncd.

1 potential circuit loop found in timing analysis.
0 connections routed; 1134 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=clk40hz loads=6 clock_loads=1&#xA;   Signal=mode_c loads=1 clock_loads=1&#xA;   Signal=switch_c loads=1 clock_loads=1&#xA;   Signal=U2/tone2_3__N_199 loads=4 clock_loads=3&#xA;   Signal=U2/mn_former_derived_1 loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 6 secs 

Start NBR router at 21:11:19 12/19/22

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

1 potential circuit loop found in timing analysis.
Start NBR special constraint process at 21:11:19 12/19/22

Start NBR section for initial routing at 21:11:19 12/19/22
Level 1, iteration 1
0(0.00%) conflict; 807(71.16%) untouched conns; 5511896 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -263.420ns/-5511.897ns; real time: 6 secs 
Level 2, iteration 1
0(0.00%) conflict; 807(71.16%) untouched conns; 5511896 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -263.420ns/-5511.897ns; real time: 6 secs 
Level 3, iteration 1
0(0.00%) conflict; 807(71.16%) untouched conns; 5511896 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -263.420ns/-5511.897ns; real time: 6 secs 
Level 4, iteration 1
10(0.00%) conflicts; 0(0.00%) untouched conn; 5399303 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -264.308ns/-5399.303ns; real time: 6 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 21:11:19 12/19/22
Level 4, iteration 1
3(0.00%) conflicts; 0(0.00%) untouched conn; 4480980 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -264.093ns/-4480.980ns; real time: 6 secs 
Level 4, iteration 2
3(0.00%) conflicts; 0(0.00%) untouched conn; 4480980 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -264.093ns/-4480.980ns; real time: 6 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 4482220 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -264.093ns/-4482.220ns; real time: 7 secs 

Start NBR section for performance tuning (iteration 1) at 21:11:20 12/19/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 4482220 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -264.093ns/-4482.220ns; real time: 7 secs 

Start NBR section for re-routing at 21:11:20 12/19/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 4482220 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -264.093ns/-4482.220ns; real time: 7 secs 

Start NBR section for post-routing at 21:11:20 12/19/22
1 potential circuit loop found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 241 (21.25%)
  Estimated worst slack<setup> : -264.093ns
  Timing score<setup> : 5822652
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=clk40hz loads=6 clock_loads=1&#xA;   Signal=mode_c loads=1 clock_loads=1&#xA;   Signal=switch_c loads=1 clock_loads=1&#xA;   Signal=U2/tone2_3__N_199 loads=4 clock_loads=3&#xA;   Signal=U2/mn_former_derived_1 loads=1 clock_loads=1"  />

1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.
Total CPU time 6 secs 
Total REAL time: 7 secs 
Completely routed.
End of route.  1134 routed (100.00%); 0 unrouted.

Hold time timing score: 6, hold timing errors: 4

Timing score: 5822652 

Dumping design to file lab5_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -264.093
PAR_SUMMARY::Timing score<setup/<ns>> = 5822.652
PAR_SUMMARY::Worst  slack<hold /<ns>> = -1.856
PAR_SUMMARY::Timing score<hold /<ns>> = 6.900
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 6 secs 
Total REAL time to completion: 7 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "lab5_impl1.pt" -o "lab5_impl1.twr" "lab5_impl1.ncd" "lab5_impl1.prf"
trce:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file lab5_impl1.ncd.
Design name: piano
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Mon Dec 19 21:11:20 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab5_impl1.twr -gui -msgset E:/sjtu/learning/VHDL/final/lab5/promote.xml lab5_impl1.ncd lab5_impl1.prf 
Design file:     lab5_impl1.ncd
Preference file: lab5_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 1774  Score: 5822652
Cumulative negative slack: 5822652

Constraints cover 2822 paths, 17 nets, and 543 connections (47.88% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Mon Dec 19 21:11:20 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab5_impl1.twr -gui -msgset E:/sjtu/learning/VHDL/final/lab5/promote.xml lab5_impl1.ncd lab5_impl1.prf 
Design file:     lab5_impl1.ncd
Preference file: lab5_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 4  Score: 6900
Cumulative negative slack: 6900

Constraints cover 2822 paths, 17 nets, and 543 connections (47.88% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 1774 (setup), 4 (hold)
Score: 5822652 (setup), 6900 (hold)
Cumulative negative slack: 5829552 (5822652+6900)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

iotiming  "lab5_impl1.ncd" "lab5_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file lab5_impl1.ncd.
Design name: piano
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application iotiming from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
1 potential circuit loop found in timing analysis.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
1 potential circuit loop found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab5_impl1.ncd.
Design name: piano
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
1 potential circuit loop found in timing analysis.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
1 potential circuit loop found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab5_impl1.ncd.
Design name: piano
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
1 potential circuit loop found in timing analysis.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
1 potential circuit loop found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab5_impl1.ncd.
Design name: piano
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
1 potential circuit loop found in timing analysis.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
1 potential circuit loop found in timing analysis.
Computing Min Clock to Output Delay ...
Done.

ibisgen "lab5_impl1.pad" "D:/lscc/diamond/3.10_x64/cae_library/ibis/machxo2.ibs" 
IBIS Models Generator: Lattice Diamond (64-bit) 3.10.0.111.2

Mon Dec 19 21:11:22 2022

Comp: beep
 Site: P13
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: clk
 Site: C1
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: col[0]
 Site: L3
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: col[1]
 Site: N5
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: col[2]
 Site: P6
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: col[3]
 Site: N6
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: mode
 Site: L14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: row[0]
 Site: N8
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row[1]
 Site: P8
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row[2]
 Site: N7
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row[3]
 Site: P7
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: switch
 Site: M13
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Created design models.


Generating: E:\sjtu\learning\VHDL\final\lab5\impl1\IBIS\lab5_impl1.ibs


    <postMsg mid="1191031" type="Info"    dynamic="0" navigation="0"  />

ldbanno "lab5_impl1.ncd" -n Verilog  -o "lab5_impl1_vo.vo"         -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the lab5_impl1 design file.


Loading design for application ldbanno from file lab5_impl1.ncd.
Design name: piano
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab5_impl1.ncd into .ldb format.
Loading preferences from lab5_impl1.prf.
Writing Verilog netlist to file lab5_impl1_vo.vo
Writing SDF timing to file lab5_impl1_vo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "lab5_impl1.ncd" -n VHDL -o "lab5_impl1_vho.vho"         -w -neg 
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the lab5_impl1 design file.


Loading design for application ldbanno from file lab5_impl1.ncd.
Design name: piano
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab5_impl1.ncd into .ldb format.
Loading preferences from lab5_impl1.prf.
Writing VHDL netlist to file lab5_impl1_vho.vho
Writing SDF timing to file lab5_impl1_vho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

bitgen -f "lab5_impl1.t2b" -w "lab5_impl1.ncd" "lab5_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lab5_impl1.ncd.
Design name: piano
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lab5_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "lab5_impl1.bit".

bitgen -f "lab5_impl1.t2b" -w "lab5_impl1.ncd" -jedec "lab5_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lab5_impl1.ncd.
Design name: piano
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lab5_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "lab5_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
