<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;15.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li><li class="navelem"><a class="el" href="dir_93f1e631d3c6f8dc58629a6a479cd539.html">GISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">AArch64PostLegalizerLowering.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Post-legalization lowering for instructions.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64GlobalISelUtils_8h_source.html">AArch64GlobalISelUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64TargetMachine_8h_source.html">AArch64TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64LegalizerInfo_8h_source.html">GISel/AArch64LegalizerInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MCTargetDesc_8h_source.html">MCTargetDesc/AArch64MCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64TargetInfo_8h_source.html">TargetInfo/AArch64TargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64BaseInfo_8h_source.html">Utils/AArch64BaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Combiner_8h_source.html">llvm/CodeGen/GlobalISel/Combiner.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombinerHelper_8h_source.html">llvm/CodeGen/GlobalISel/CombinerHelper.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombinerInfo_8h_source.html">llvm/CodeGen/GlobalISel/CombinerInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIPatternMatch_8h_source.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2CodeGen_2GlobalISel_2Utils_8h_source.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOpcodes_8h_source.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetPassConfig_8h_source.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InstrTypes_8h_source.html">llvm/IR/InstrTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InitializePasses_8h_source.html">llvm/InitializePasses.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;AArch64GenPostLegalizeGILowering.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64PostLegalizerLowering.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AArch64PostLegalizerLowering_8cpp__incl.png" border="0" usemap="#alib_2Target_2AArch64_2GISel_2AArch64PostLegalizerLowering_8cpp" alt=""/></div>
<map name="alib_2Target_2AArch64_2GISel_2AArch64PostLegalizerLowering_8cpp" id="alib_2Target_2AArch64_2GISel_2AArch64PostLegalizerLowering_8cpp">
<area shape="rect" title="Post&#45;legalization lowering for instructions." alt="" coords="2800,5,2991,61"/>
<area shape="rect" href="AArch64GlobalISelUtils_8h.html" title=" " alt="" coords="2933,117,3103,142"/>
<area shape="poly" title=" " alt="" coords="2932,59,2993,106,2990,110,2929,64"/>
<area shape="rect" href="llvm_2Support_2ErrorHandling_8h.html" title=" " alt="" coords="1600,464,1788,489"/>
<area shape="poly" title=" " alt="" coords="2799,40,2310,60,1980,76,1637,97,1313,121,1042,150,935,166,855,183,804,200,791,209,787,217,787,308,790,343,801,370,819,392,848,413,938,424,1137,438,1585,466,1585,471,1137,444,937,429,846,418,816,396,796,373,785,345,782,308,782,216,787,205,801,196,853,178,935,161,1041,145,1313,116,1637,91,1980,71,2310,55,2799,35"/>
<area shape="rect" href="AArch64BaseInfo_8h.html" title=" " alt="" coords="1418,205,1583,231"/>
<area shape="poly" title=" " alt="" coords="2799,42,2468,66,2260,86,2052,112,1916,133,1782,158,1567,204,1566,199,1781,153,1915,128,2051,106,2260,81,2467,61,2799,37"/>
<area shape="rect" href="AArch64MCTargetDesc_8h.html" title=" " alt="" coords="1014,286,1235,327"/>
<area shape="poly" title=" " alt="" coords="2799,36,2552,40,2387,48,2204,61,2007,82,1805,111,1603,150,1407,200,1286,241,1183,283,1181,278,1285,236,1405,195,1601,145,1804,105,2007,76,2203,56,2387,42,2552,35,2799,31"/>
<area shape="rect" href="MachineIRBuilder_8h.html" title="This file declares the MachineIRBuilder class." alt="" coords="286,198,454,238"/>
<area shape="poly" title=" " alt="" coords="2799,37,2255,40,1484,51,1104,60,776,73,538,90,464,100,426,111,409,126,396,144,380,184,375,182,392,141,405,122,423,107,463,95,537,85,776,68,1104,55,1484,45,2255,35,2799,32"/>
<area shape="rect" href="MachineInstrBuilder_8h.html" title=" " alt="" coords="1462,286,1646,327"/>
<area shape="poly" title=" " alt="" coords="2800,54,2485,112,2022,206,1657,285,1656,280,2021,201,2484,106,2799,48"/>
<area shape="rect" href="llvm_2CodeGen_2GlobalISel_2Utils_8h.html" title=" " alt="" coords="3208,375,3377,416"/>
<area shape="poly" title=" " alt="" coords="2897,61,2899,101,2907,149,2925,197,2938,218,2956,236,2992,259,3028,267,3064,266,3099,261,3135,255,3172,254,3210,262,3249,284,3264,300,3276,320,3290,359,3285,361,3271,322,3260,304,3246,288,3208,267,3172,259,3136,260,3100,266,3064,272,3028,273,2990,264,2952,240,2934,222,2920,200,2901,151,2893,102,2891,61"/>
<area shape="rect" href="InstrTypes_8h.html" title=" " alt="" coords="3451,383,3590,408"/>
<area shape="poly" title=" " alt="" coords="2991,35,3159,43,3351,57,3516,77,3573,91,3604,107,3623,139,3630,175,3626,212,3615,250,3598,286,3579,320,3542,372,3538,369,3575,317,3594,284,3610,248,3621,211,3625,175,3618,141,3600,111,3571,96,3515,83,3350,62,3158,48,2991,40"/>
<area shape="rect" href="MachineRegisterInfo_8h.html" title=" " alt="" coords="5,286,212,327"/>
<area shape="poly" title=" " alt="" coords="2799,37,2273,37,1518,45,1138,54,801,67,540,86,448,98,388,112,350,127,313,145,243,190,184,237,139,278,136,274,180,233,240,186,310,141,348,122,386,106,447,93,539,81,801,62,1138,48,1518,39,2273,32,2799,31"/>
<area shape="rect" href="TargetOpcodes_8h.html" title=" " alt="" coords="540,383,747,408"/>
<area shape="poly" title=" " alt="" coords="2799,38,2323,44,1664,57,1342,67,1065,79,863,94,799,102,767,111,749,124,738,139,724,171,712,206,701,223,685,240,668,251,652,257,621,261,593,267,581,274,569,288,565,299,564,309,573,332,591,353,613,371,610,376,588,357,568,335,559,310,559,297,565,285,578,270,591,262,620,256,651,252,666,246,681,236,697,220,707,203,719,169,733,136,746,121,765,107,798,97,862,89,1064,74,1342,62,1664,52,2323,39,2799,33"/>
<area shape="rect" href="AArch64Subtarget_8h.html" title=" " alt="" coords="2171,205,2310,231"/>
<area shape="poly" title=" " alt="" coords="2800,64,2299,203,2297,198,2798,59"/>
<area shape="rect" href="AArch64TargetMachine_8h.html" title=" " alt="" coords="2690,117,2858,142"/>
<area shape="poly" title=" " alt="" coords="2862,64,2802,110,2799,106,2858,59"/>
<area shape="rect" href="AArch64LegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AArch64." alt="" coords="479,205,672,231"/>
<area shape="poly" title=" " alt="" coords="2799,39,2310,47,1628,62,1004,84,793,97,727,104,692,111,662,128,635,150,594,195,590,191,631,146,659,124,690,107,726,99,793,92,1004,79,1628,57,2310,42,2799,33"/>
<area shape="rect" href="AArch64TargetInfo_8h.html" title=" " alt="" coords="3127,109,3296,150"/>
<area shape="poly" title=" " alt="" coords="2987,59,3132,102,3130,107,2986,64"/>
<area shape="rect" href="Combiner_8h.html" title="This contains common code to drive combines." alt="" coords="436,109,605,150"/>
<area shape="poly" title=" " alt="" coords="2799,39,2364,47,1738,61,1102,83,836,97,635,112,619,113,619,108,635,106,836,91,1102,78,1738,56,2364,41,2799,33"/>
<area shape="rect" href="CombinerHelper_8h.html" title="This contains common combine transformations that may be used in a combine pass,or by the target else..." alt="" coords="3715,198,3883,238"/>
<area shape="poly" title=" " alt="" coords="2992,35,3071,42,3163,55,3259,76,3352,107,3370,117,3382,127,3394,138,3411,147,3488,172,3551,181,3615,185,3697,195,3701,196,3700,201,3696,200,3615,190,3550,186,3487,177,3409,152,3391,142,3379,131,3367,121,3350,111,3258,81,3162,61,3071,48,2991,41"/>
<area shape="rect" href="CombinerInfo_8h.html" title="Interface for Targets to specify which operations are combined how and when." alt="" coords="3422,109,3590,150"/>
<area shape="poly" title=" " alt="" coords="2992,45,3404,106,3408,107,3407,112,3403,112,2991,50"/>
<area shape="rect" href="MIPatternMatch_8h.html" title="Contains matchers for matching SSA Machine Instructions." alt="" coords="3320,198,3489,238"/>
<area shape="poly" title=" " alt="" coords="2992,32,3064,37,3146,50,3231,72,3271,88,3310,107,3333,123,3354,143,3387,183,3383,187,3351,146,3330,127,3307,111,3269,93,3229,77,3145,55,3064,42,2991,37"/>
<area shape="rect" href="MachineFunctionPass_8h.html" title=" " alt="" coords="3665,109,3872,150"/>
<area shape="poly" title=" " alt="" coords="2992,40,3285,66,3646,106,3651,107,3650,112,3646,112,3284,72,2991,45"/>
<area shape="rect" href="TargetPassConfig_8h.html" title="Target&#45;Independent Code Generator Pass Configuration Options pass." alt="" coords="3908,205,4131,231"/>
<area shape="poly" title=" " alt="" coords="2991,32,3200,35,3459,46,3588,55,3708,68,3809,85,3885,107,3902,115,3913,125,3937,148,3995,194,3992,198,3933,152,3910,129,3899,120,3884,111,3808,90,3707,73,3588,61,3459,51,3199,40,2991,37"/>
<area shape="rect" href="InitializePasses_8h.html" title=" " alt="" coords="3947,117,4099,142"/>
<area shape="poly" title=" " alt="" coords="2992,35,3167,42,3400,55,3663,76,3929,106,3955,111,3955,116,3928,112,3663,82,3400,61,3167,47,2991,40"/>
<area shape="rect" href="Debug_8h.html" title=" " alt="" coords="4123,117,4270,142"/>
<area shape="poly" title=" " alt="" coords="2992,33,3195,37,3474,49,3791,71,3953,87,4112,106,4135,110,4134,116,4111,112,3952,92,3790,76,3473,54,3195,42,2991,38"/>
<area shape="rect" title=" " alt="" coords="4295,117,4552,142"/>
<area shape="poly" title=" " alt="" coords="2991,34,3540,56,3908,77,4282,106,4327,111,4327,117,4282,112,3908,82,3540,61,2991,40"/>
<area shape="rect" href="AArch64AddressingModes_8h.html" title=" " alt="" coords="2966,198,3195,238"/>
<area shape="poly" title=" " alt="" coords="3029,141,3060,185,3056,188,3024,144"/>
<area shape="poly" title=" " alt="" coords="2933,145,2870,152,2502,179,2140,198,1598,217,1598,212,2140,193,2502,174,2870,147,2932,140"/>
<area shape="rect" href="Optional_8h.html" title="This file provides Optional, a template class modeled in the spirit of OCaml&#39;s &#39;opt&#39; variant." alt="" coords="3016,464,3156,489"/>
<area shape="poly" title=" " alt="" coords="3076,140,3115,147,3208,153,3329,155,3391,159,3447,166,3495,178,3531,195,3554,215,3570,234,3580,253,3588,274,3596,319,3604,374,3610,397,3610,407,3604,417,3590,430,3571,440,3525,454,3469,462,3406,465,3278,465,3170,466,3170,461,3278,459,3406,460,3468,456,3524,449,3569,435,3587,425,3600,414,3605,405,3605,397,3599,376,3591,320,3583,275,3576,255,3565,237,3550,219,3528,200,3494,183,3446,171,3390,164,3329,161,3208,158,3115,152,3075,145"/>
<area shape="poly" title=" " alt="" coords="2936,145,2870,152,2506,172,2196,177,1924,172,1670,163,1415,156,1143,156,834,169,660,182,469,200,469,195,659,176,833,163,1143,151,1416,151,1670,158,1924,167,2196,172,2506,167,2870,147,2936,140"/>
<area shape="poly" title=" " alt="" coords="3074,140,3140,162,3175,177,3209,195,3260,232,3278,254,3294,285,3302,324,3301,361,3296,361,3296,324,3289,287,3274,257,3257,236,3206,200,3173,182,3138,167,3072,145"/>
<area shape="rect" href="Register_8h.html" title=" " alt="" coords="3442,464,3610,489"/>
<area shape="poly" title=" " alt="" coords="3076,140,3115,147,3216,153,3348,155,3415,158,3476,165,3529,177,3569,195,3597,218,3619,242,3636,268,3647,295,3651,324,3649,353,3641,385,3625,417,3604,442,3577,459,3574,455,3601,438,3621,414,3636,383,3644,353,3646,324,3641,296,3631,270,3615,246,3593,222,3566,200,3527,182,3475,170,3414,163,3348,160,3216,158,3115,152,3075,145"/>
<area shape="rect" title=" " alt="" coords="2758,464,2819,489"/>
<area shape="poly" title=" " alt="" coords="3076,140,3176,165,3222,180,3254,195,3301,237,3355,301,3377,335,3393,367,3398,395,3396,407,3390,418,3366,426,3314,435,3156,451,2834,475,2834,470,3155,446,3313,429,3364,421,3387,414,3391,406,3393,396,3388,369,3372,338,3350,304,3297,241,3251,200,3220,185,3175,170,3075,145"/>
<area shape="poly" title=" " alt="" coords="3077,140,3115,147,3203,152,3317,153,3375,156,3427,163,3471,176,3502,196,3517,215,3527,237,3536,284,3535,331,3529,369,3524,368,3530,330,3531,285,3522,238,3513,218,3499,200,3469,181,3426,169,3374,162,3317,158,3203,157,3115,152,3076,145"/>
<area shape="poly" title=" " alt="" coords="2966,227,2902,234,2832,246,2761,264,2694,289,2679,298,2669,308,2658,318,2643,329,2581,363,2530,385,2477,402,2408,418,2244,447,2080,465,1928,475,1803,478,1803,473,1927,469,2079,460,2244,442,2407,413,2475,397,2528,380,2578,358,2640,325,2655,314,2665,304,2675,294,2691,284,2760,259,2831,240,2901,229,2965,221"/>
<area shape="poly" title=" " alt="" coords="1476,234,1442,256,1425,271,1412,288,1392,322,1381,353,1382,383,1388,398,1398,414,1410,424,1426,433,1472,447,1528,458,1585,465,1584,470,1527,463,1471,452,1424,437,1407,428,1395,417,1383,401,1376,384,1376,352,1388,320,1408,285,1421,267,1438,251,1473,229"/>
<area shape="poly" title=" " alt="" coords="1448,234,1225,285,1224,280,1447,229"/>
<area shape="rect" href="MCInstrDesc_8h.html" title=" " alt="" coords="872,383,1036,408"/>
<area shape="poly" title=" " alt="" coords="1087,330,992,378,989,373,1085,325"/>
<area shape="rect" href="llvm_2Support_2DataTypes_8h.html" title=" " alt="" coords="1161,383,1333,408"/>
<area shape="poly" title=" " alt="" coords="1154,325,1220,372,1217,376,1151,330"/>
<area shape="rect" title=" " alt="" coords="685,464,753,489"/>
<area shape="poly" title=" " alt="" coords="1119,329,1092,374,1072,398,1049,418,1026,428,996,438,921,454,768,473,768,468,920,449,995,433,1024,424,1046,413,1069,394,1088,371,1114,326"/>
<area shape="rect" title=" " alt="" coords="1260,464,1448,489"/>
<area shape="poly" title=" " alt="" coords="1126,327,1130,371,1137,394,1151,414,1171,432,1194,445,1246,463,1245,468,1192,450,1168,436,1146,417,1133,396,1125,372,1121,328"/>
<area shape="rect" title=" " alt="" coords="2030,383,2195,408"/>
<area shape="poly" title=" " alt="" coords="1235,313,1681,344,2018,372,2045,377,2044,382,2018,378,1681,350,1235,318"/>
<area shape="rect" title=" " alt="" coords="1811,383,2006,408"/>
<area shape="poly" title=" " alt="" coords="1235,314,1493,337,1800,372,1830,377,1829,382,1799,378,1493,342,1235,319"/>
<area shape="rect" href="GISelChangeObserver_8h.html" title="This contains common code to allow clients to notify changes to machine instr." alt="" coords="286,286,454,327"/>
<area shape="poly" title=" " alt="" coords="373,239,373,272,367,272,367,239"/>
<area shape="poly" title=" " alt="" coords="455,234,466,236,685,259,856,268,1027,273,1247,284,1447,296,1447,301,1247,289,1027,279,856,274,684,264,466,241,454,239"/>
<area shape="poly" title=" " alt="" coords="311,241,182,284,181,279,310,236"/>
<area shape="poly" title=" " alt="" coords="333,241,305,259,281,281,269,303,270,314,275,325,376,346,556,377,555,382,375,351,272,329,265,316,264,302,277,277,301,255,330,237"/>
<area shape="poly" title=" " alt="" coords="1646,323,1658,324,1798,328,2031,330,2152,334,2259,341,2341,354,2369,362,2386,373,2394,384,2396,395,2394,407,2386,418,2357,433,2304,445,2149,462,1967,472,1803,476,1803,471,1966,466,2148,456,2303,439,2355,428,2383,414,2389,404,2391,395,2389,386,2383,377,2367,367,2340,359,2259,347,2151,339,2030,335,1797,333,1658,330,1645,328"/>
<area shape="poly" title=" " alt="" coords="1646,323,1658,324,1876,344,2061,355,2224,359,2376,358,2691,357,2876,361,3095,372,3194,381,3194,386,3095,378,2876,367,2691,362,2376,364,2224,364,2061,360,1876,350,1658,330,1646,328"/>
<area shape="poly" title=" " alt="" coords="1646,323,1658,324,1772,336,1868,342,2033,344,2198,348,2294,357,2408,372,2503,391,2596,414,2745,458,2743,463,2595,419,2502,396,2407,378,2294,362,2198,353,2033,349,1868,347,1771,341,1658,330,1645,328"/>
<area shape="poly" title=" " alt="" coords="1646,323,1658,324,1921,347,2143,356,2340,357,2523,354,2706,349,2902,348,3126,355,3389,372,3436,378,3436,383,3388,378,3125,360,2902,354,2706,355,2523,359,2340,363,2143,362,1920,352,1658,330,1646,328"/>
<area shape="poly" title=" " alt="" coords="3352,414,3477,456,3475,461,3350,419"/>
<area shape="poly" title=" " alt="" coords="3209,412,2834,471,2833,466,3208,407"/>
<area shape="poly" title=" " alt="" coords="3467,411,3433,418,3170,464,3169,459,3432,413,3466,406"/>
<area shape="poly" title=" " alt="" coords="3470,411,3433,418,3260,441,3088,458,2833,476,2833,470,3088,452,3259,436,3432,413,3469,406"/>
<area shape="rect" title=" " alt="" coords="3179,464,3233,489"/>
<area shape="poly" title=" " alt="" coords="3473,411,3248,468,3246,462,3471,406"/>
<area shape="poly" title=" " alt="" coords="129,325,182,371,217,394,253,413,288,424,335,434,451,450,670,469,670,475,450,455,334,439,287,429,252,418,214,399,179,375,126,329"/>
<area shape="poly" title=" " alt="" coords="212,318,362,342,429,357,478,373,493,383,503,394,513,405,528,413,567,420,641,427,876,439,1560,456,2282,467,2743,472,2743,477,2282,473,1560,462,875,444,640,432,566,425,526,418,510,409,500,398,490,387,475,377,428,362,361,347,212,324"/>
<area shape="rect" href="TargetSubtargetInfo_8h.html" title=" " alt="" coords="264,375,465,416"/>
<area shape="poly" title=" " alt="" coords="167,325,293,367,292,372,166,330"/>
<area shape="poly" title=" " alt="" coords="454,414,671,462,670,467,453,419"/>
<area shape="poly" title=" " alt="" coords="2310,229,2367,244,2418,265,2436,278,2448,293,2449,310,2439,329,2424,341,2405,351,2358,365,2301,372,2239,375,2114,374,2018,378,1989,382,1988,377,2018,372,2114,369,2238,370,2301,367,2357,359,2403,346,2421,337,2434,325,2444,309,2443,295,2433,281,2415,269,2365,249,2309,234"/>
<area shape="poly" title=" " alt="" coords="2310,220,2460,228,2640,241,2799,260,2854,271,2886,284,2900,300,2907,316,2909,350,2910,383,2915,399,2928,414,2955,435,2982,447,3008,453,3034,455,3093,454,3127,455,3165,461,3164,466,3126,461,3093,459,3034,460,3007,458,2980,452,2953,439,2924,418,2911,401,2904,384,2903,350,2902,318,2896,303,2883,289,2853,276,2798,265,2640,246,2460,233,2310,225"/>
<area shape="poly" title=" " alt="" coords="2171,224,1283,252,808,271,646,280,568,289,522,305,478,325,405,369,402,364,476,320,520,300,567,284,646,275,808,266,1283,246,2171,219"/>
<area shape="rect" href="AArch64FrameLowering_8h.html" title=" " alt="" coords="1670,294,1841,320"/>
<area shape="poly" title=" " alt="" coords="2171,234,1853,289,1831,293,1830,288,1852,284,2170,228"/>
<area shape="rect" href="AArch64ISelLowering_8h.html" title=" " alt="" coords="1865,294,2022,320"/>
<area shape="poly" title=" " alt="" coords="2199,234,2000,292,1998,287,2198,229"/>
<area shape="rect" href="AArch64InstrInfo_8h.html" title=" " alt="" coords="2499,294,2630,320"/>
<area shape="poly" title=" " alt="" coords="2287,229,2506,287,2504,292,2286,234"/>
<area shape="rect" href="AArch64RegisterInfo_8h.html" title=" " alt="" coords="2219,383,2372,408"/>
<area shape="poly" title=" " alt="" coords="2171,223,1988,227,1760,237,1651,245,1558,257,1488,271,1465,279,1452,288,1445,298,1443,307,1445,316,1452,325,1468,335,1496,344,1581,356,1693,363,1819,367,2062,369,2207,372,2231,376,2231,382,2207,378,2062,374,1819,372,1693,369,1580,361,1495,349,1466,340,1448,329,1440,318,1438,307,1440,295,1448,284,1463,275,1486,266,1557,251,1651,240,1760,232,1988,221,2171,217"/>
<area shape="rect" href="AArch64SelectionDAGInfo_8h.html" title=" " alt="" coords="2046,294,2233,320"/>
<area shape="poly" title=" " alt="" coords="2228,233,2166,286,2163,282,2225,229"/>
<area shape="rect" href="CallLowering_8h.html" title="This file describes how to lower LLVM calls to machine code calls." alt="" coords="1408,375,1577,416"/>
<area shape="poly" title=" " alt="" coords="2171,222,1981,226,1745,236,1632,244,1535,256,1463,270,1439,279,1425,288,1419,297,1418,306,1423,325,1437,345,1456,364,1452,367,1433,349,1418,328,1412,306,1415,295,1421,284,1437,274,1461,265,1534,251,1632,239,1745,231,1981,221,2171,217"/>
<area shape="rect" href="InlineAsmLowering_8h.html" title="This file describes how to lower LLVM inline asm to machine code INLINEASM." alt="" coords="2256,286,2425,327"/>
<area shape="poly" title=" " alt="" coords="2256,229,2309,275,2305,279,2253,233"/>
<area shape="rect" href="InstructionSelector_8h.html" title=" " alt="" coords="2704,286,2873,327"/>
<area shape="poly" title=" " alt="" coords="2310,228,2690,287,2689,292,2309,233"/>
<area shape="rect" href="LegalizerInfo_8h.html" title="Interface for Targets to specify which operations they can successfully select and how the others sho..." alt="" coords="822,286,990,327"/>
<area shape="poly" title=" " alt="" coords="2171,224,1599,249,1263,267,1005,289,1005,284,1262,262,1599,243,2171,219"/>
<area shape="rect" href="RegisterBankInfo_8h.html" title=" " alt="" coords="1600,375,1788,416"/>
<area shape="poly" title=" " alt="" coords="2171,223,1985,226,1752,236,1642,245,1546,256,1475,271,1452,279,1438,288,1432,297,1430,306,1438,325,1456,335,1491,346,1586,370,1585,375,1489,352,1454,340,1435,329,1425,307,1427,295,1435,284,1450,274,1474,266,1545,251,1641,240,1752,231,1984,221,2171,217"/>
<area shape="rect" href="DataLayout_8h.html" title=" " alt="" coords="2937,383,3083,408"/>
<area shape="poly" title=" " alt="" coords="2310,216,2456,219,2637,228,2727,237,2810,249,2879,264,2930,284,2953,302,2973,323,3001,368,2996,370,2969,327,2950,306,2927,289,2877,269,2809,254,2727,242,2637,234,2456,224,2310,222"/>
<area shape="poly" title=" " alt="" coords="2513,323,2481,330,2344,354,2208,378,2186,382,2185,377,2207,372,2343,349,2480,324,2512,318"/>
<area shape="poly" title=" " alt="" coords="2592,318,2696,363,2832,413,2923,438,3008,458,3007,463,2922,443,2830,418,2694,368,2589,323"/>
<area shape="poly" title=" " alt="" coords="2527,323,2348,380,2346,375,2526,318"/>
<area shape="poly" title=" " alt="" coords="2246,411,2208,418,2059,434,1856,449,1463,472,1462,467,1856,444,2059,428,2207,413,2245,406"/>
<area shape="poly" title=" " alt="" coords="1544,414,1650,455,1648,460,1542,419"/>
<area shape="poly" title=" " alt="" coords="1578,411,1589,413,1760,431,1936,446,2274,463,2559,471,2743,473,2743,478,2559,476,2274,469,1935,451,1760,437,1588,418,1577,417"/>
<area shape="poly" title=" " alt="" coords="2802,326,2835,370,2857,394,2882,413,2941,442,3002,460,3001,465,2939,447,2879,418,2853,398,2831,374,2798,329"/>
<area shape="poly" title=" " alt="" coords="2873,320,3194,375,3193,380,2872,325"/>
<area shape="poly" title=" " alt="" coords="2791,327,2791,449,2786,449,2786,327"/>
<area shape="poly" title=" " alt="" coords="919,326,943,368,938,371,914,329"/>
<area shape="poly" title=" " alt="" coords="888,329,872,349,859,372,854,395,856,405,862,413,885,419,940,425,1129,436,1707,454,2744,472,2743,477,1707,460,1129,442,939,431,884,425,859,418,851,407,849,395,854,370,868,346,884,326"/>
<area shape="poly" title=" " alt="" coords="847,330,694,380,693,375,845,325"/>
<area shape="poly" title=" " alt="" coords="1697,416,1697,448,1691,448,1691,416"/>
<area shape="poly" title=" " alt="" coords="1600,417,1589,418,1348,443,1112,460,768,476,768,471,1111,455,1348,438,1588,413,1599,412"/>
<area shape="poly" title=" " alt="" coords="1788,412,1799,413,2019,434,2204,446,2368,452,2521,454,2838,453,3024,455,3245,461,3427,468,3427,474,3244,466,3024,460,2838,458,2521,459,2368,457,2204,451,2018,439,1799,418,1788,417"/>
<area shape="poly" title=" " alt="" coords="2937,404,1803,471,1803,466,2937,398"/>
<area shape="poly" title=" " alt="" coords="2977,411,2833,462,2832,457,2975,406"/>
<area shape="poly" title=" " alt="" coords="3041,406,3167,457,3165,462,3039,411"/>
<area shape="poly" title=" " alt="" coords="2699,145,2325,206,2324,201,2698,140"/>
<area shape="poly" title=" " alt="" coords="2761,145,2592,286,2589,282,2758,141"/>
<area shape="poly" title=" " alt="" coords="2781,142,2806,187,2825,213,2848,236,2864,247,2879,253,2909,258,2939,264,2955,272,2970,284,2985,304,2996,325,3008,367,3003,368,2991,327,2981,306,2967,288,2952,276,2937,269,2908,263,2878,258,2861,252,2844,240,2821,217,2801,190,2777,144"/>
<area shape="rect" href="llvm_2Target_2TargetMachine_8h.html" title=" " alt="" coords="3049,294,3235,320"/>
<area shape="poly" title=" " alt="" coords="2787,141,2838,187,2873,213,2911,236,2987,267,3062,288,3060,293,2985,272,2909,241,2870,218,2835,191,2784,145"/>
<area shape="poly" title=" " alt="" coords="3140,321,3097,450,3092,449,3135,319"/>
<area shape="poly" title=" " alt="" coords="3149,319,3199,449,3194,451,3144,321"/>
<area shape="poly" title=" " alt="" coords="3125,322,3042,376,3039,372,3122,318"/>
<area shape="poly" title=" " alt="" coords="547,234,431,283,429,278,545,229"/>
<area shape="poly" title=" " alt="" coords="510,234,227,286,226,281,509,229"/>
<area shape="poly" title=" " alt="" coords="623,229,817,280,816,285,621,234"/>
<area shape="rect" href="LegalizerHelper_8h.html" title=" " alt="" coords="579,286,747,327"/>
<area shape="poly" title=" " alt="" coords="589,229,635,274,631,278,586,233"/>
<area shape="poly" title=" " alt="" coords="661,328,652,369,647,367,656,327"/>
<area shape="poly" title=" " alt="" coords="748,317,810,324,1078,348,1346,372,1394,378,1393,383,1346,378,1078,354,810,330,747,322"/>
<area shape="poly" title=" " alt="" coords="488,152,418,192,415,188,485,148"/>
<area shape="poly" title=" " alt="" coords="3797,239,3785,277,3765,324,3736,374,3698,418,3657,444,3612,462,3610,457,3654,440,3695,414,3732,371,3760,322,3780,275,3792,238"/>
<area shape="poly" title=" " alt="" coords="3396,240,3344,328,3319,365,3314,362,3340,326,3392,237"/>
<area shape="poly" title=" " alt="" coords="3420,237,3507,369,3502,372,3415,240"/>
<area shape="poly" title=" " alt="" coords="3320,232,3207,241,2761,261,2383,267,2050,266,1740,261,1430,256,1098,256,720,265,274,289,227,293,226,288,274,284,720,260,1098,251,1430,250,1740,255,2050,261,2383,262,2761,255,3207,236,3320,226"/>
<area shape="poly" title=" " alt="" coords="4003,234,3947,271,3861,321,3757,374,3647,418,3536,446,3424,464,3323,473,3247,477,3247,472,3323,468,3423,458,3535,441,3645,413,3755,370,3858,317,3944,266,4000,229"/>
</map>
</div>
</div>
<p><a href="AArch64PostLegalizerLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents a pseudo instruction which replaces a G_SHUFFLE_VECTOR.  <a href="structShuffleVectorPseudo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm" id="r_namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">postlegalizer</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">lowering&quot;</a></td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bba2190ebf3aed8aecc1d018df5c9b6" id="r_a2bba2190ebf3aed8aecc1d018df5c9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2bba2190ebf3aed8aecc1d018df5c9b6">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</a></td></tr>
<tr class="separator:a2bba2190ebf3aed8aecc1d018df5c9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674c87e054235a566d281c1f3de80de1" id="r_a674c87e054235a566d281c1f3de80de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a674c87e054235a566d281c1f3de80de1">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</a></td></tr>
<tr class="separator:a674c87e054235a566d281c1f3de80de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06deb0e95635d415388705418ecc4d8e" id="r_a06deb0e95635d415388705418ecc4d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06deb0e95635d415388705418ecc4d8e">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</a></td></tr>
<tr class="separator:a06deb0e95635d415388705418ecc4d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae0608a3448ce9580e9608fe739b01038" id="r_ae0608a3448ce9580e9608fe739b01038"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae0608a3448ce9580e9608fe739b01038">isREVMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> EltSize, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumElts</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>)</td></tr>
<tr class="memdesc:ae0608a3448ce9580e9608fe739b01038"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a vector shuffle corresponds to a REV instruction with the specified blocksize.  <br /></td></tr>
<tr class="separator:ae0608a3448ce9580e9608fe739b01038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7dd9d6aaccc65666a11d717290db142" id="r_ac7dd9d6aaccc65666a11d717290db142"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7dd9d6aaccc65666a11d717290db142">isTRNMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumElts</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">WhichResult</a>)</td></tr>
<tr class="memdesc:ac7dd9d6aaccc65666a11d717290db142"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if <code>M</code> is a shuffle vector mask for a TRN of <code>NumElts</code>.  <br /></td></tr>
<tr class="separator:ac7dd9d6aaccc65666a11d717290db142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d36880c57509971b8db9d21adf0f35" id="r_a76d36880c57509971b8db9d21adf0f35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; std::pair&lt; <a class="el" href="classbool.html">bool</a>, <a class="el" href="classuint64__t.html">uint64_t</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a76d36880c57509971b8db9d21adf0f35">getExtMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumElts</a>)</td></tr>
<tr class="memdesc:a76d36880c57509971b8db9d21adf0f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a G_EXT instruction can handle a shuffle mask <code>M</code> when the vector sources of the shuffle are different.  <br /></td></tr>
<tr class="separator:a76d36880c57509971b8db9d21adf0f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf7731ae350945fbd3ef5e614cbef5a9" id="r_acf7731ae350945fbd3ef5e614cbef5a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf7731ae350945fbd3ef5e614cbef5a9">isUZPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumElts</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">WhichResult</a>)</td></tr>
<tr class="memdesc:acf7731ae350945fbd3ef5e614cbef5a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if <code>M</code> is a shuffle vector mask for a UZP of <code>NumElts</code>.  <br /></td></tr>
<tr class="separator:acf7731ae350945fbd3ef5e614cbef5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc794c48dab43b6b663bbb9d00c0c86c" id="r_abc794c48dab43b6b663bbb9d00c0c86c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc794c48dab43b6b663bbb9d00c0c86c">isZipMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumElts</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">WhichResult</a>)</td></tr>
<tr class="separator:abc794c48dab43b6b663bbb9d00c0c86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f060fed83cfbf05a00b4093011f160" id="r_a10f060fed83cfbf05a00b4093011f160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; std::pair&lt; <a class="el" href="classbool.html">bool</a>, int &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10f060fed83cfbf05a00b4093011f160">isINSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, int <a class="el" href="classllvm_1_1ilist__node__impl.html">NumInputElements</a>)</td></tr>
<tr class="memdesc:a10f060fed83cfbf05a00b4093011f160"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for matchINS.  <br /></td></tr>
<tr class="separator:a10f060fed83cfbf05a00b4093011f160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9700a26610b64f4c99a91625fea4b7" id="r_abd9700a26610b64f4c99a91625fea4b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd9700a26610b64f4c99a91625fea4b7">matchREV</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="separator:abd9700a26610b64f4c99a91625fea4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478ea65eb8e4ad3aaeb0f198fe40e236" id="r_a478ea65eb8e4ad3aaeb0f198fe40e236"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a478ea65eb8e4ad3aaeb0f198fe40e236">matchTRN</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="separator:a478ea65eb8e4ad3aaeb0f198fe40e236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389c68bf80cb275e6a6ea1b7dfda0915" id="r_a389c68bf80cb275e6a6ea1b7dfda0915"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a389c68bf80cb275e6a6ea1b7dfda0915">matchUZP</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="separator:a389c68bf80cb275e6a6ea1b7dfda0915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5f128a82ba926b451c442467400631" id="r_a7b5f128a82ba926b451c442467400631"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b5f128a82ba926b451c442467400631">matchZip</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="separator:a7b5f128a82ba926b451c442467400631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ad9efac20a39021c3f631dedbdbcd87" id="r_a5ad9efac20a39021c3f631dedbdbcd87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ad9efac20a39021c3f631dedbdbcd87">matchDupFromInsertVectorElt</a> (int Lane, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="memdesc:a5ad9efac20a39021c3f631dedbdbcd87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for matchDup.  <br /></td></tr>
<tr class="separator:a5ad9efac20a39021c3f631dedbdbcd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a02de5ec94987be379e880db7c29913" id="r_a2a02de5ec94987be379e880db7c29913"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a02de5ec94987be379e880db7c29913">matchDupFromBuildVector</a> (int Lane, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="memdesc:a2a02de5ec94987be379e880db7c29913"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for matchDup.  <br /></td></tr>
<tr class="separator:a2a02de5ec94987be379e880db7c29913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab2dfd44caad98e080e10ea9caa319a" id="r_a5ab2dfd44caad98e080e10ea9caa319a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ab2dfd44caad98e080e10ea9caa319a">matchDup</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="separator:a5ab2dfd44caad98e080e10ea9caa319a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7252860eb32b0f821a3f71f54f2cf170" id="r_a7252860eb32b0f821a3f71f54f2cf170"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7252860eb32b0f821a3f71f54f2cf170">matchEXT</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="separator:a7252860eb32b0f821a3f71f54f2cf170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6341fc46ec30b1e834c0d590644f6e7" id="r_ad6341fc46ec30b1e834c0d590644f6e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6341fc46ec30b1e834c0d590644f6e7">applyShuffleVectorPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="memdesc:ad6341fc46ec30b1e834c0d590644f6e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a G_SHUFFLE_VECTOR instruction with a pseudo.  <br /></td></tr>
<tr class="separator:ad6341fc46ec30b1e834c0d590644f6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28e5fe5afdbb39ffd21746b703b7d61" id="r_af28e5fe5afdbb39ffd21746b703b7d61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af28e5fe5afdbb39ffd21746b703b7d61">applyEXT</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="memdesc:af28e5fe5afdbb39ffd21746b703b7d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a G_SHUFFLE_VECTOR instruction with G_EXT.  <br /></td></tr>
<tr class="separator:af28e5fe5afdbb39ffd21746b703b7d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a42423b3bdc08ff09c012b790da2949" id="r_a5a42423b3bdc08ff09c012b790da2949"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a42423b3bdc08ff09c012b790da2949">matchINS</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, int, <a class="el" href="classllvm_1_1Register.html">Register</a>, int &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="memdesc:a5a42423b3bdc08ff09c012b790da2949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Match a G_SHUFFLE_VECTOR with a mask which corresponds to a G_INSERT_VECTOR_ELT and G_EXTRACT_VECTOR_ELT pair.  <br /></td></tr>
<tr class="separator:a5a42423b3bdc08ff09c012b790da2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2735db4c98e722e87ff36d38f22f4393" id="r_a2735db4c98e722e87ff36d38f22f4393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2735db4c98e722e87ff36d38f22f4393">applyINS</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;Builder, std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, int, <a class="el" href="classllvm_1_1Register.html">Register</a>, int &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="separator:a2735db4c98e722e87ff36d38f22f4393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c0e4df8bf84a861e94ae423c2706db" id="r_a52c0e4df8bf84a861e94ae423c2706db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52c0e4df8bf84a861e94ae423c2706db">isVShiftRImm</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:a52c0e4df8bf84a861e94ae423c2706db"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVShiftRImm - Check if this is a valid vector for the immediate operand of a vector shift right operation.  <br /></td></tr>
<tr class="separator:a52c0e4df8bf84a861e94ae423c2706db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5ef068d1cda9caeae71e964bd05082" id="r_a1e5ef068d1cda9caeae71e964bd05082"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e5ef068d1cda9caeae71e964bd05082">matchVAshrLshrImm</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, int64_t &amp;Imm)</td></tr>
<tr class="memdesc:a1e5ef068d1cda9caeae71e964bd05082"><td class="mdescLeft">&#160;</td><td class="mdescRight">Match a vector G_ASHR or G_LSHR with a valid immediate shift.  <br /></td></tr>
<tr class="separator:a1e5ef068d1cda9caeae71e964bd05082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47eec971e964d5999d3083403b0e9d33" id="r_a47eec971e964d5999d3083403b0e9d33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47eec971e964d5999d3083403b0e9d33">applyVAshrLshrImm</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, int64_t &amp;Imm)</td></tr>
<tr class="separator:a47eec971e964d5999d3083403b0e9d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac266ec686efad8f75be1c75a50148033" id="r_ac266ec686efad8f75be1c75a50148033"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; std::pair&lt; <a class="el" href="classuint64__t.html">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac266ec686efad8f75be1c75a50148033">tryAdjustICmpImmAndPred</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:ac266ec686efad8f75be1c75a50148033"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if it is possible to modify the <code>RHS</code> and predicate <code>P</code> of a G_ICMP instruction such that the right-hand side is an arithmetic immediate.  <br /></td></tr>
<tr class="separator:ac266ec686efad8f75be1c75a50148033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad735ef5a758daa4baa0ff66a98ab2e04" id="r_ad735ef5a758daa4baa0ff66a98ab2e04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad735ef5a758daa4baa0ff66a98ab2e04">matchAdjustICmpImmAndPred</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, std::pair&lt; <a class="el" href="classuint64__t.html">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="memdesc:ad735ef5a758daa4baa0ff66a98ab2e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine whether or not it is possible to update the RHS and predicate of a G_ICMP instruction such that the RHS will be selected as an arithmetic immediate.  <br /></td></tr>
<tr class="separator:ad735ef5a758daa4baa0ff66a98ab2e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4fedf9318d495df50d4816e74164e96" id="r_aa4fedf9318d495df50d4816e74164e96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4fedf9318d495df50d4816e74164e96">applyAdjustICmpImmAndPred</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::pair&lt; <a class="el" href="classuint64__t.html">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer)</td></tr>
<tr class="separator:aa4fedf9318d495df50d4816e74164e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a557d10a9abba96ca5d850418a59e7c1e" id="r_a557d10a9abba96ca5d850418a59e7c1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a557d10a9abba96ca5d850418a59e7c1e">matchDupLane</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, int &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="separator:a557d10a9abba96ca5d850418a59e7c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1a9fca6f493f19f6a04611ab92ad99" id="r_aae1a9fca6f493f19f6a04611ab92ad99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae1a9fca6f493f19f6a04611ab92ad99">applyDupLane</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, int &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MatchInfo</a>)</td></tr>
<tr class="separator:aae1a9fca6f493f19f6a04611ab92ad99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe53f4183a7254749d95b9983c1821e" id="r_a9fe53f4183a7254749d95b9983c1821e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9fe53f4183a7254749d95b9983c1821e">matchBuildVectorToDup</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a9fe53f4183a7254749d95b9983c1821e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b03144dd45d020cb9695a6753ed955" id="r_af6b03144dd45d020cb9695a6753ed955"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6b03144dd45d020cb9695a6753ed955">applyBuildVectorToDup</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>)</td></tr>
<tr class="separator:af6b03144dd45d020cb9695a6753ed955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24be4cf93a9f2146e418323139365a4" id="r_af24be4cf93a9f2146e418323139365a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af24be4cf93a9f2146e418323139365a4">getCmpOperandFoldingProfit</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CmpOp</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:af24be4cf93a9f2146e418323139365a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f345b55b96da4a20d58ea5a192c1164" id="r_a6f345b55b96da4a20d58ea5a192c1164"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f345b55b96da4a20d58ea5a192c1164">trySwapICmpOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a6f345b55b96da4a20d58ea5a192c1164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a6d4691de5fa210fc07c50632aa86cf" id="r_a8a6d4691de5fa210fc07c50632aa86cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a6d4691de5fa210fc07c50632aa86cf">applySwapICmpOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer)</td></tr>
<tr class="separator:a8a6d4691de5fa210fc07c50632aa86cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056cb27e491a1f27a33646e390b4ac12" id="r_a056cb27e491a1f27a33646e390b4ac12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a056cb27e491a1f27a33646e390b4ac12">lowerVectorFCMP</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)</td></tr>
<tr class="memdesc:a056cb27e491a1f27a33646e390b4ac12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector G_FCMP <code>MI</code> into an AArch64-specific pseudo.  <br /></td></tr>
<tr class="separator:a056cb27e491a1f27a33646e390b4ac12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaecbef2bb75ef349cccb7c2e8ee16d09" id="r_aaecbef2bb75ef349cccb7c2e8ee16d09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaecbef2bb75ef349cccb7c2e8ee16d09">matchFormTruncstore</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg)</td></tr>
<tr class="separator:aaecbef2bb75ef349cccb7c2e8ee16d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb29c85e92827ef1573c3e876db4efd" id="r_a6fb29c85e92827ef1573c3e876db4efd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6fb29c85e92827ef1573c3e876db4efd">applyFormTruncstore</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg)</td></tr>
<tr class="separator:a6fb29c85e92827ef1573c3e876db4efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add6a10c10fdbc00ddb2ae110effc4184" id="r_add6a10c10fdbc00ddb2ae110effc4184"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add6a10c10fdbc00ddb2ae110effc4184">INITIALIZE_PASS_BEGIN</a> (AArch64PostLegalizerLowering, <a class="el" href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>, &quot;Lower AArch64 <a class="el" href="classllvm_1_1ilist__node__impl.html">MachineInstrs</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">after</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">legalization&quot;</a>, false, false) <a class="el" href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a>(AArch64PostLegalizerLowering</td></tr>
<tr class="separator:add6a10c10fdbc00ddb2ae110effc4184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf2d86ae5ed2a3207d2a752871a3373" id="r_a5cf2d86ae5ed2a3207d2a752871a3373"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a5cf2d86ae5ed2a3207d2a752871a3373">llvm::createAArch64PostLegalizerLowering</a> ()</td></tr>
<tr class="separator:a5cf2d86ae5ed2a3207d2a752871a3373"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a011cc0cafcb0bb78a16aa61450b9c847" id="r_a011cc0cafcb0bb78a16aa61450b9c847"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="MemDepPrinter_8cpp.html#a470d8721ad7c3b718e9daeabdaeb4700">std::function</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>(<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;)&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a011cc0cafcb0bb78a16aa61450b9c847">getVectorFCMP</a> )(<a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classbool.html">bool</a> IsZero, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NoNans</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a011cc0cafcb0bb78a16aa61450b9c847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030569d5a541b6110f2ae1b6a3413a58" id="r_a030569d5a541b6110f2ae1b6a3413a58"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a></td></tr>
<tr class="separator:a030569d5a541b6110f2ae1b6a3413a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654dadbb91ca951ac5172c79a97eb84d" id="r_a654dadbb91ca951ac5172c79a97eb84d"><td class="memItemLeft" align="right" valign="top">Lower AArch64 <a class="el" href="classllvm_1_1ilist__node__impl.html">MachineInstrs</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">after</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a654dadbb91ca951ac5172c79a97eb84d">legalization</a></td></tr>
<tr class="separator:a654dadbb91ca951ac5172c79a97eb84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f36c0270a06b82c32f1028c82f61a7" id="r_a86f36c0270a06b82c32f1028c82f61a7"><td class="memItemLeft" align="right" valign="top">Lower AArch64 <a class="el" href="classllvm_1_1ilist__node__impl.html">MachineInstrs</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">after</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a86f36c0270a06b82c32f1028c82f61a7">false</a></td></tr>
<tr class="separator:a86f36c0270a06b82c32f1028c82f61a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Post-legalization lowering for instructions. </p>
<p>This is used to offload pattern matching from the selector.</p>
<p>For example, this combiner will notice that a G_SHUFFLE_VECTOR is actually a G_ZIP, G_UZP, etc.</p>
<p>General optimization combines should be handled by either the AArch64PostLegalizerCombiner or the AArch64PreLegalizerCombiner. </p>

<p class="definition">Definition in file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a06deb0e95635d415388705418ecc4d8e" name="a06deb0e95635d415388705418ecc4d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06deb0e95635d415388705418ecc4d8e">&#9670;&#160;</a></span>AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01012">1012</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a2bba2190ebf3aed8aecc1d018df5c9b6" name="a2bba2190ebf3aed8aecc1d018df5c9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bba2190ebf3aed8aecc1d018df5c9b6">&#9670;&#160;</a></span>AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00979">979</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a674c87e054235a566d281c1f3de80de1" name="a674c87e054235a566d281c1f3de80de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674c87e054235a566d281c1f3de80de1">&#9670;&#160;</a></span>AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00984">984</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">postlegalizer</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">lowering&quot;</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00045">45</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa4fedf9318d495df50d4816e74164e96" name="aa4fedf9318d495df50d4816e74164e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4fedf9318d495df50d4816e74164e96">&#9670;&#160;</a></span>applyAdjustICmpImmAndPred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> applyAdjustICmpImmAndPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="classuint64__t.html">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Observer</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00629">629</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00283">llvm::MachineIRBuilder::buildConstant()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00287">llvm::MachineIRBuilder::getMRI()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00349">llvm::MachineIRBuilder::setInstrAndDebugLoc()</a>.</p>

</div>
</div>
<a id="af6b03144dd45d020cb9695a6753ed955" name="af6b03144dd45d020cb9695a6753ed955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6b03144dd45d020cb9695a6753ed955">&#9670;&#160;</a></span>applyBuildVectorToDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> applyBuildVectorToDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00736">736</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00517">getReg()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

</div>
</div>
<a id="aae1a9fca6f493f19f6a04611ab92ad99" name="aae1a9fca6f493f19f6a04611ab92ad99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae1a9fca6f493f19f6a04611ab92ad99">&#9670;&#160;</a></span>applyDupLane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> applyDupLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00696">696</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::fixed_vector()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="af28e5fe5afdbb39ffd21746b703b7d61" name="af28e5fe5afdbb39ffd21746b703b7d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28e5fe5afdbb39ffd21746b703b7d61">&#9670;&#160;</a></span>applyEXT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> applyEXT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a G_SHUFFLE_VECTOR instruction with G_EXT. </p>
<p>Special-cased because the constant operand must be emitted as a G_CONSTANT for the imported tablegen patterns to work. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00407">407</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00283">llvm::MachineIRBuilder::buildConstant()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00374">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="a6fb29c85e92827ef1573c3e876db4efd" name="a6fb29c85e92827ef1573c3e876db4efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb29c85e92827ef1573c3e876db4efd">&#9670;&#160;</a></span>applyFormTruncstore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> applyFormTruncstore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Observer</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00968">968</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

</div>
</div>
<a id="a2735db4c98e722e87ff36d38f22f4393" name="a2735db4c98e722e87ff36d38f22f4393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2735db4c98e722e87ff36d38f22f4393">&#9670;&#160;</a></span>applyINS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> applyINS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Builder</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, int, <a class="el" href="classllvm_1_1Register.html">Register</a>, int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00456">456</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="ad6341fc46ec30b1e834c0d590644f6e7" name="ad6341fc46ec30b1e834c0d590644f6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6341fc46ec30b1e834c0d590644f6e7">&#9670;&#160;</a></span>applyShuffleVectorPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> applyShuffleVectorPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a G_SHUFFLE_VECTOR instruction with a pseudo. </p>
<p><code>Opc</code> is the opcode to use. <code>MI</code> is the G_SHUFFLE_VECTOR. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00396">396</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00374">llvm::MachineIRBuilder::buildInstr()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

</div>
</div>
<a id="a8a6d4691de5fa210fc07c50632aa86cf" name="a8a6d4691de5fa210fc07c50632aa86cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a6d4691de5fa210fc07c50632aa86cf">&#9670;&#160;</a></span>applySwapICmpOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> applySwapICmpOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Observer</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00839">839</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="InstrTypes_8h_source.html#l00849">llvm::CmpInst::getSwappedPredicate()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

</div>
</div>
<a id="a47eec971e964d5999d3083403b0e9d33" name="a47eec971e964d5999d3083403b0e9d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47eec971e964d5999d3083403b0e9d33">&#9670;&#160;</a></span>applyVAshrLshrImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> applyVAshrLshrImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Imm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00499">499</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00283">llvm::MachineIRBuilder::buildConstant()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00374">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="af24be4cf93a9f2146e418323139365a4" name="af24be4cf93a9f2146e418323139365a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24be4cf93a9f2146e418323139365a4">&#9670;&#160;</a></span>getCmpOperandFoldingProfit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getCmpOperandFoldingProfit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>CmpOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>how many instructions would be saved by folding a G_ICMP's shift and/or extension operations. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00747">747</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00459">llvm::getDefIgnoringCopies()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00407">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00802">trySwapICmpOperands()</a>.</p>

</div>
</div>
<a id="a76d36880c57509971b8db9d21adf0f35" name="a76d36880c57509971b8db9d21adf0f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d36880c57509971b8db9d21adf0f35">&#9670;&#160;</a></span>getExtMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; std::pair&lt; <a class="el" href="classbool.html">bool</a>, <a class="el" href="classuint64__t.html">uint64_t</a> &gt; &gt; getExtMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumElts</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if a G_EXT instruction can handle a shuffle mask <code>M</code> when the vector sources of the shuffle are different. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00111">111</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01624">llvm::any_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01644">llvm::find_if()</a>, <a class="el" href="APInt_8h_source.html#l01652">llvm::APInt::logBase2()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, and <a class="el" href="None_8h_source.html#l00024">llvm::None</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00373">matchEXT()</a>.</p>

</div>
</div>
<a id="add6a10c10fdbc00ddb2ae110effc4184" name="add6a10c10fdbc00ddb2ae110effc4184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add6a10c10fdbc00ddb2ae110effc4184">&#9670;&#160;</a></span>INITIALIZE_PASS_BEGIN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">AArch64PostLegalizerLowering</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Lower AArch64 <a class="el" href="classllvm_1_1ilist__node__impl.html">MachineInstrs</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">after</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">legalization&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10f060fed83cfbf05a00b4093011f160" name="a10f060fed83cfbf05a00b4093011f160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f060fed83cfbf05a00b4093011f160">&#9670;&#160;</a></span>isINSMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; std::pair&lt; <a class="el" href="classbool.html">bool</a>, int &gt; &gt; isINSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>NumInputElements</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function for matchINS. </p>
<dl class="section return"><dt>Returns</dt><dd>a value when <code>M</code> is an ins mask for <code>NumInputElements</code>.</dd></dl>
<p>First element of the returned pair is true when the produced G_INSERT_VECTOR_ELT destination should be the LHS of the G_SHUFFLE_VECTOR.</p>
<p>Second element is the destination lane for the G_INSERT_VECTOR_ELT. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00193">193</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00347">Idx</a>, and <a class="el" href="None_8h_source.html#l00024">llvm::None</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00429">matchINS()</a>.</p>

</div>
</div>
<a id="ae0608a3448ce9580e9608fe739b01038" name="ae0608a3448ce9580e9608fe739b01038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0608a3448ce9580e9608fe739b01038">&#9670;&#160;</a></span>isREVMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isREVMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>EltSize</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumElts</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BlockSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if a vector shuffle corresponds to a REV instruction with the specified blocksize. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00066">66</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="TarWriter_8cpp_source.html#l00033">BlockSize</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00218">matchREV()</a>.</p>

</div>
</div>
<a id="ac7dd9d6aaccc65666a11d717290db142" name="ac7dd9d6aaccc65666a11d717290db142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7dd9d6aaccc65666a11d717290db142">&#9670;&#160;</a></span>isTRNMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isTRNMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumElts</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines if <code>M</code> is a shuffle vector mask for a TRN of <code>NumElts</code>. </p>
<p>Whether or not G_TRN1 or G_TRN2 should be used is stored in <code>WhichResult</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00095">95</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00247">matchTRN()</a>.</p>

</div>
</div>
<a id="acf7731ae350945fbd3ef5e614cbef5a9" name="acf7731ae350945fbd3ef5e614cbef5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf7731ae350945fbd3ef5e614cbef5a9">&#9670;&#160;</a></span>isUZPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isUZPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumElts</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines if <code>M</code> is a shuffle vector mask for a UZP of <code>NumElts</code>. </p>
<p>Whether or not G_UZP1 or G_UZP2 should be used is stored in <code>WhichResult</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00153">153</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00268">matchUZP()</a>.</p>

</div>
</div>
<a id="a52c0e4df8bf84a861e94ae423c2706db" name="a52c0e4df8bf84a861e94ae423c2706db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c0e4df8bf84a861e94ae423c2706db">&#9670;&#160;</a></span>isVShiftRImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isVShiftRImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Cnt</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isVShiftRImm - Check if this is a valid vector for the immediate operand of a vector shift right operation. </p>
<p>The value must be in the range: 1 &lt;= Value &lt;= ElementBits for a right shift. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00476">476</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00035">llvm::AArch64GISelUtils::getAArch64VectorSplatScalar()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00489">matchVAshrLshrImm()</a>.</p>

</div>
</div>
<a id="abc794c48dab43b6b663bbb9d00c0c86c" name="abc794c48dab43b6b663bbb9d00c0c86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc794c48dab43b6b663bbb9d00c0c86c">&#9670;&#160;</a></span>isZipMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isZipMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumElts</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if <code>M</code> is a zip mask for a shuffle vector of <code>NumElts</code>. Whether or not G_ZIP1 or G_ZIP2 should be used is stored in <code>WhichResult</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00168">168</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00347">Idx</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00284">matchZip()</a>.</p>

</div>
</div>
<a id="a056cb27e491a1f27a33646e390b4ac12" name="a056cb27e491a1f27a33646e390b4ac12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056cb27e491a1f27a33646e390b4ac12">&#9670;&#160;</a></span>lowerVectorFCMP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> lowerVectorFCMP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector G_FCMP <code>MI</code> into an AArch64-specific pseudo. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00911">911</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l01621">llvm::MachineIRBuilder::buildNot()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l01606">llvm::MachineIRBuilder::buildOr()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00153">llvm::AArch64GISelUtils::changeVectorFCMPPredToAArch64CC()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00021">llvm::AArch64GISelUtils::getAArch64VectorSplat()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00094">llvm::MachineInstrBuilder::getReg()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00857">getVectorFCMP</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00349">llvm::MachineIRBuilder::setInstrAndDebugLoc()</a>.</p>

</div>
</div>
<a id="ad735ef5a758daa4baa0ff66a98ab2e04" name="ad735ef5a758daa4baa0ff66a98ab2e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad735ef5a758daa4baa0ff66a98ab2e04">&#9670;&#160;</a></span>matchAdjustICmpImmAndPred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> matchAdjustICmpImmAndPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="classuint64__t.html">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine whether or not it is possible to update the RHS and predicate of a G_ICMP instruction such that the RHS will be selected as an arithmetic immediate. </p>
<p><code>MI</code> - The G_ICMP instruction <code>MatchInfo</code> - The new RHS immediate and predicate on success</p>
<p>See tryAdjustICmpImmAndPred for valid transformations. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00616">616</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00520">tryAdjustICmpImmAndPred()</a>.</p>

</div>
</div>
<a id="a9fe53f4183a7254749d95b9983c1821e" name="a9fe53f4183a7254749d95b9983c1821e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe53f4183a7254749d95b9983c1821e">&#9670;&#160;</a></span>matchBuildVectorToDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchBuildVectorToDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00722">722</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00021">llvm::AArch64GISelUtils::getAArch64VectorSplat()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a5ab2dfd44caad98e080e10ea9caa319a" name="a5ab2dfd44caad98e080e10ea9caa319a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab2dfd44caad98e080e10ea9caa319a">&#9670;&#160;</a></span>matchDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00356">356</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00349">llvm::getSplatIndex()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00340">matchDupFromBuildVector()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00301">matchDupFromInsertVectorElt()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a2a02de5ec94987be379e880db7c29913" name="a2a02de5ec94987be379e880db7c29913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a02de5ec94987be379e880db7c29913">&#9670;&#160;</a></span>matchDupFromBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchDupFromBuildVector </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Lane</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function for matchDup. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00340">340</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00473">llvm::getOpcodeDef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00356">matchDup()</a>.</p>

</div>
</div>
<a id="a5ad9efac20a39021c3f631dedbdbcd87" name="a5ad9efac20a39021c3f631dedbdbcd87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ad9efac20a39021c3f631dedbdbcd87">&#9670;&#160;</a></span>matchDupFromInsertVectorElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchDupFromInsertVectorElt </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Lane</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function for matchDup. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00301">301</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00473">llvm::getOpcodeDef()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00234">llvm::MIPatternMatch::m_ZeroInt()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00356">matchDup()</a>.</p>

</div>
</div>
<a id="a557d10a9abba96ca5d850418a59e7c1e" name="a557d10a9abba96ca5d850418a59e7c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a557d10a9abba96ca5d850418a59e7c1e">&#9670;&#160;</a></span>matchDupLane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> matchDupLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00644">644</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00248">llvm::LLT::getElementType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00349">llvm::getSplatIndex()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a7252860eb32b0f821a3f71f54f2cf170" name="a7252860eb32b0f821a3f71f54f2cf170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7252860eb32b0f821a3f71f54f2cf170">&#9670;&#160;</a></span>matchEXT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchEXT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00373">373</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00111">getExtMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

</div>
</div>
<a id="aaecbef2bb75ef349cccb7c2e8ee16d09" name="aaecbef2bb75ef349cccb7c2e8ee16d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaecbef2bb75ef349cccb7c2e8ee16d09">&#9670;&#160;</a></span>matchFormTruncstore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchFormTruncstore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00955">955</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00549">llvm::MIPatternMatch::m_GTrunc()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00252">llvm::MIPatternMatch::m_Reg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a5a42423b3bdc08ff09c012b790da2949" name="a5a42423b3bdc08ff09c012b790da2949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a42423b3bdc08ff09c012b790da2949">&#9670;&#160;</a></span>matchINS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchINS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, int, <a class="el" href="classllvm_1_1Register.html">Register</a>, int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Match a G_SHUFFLE_VECTOR with a mask which corresponds to a G_INSERT_VECTOR_ELT and G_EXTRACT_VECTOR_ELT pair. </p>
<p>e.g. shuf = G_SHUFFLE_VECTOR left, right, shufflemask(0, 0)</p>
<p>Can be represented as</p>
<p>extract = G_EXTRACT_VECTOR_ELT left, 0 ins = G_INSERT_VECTOR_ELT left, extract, 1 </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00429">429</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00193">isINSMask()</a>, <a class="el" href="namespacellvm.html#a2554a96c67bdd7d0a62855a844ec55b0a945d5e233cf7d6240f6b783b36a374ff">llvm::Left</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="namespacellvm.html#a2554a96c67bdd7d0a62855a844ec55b0a92b09c7c48c520c3c55e497875da437c">llvm::Right</a>.</p>

</div>
</div>
<a id="abd9700a26610b64f4c99a91625fea4b7" name="abd9700a26610b64f4c99a91625fea4b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9700a26610b64f4c99a91625fea4b7">&#9670;&#160;</a></span>matchREV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchREV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a G_SHUFFLE_VECTOR instruction <code>MI</code> can be replaced with a G_REV instruction. Returns the appropriate G_REV opcode in <code>Opc</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00218">218</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00066">isREVMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a478ea65eb8e4ad3aaeb0f198fe40e236" name="a478ea65eb8e4ad3aaeb0f198fe40e236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a478ea65eb8e4ad3aaeb0f198fe40e236">&#9670;&#160;</a></span>matchTRN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchTRN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a G_SHUFFLE_VECTOR instruction <code>MI</code> can be replaced with a G_TRN1 or G_TRN2 instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00247">247</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00095">isTRNMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a389c68bf80cb275e6a6ea1b7dfda0915" name="a389c68bf80cb275e6a6ea1b7dfda0915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389c68bf80cb275e6a6ea1b7dfda0915">&#9670;&#160;</a></span>matchUZP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchUZP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a G_SHUFFLE_VECTOR instruction <code>MI</code> can be replaced with a G_UZP1 or G_UZP2 instruction.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">MI</td><td>- The shuffle vector instruction. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">MatchInfo</td><td>- Either G_UZP1 or G_UZP2 on success. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00268">268</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00153">isUZPMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a1e5ef068d1cda9caeae71e964bd05082" name="a1e5ef068d1cda9caeae71e964bd05082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e5ef068d1cda9caeae71e964bd05082">&#9670;&#160;</a></span>matchVAshrLshrImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchVAshrLshrImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Imm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Match a vector G_ASHR or G_LSHR with a valid immediate shift. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00489">489</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00476">isVShiftRImm()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a7b5f128a82ba926b451c442467400631" name="a7b5f128a82ba926b451c442467400631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b5f128a82ba926b451c442467400631">&#9670;&#160;</a></span>matchZip()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchZip </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00284">284</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00168">isZipMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="ac266ec686efad8f75be1c75a50148033" name="ac266ec686efad8f75be1c75a50148033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac266ec686efad8f75be1c75a50148033">&#9670;&#160;</a></span>tryAdjustICmpImmAndPred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; std::pair&lt; <a class="el" href="classuint64__t.html">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &gt; tryAdjustICmpImmAndPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a></td>          <td class="paramname"><span class="paramname"><em>P</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine if it is possible to modify the <code>RHS</code> and predicate <code>P</code> of a G_ICMP instruction such that the right-hand side is an arithmetic immediate. </p>
<dl class="section return"><dt>Returns</dt><dd>A pair containing the updated immediate and predicate which may be used to optimize the instruction.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This assumes that the comparison has been legalized. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00520">520</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00407">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="InstrTypes_8h_source.html#l00747">llvm::CmpInst::ICMP_SGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00746">llvm::CmpInst::ICMP_SGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00749">llvm::CmpInst::ICMP_SLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00748">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00743">llvm::CmpInst::ICMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00742">llvm::CmpInst::ICMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00745">llvm::CmpInst::ICMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00744">llvm::CmpInst::ICMP_ULT</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00071">INT64_MAX</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00074">INT64_MIN</a>, <a class="el" href="AArch64GlobalISelUtils_8h_source.html#l00029">llvm::AArch64GISelUtils::isLegalArithImmed()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="None_8h_source.html#l00024">llvm::None</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, and <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00077">UINT64_MAX</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00616">matchAdjustICmpImmAndPred()</a>.</p>

</div>
</div>
<a id="a6f345b55b96da4a20d58ea5a192c1164" name="a6f345b55b96da4a20d58ea5a192c1164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f345b55b96da4a20d58ea5a192c1164">&#9670;&#160;</a></span>trySwapICmpOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> trySwapICmpOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if it would be profitable to swap the LHS and RHS of a G_ICMP instruction <code>MI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00802">802</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00747">getCmpOperandFoldingProfit()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00459">llvm::getDefIgnoringCopies()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00407">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00043">llvm::AArch64GISelUtils::isCMN()</a>, <a class="el" href="AArch64GlobalISelUtils_8h_source.html#l00029">llvm::AArch64GISelUtils::isLegalArithImmed()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">Reg</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a030569d5a541b6110f2ae1b6a3413a58" name="a030569d5a541b6110f2ae1b6a3413a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030569d5a541b6110f2ae1b6a3413a58">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEBUG_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01062">1062</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a86f36c0270a06b82c32f1028c82f61a7" name="a86f36c0270a06b82c32f1028c82f61a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f36c0270a06b82c32f1028c82f61a7">&#9670;&#160;</a></span>false</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Lower AArch64 <a class="el" href="classllvm_1_1ilist__node__impl.html">MachineInstrs</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">after</a> false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01063">1063</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a011cc0cafcb0bb78a16aa61450b9c847" name="a011cc0cafcb0bb78a16aa61450b9c847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a011cc0cafcb0bb78a16aa61450b9c847">&#9670;&#160;</a></span>getVectorFCMP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="MemDepPrinter_8cpp.html#a470d8721ad7c3b718e9daeabdaeb4700">std::function</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>(<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;) getVectorFCMP) (<a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classbool.html">bool</a> IsZero, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NoNans</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>LHS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsZero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>NoNans</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>a function which builds a vector floating point compare instruction for a condition code <code>CC</code>. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">IsZero</td><td>- True if the comparison is against 0. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">NoNans</td><td>- True if the target has NoNansFPMath. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00857">857</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00911">lowerVectorFCMP()</a>.</p>

</div>
</div>
<a id="a654dadbb91ca951ac5172c79a97eb84d" name="a654dadbb91ca951ac5172c79a97eb84d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a654dadbb91ca951ac5172c79a97eb84d">&#9670;&#160;</a></span>legalization</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Lower AArch64 <a class="el" href="classllvm_1_1ilist__node__impl.html">MachineInstrs</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">after</a> legalization</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01063">1063</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:02:13 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
