

================================================================
== Vivado HLS Report for 'aes_process_240'
================================================================
* Date:           Sun Dec 12 23:30:49 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16823|  17369|  16823|  17369|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |                                   |                        |  Latency  |  Interval | Pipeline|
        |              Instance             |         Module         | min | max | min | max |   Type  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |grp_aes_mix_columns84142_2_fu_258  |aes_mix_columns84142_2  |  497|  497|  497|  497|   none  |
        |grp_aes_mix_columns84142_fu_269    |aes_mix_columns84142    |  497|  497|  497|  497|   none  |
        |grp_aes_shift_rows_fu_280          |aes_shift_rows          |   31|   70|   31|   70|   none  |
        |grp_aes_substitute_bytes_fu_287    |aes_substitute_bytes    |  185|  185|  185|  185|   none  |
        |grp_aes_get_round_key5_fu_297      |aes_get_round_key5      |   41|   41|   41|   41|   none  |
        |grp_aes_add_round_key_fu_307       |aes_add_round_key       |   41|   41|   41|   41|   none  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-------+-------+-------------+-----------+-----------+------+----------+
        |             |    Latency    |  Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+-------------+-----------+-----------+------+----------+
        |- Loop 1     |     40|     40|           10|          -|          -|     4|    no    |
        | + Loop 1.1  |      8|      8|            2|          -|          -|     4|    no    |
        |- Loop 2     |  16393|  16900| 1261 ~ 1300 |          -|          -|    13|    no    |
        |- Loop 3     |     40|     40|           10|          -|          -|     4|    no    |
        | + Loop 3.1  |      8|      8|            2|          -|          -|     4|    no    |
        +-------------+-------+-------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 18 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 8 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 23 
25 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%multiplication_V_off = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %multiplication_V_offset)" [AES-XTS/main.cpp:225]   --->   Operation 26 'read' 'multiplication_V_off' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mix_column_constant_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %mix_column_constant_matrices_V_offset)" [AES-XTS/main.cpp:225]   --->   Operation 27 'read' 'mix_column_constant_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%s_boxes_V_offset_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %s_boxes_V_offset)" [AES-XTS/main.cpp:225]   --->   Operation 28 'read' 's_boxes_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sequence_out_V_offse = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %sequence_out_V_offset)" [AES-XTS/main.cpp:225]   --->   Operation 29 'read' 'sequence_out_V_offse' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %sequence_out_V_offse, i4 0)" [AES-XTS/main.cpp:225]   --->   Operation 30 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln180_cast = zext i10 %tmp to i11" [AES-XTS/main.cpp:225]   --->   Operation 31 'zext' 'zext_ln180_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %multiplication_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %mix_column_constant_matrices_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s_boxes_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str8, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%state_matrix_V = alloca [16 x i16], align 2" [AES-XTS/main.cpp:10]   --->   Operation 35 'alloca' 'state_matrix_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%round_key_V = alloca [16 x i16], align 2" [AES-XTS/main.cpp:13]   --->   Operation 36 'alloca' 'round_key_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %.loopexit5" [AES-XTS/main.cpp:221]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i3 [ 0, %0 ], [ %i_3, %.loopexit5.loopexit ]"   --->   Operation 38 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.13ns)   --->   "%icmp_ln221 = icmp eq i3 %i_op_assign_2, -4" [AES-XTS/main.cpp:221]   --->   Operation 39 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.65ns)   --->   "%i_3 = add i3 %i_op_assign_2, 1" [AES-XTS/main.cpp:221]   --->   Operation 41 'add' 'i_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %aes_sequence_to_matrix.2.exit, label %.preheader.preheader.i" [AES-XTS/main.cpp:221]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_op_assign_2, i2 0)" [AES-XTS/main.cpp:225]   --->   Operation 43 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i5 %tmp_9 to i6" [AES-XTS/main.cpp:223]   --->   Operation 44 'zext' 'zext_ln223_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i3 %i_op_assign_2 to i4" [AES-XTS/main.cpp:223]   --->   Operation 45 'zext' 'zext_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader.i" [AES-XTS/main.cpp:223]   --->   Operation 46 'br' <Predicate = (!icmp_ln221)> <Delay = 1.76>
ST_2 : Operation 47 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i5 14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:14]   --->   Operation 47 'call' <Predicate = (icmp_ln221)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%i_op_assign = phi i3 [ %j, %1 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 48 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.13ns)   --->   "%icmp_ln223 = icmp eq i3 %i_op_assign, -4" [AES-XTS/main.cpp:223]   --->   Operation 49 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 50 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.65ns)   --->   "%j = add i3 %i_op_assign, 1" [AES-XTS/main.cpp:223]   --->   Operation 51 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln223, label %.loopexit5.loopexit, label %1" [AES-XTS/main.cpp:223]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %i_op_assign to i6" [AES-XTS/main.cpp:225]   --->   Operation 53 'zext' 'zext_ln180' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.78ns)   --->   "%add_ln180 = add i6 %zext_ln180, %zext_ln223_2" [AES-XTS/main.cpp:225]   --->   Operation 54 'add' 'add_ln180' <Predicate = (!icmp_ln223)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i3 %i_op_assign to i2" [AES-XTS/main.cpp:225]   --->   Operation 55 'trunc' 'trunc_ln1352' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ret_V = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln1352, i2 0)" [AES-XTS/main.cpp:225]   --->   Operation 56 'bitconcatenate' 'ret_V' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.73ns)   --->   "%ret_V_3 = add i4 %ret_V, %zext_ln223" [AES-XTS/main.cpp:225]   --->   Operation 57 'add' 'ret_V_3' <Predicate = (!icmp_ln223)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %sequence_out_V_offse, i4 %ret_V_3)" [AES-XTS/main.cpp:225]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i10 %tmp_s to i64" [AES-XTS/main.cpp:225]   --->   Operation 59 'zext' 'zext_ln180_5' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sequence_out_V_addr = getelementptr [1024 x i16]* %text_V, i64 0, i64 %zext_ln180_5" [AES-XTS/main.cpp:225]   --->   Operation 60 'getelementptr' 'sequence_out_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%sequence_out_V_load = load i16* %sequence_out_V_addr, align 2" [AES-XTS/main.cpp:225]   --->   Operation 61 'load' 'sequence_out_V_load' <Predicate = (!icmp_ln223)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %.loopexit5"   --->   Operation 62 'br' <Predicate = (icmp_ln223)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln180_9 = zext i6 %add_ln180 to i64" [AES-XTS/main.cpp:225]   --->   Operation 63 'zext' 'zext_ln180_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_9" [AES-XTS/main.cpp:225]   --->   Operation 64 'getelementptr' 'state_matrix_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (3.25ns)   --->   "%sequence_out_V_load = load i16* %sequence_out_V_addr, align 2" [AES-XTS/main.cpp:225]   --->   Operation 65 'load' 'sequence_out_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 66 [1/1] (2.32ns)   --->   "store i16 %sequence_out_V_load, i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:225]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader.i" [AES-XTS/main.cpp:223]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i5 14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:14]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 1.81>
ST_6 : Operation 69 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:15]   --->   Operation 69 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:15]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 71 [1/1] (1.76ns)   --->   "br label %2" [AES-XTS/main.cpp:17]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 1.81>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%round = phi i4 [ -3, %aes_sequence_to_matrix.2.exit ], [ %add_ln17, %._crit_edge ]" [AES-XTS/main.cpp:17]   --->   Operation 72 'phi' 'round' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %aes_sequence_to_matrix.2.exit ], [ %i, %._crit_edge ]"   --->   Operation 73 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (1.30ns)   --->   "%icmp_ln17 = icmp eq i4 %i_0, -3" [AES-XTS/main.cpp:17]   --->   Operation 74 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 75 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [AES-XTS/main.cpp:17]   --->   Operation 76 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %3, label %._crit_edge" [AES-XTS/main.cpp:17]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (1.76ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* nocapture %state_matrix_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i2 -1)" [AES-XTS/main.cpp:19]   --->   Operation 78 'call' <Predicate = (!icmp_ln17)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %round to i5" [AES-XTS/main.cpp:22]   --->   Operation 79 'zext' 'zext_ln22' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i5 %zext_ln22, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:22]   --->   Operation 80 'call' <Predicate = (!icmp_ln17)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 81 [1/1] (1.73ns)   --->   "%add_ln17 = add i4 %round, -1" [AES-XTS/main.cpp:17]   --->   Operation 81 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [2/2] (1.76ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* nocapture %state_matrix_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i2 -1)" [AES-XTS/main.cpp:32]   --->   Operation 82 'call' <Predicate = (icmp_ln17)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 83 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i5 0, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:34]   --->   Operation 83 'call' <Predicate = (icmp_ln17)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* nocapture %state_matrix_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i2 -1)" [AES-XTS/main.cpp:19]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i5 %zext_ln22, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:22]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 2.72>
ST_10 : Operation 86 [2/2] (2.72ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 -1)" [AES-XTS/main.cpp:20]   --->   Operation 86 'call' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 -1)" [AES-XTS/main.cpp:20]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns84142.2([16 x i16]* %state_matrix_V, i16* %mix_column_constant_matrices_V, i31 %mix_column_constant_s, i16* %multiplication_V, i31 %multiplication_V_off)" [AES-XTS/main.cpp:225]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns84142.2([16 x i16]* %state_matrix_V, i16* %mix_column_constant_matrices_V, i31 %mix_column_constant_s, i16* %multiplication_V, i31 %multiplication_V_off)" [AES-XTS/main.cpp:225]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 90 [2/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns84142([16 x i16]* %round_key_V, i16* %mix_column_constant_matrices_V, i31 %mix_column_constant_s, i16* %multiplication_V, i31 %multiplication_V_off)" [AES-XTS/main.cpp:225]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns84142([16 x i16]* %round_key_V, i16* %mix_column_constant_matrices_V, i31 %mix_column_constant_s, i16* %multiplication_V, i31 %multiplication_V_off)" [AES-XTS/main.cpp:225]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 1.81>
ST_16 : Operation 92 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:28]   --->   Operation 92 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 0.00>
ST_17 : Operation 93 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:28]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "br label %2" [AES-XTS/main.cpp:17]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 0.00>
ST_18 : Operation 95 [1/2] (0.00ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* nocapture %state_matrix_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i2 -1)" [AES-XTS/main.cpp:32]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 96 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i5 0, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:34]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 7> <Delay = 2.72>
ST_19 : Operation 97 [2/2] (2.72ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 -1)" [AES-XTS/main.cpp:33]   --->   Operation 97 'call' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 8> <Delay = 0.00>
ST_20 : Operation 98 [1/2] (0.00ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 -1)" [AES-XTS/main.cpp:33]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 1.81>
ST_21 : Operation 99 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:35]   --->   Operation 99 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 10> <Delay = 1.76>
ST_22 : Operation 100 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:35]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 101 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:235->AES-XTS/main.cpp:36]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 11> <Delay = 1.78>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%p_04_0_i = phi i5 [ 0, %3 ], [ %i_V, %.loopexit.loopexit ]"   --->   Operation 102 'phi' 'p_04_0_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%column_0_i = phi i3 [ 0, %3 ], [ %column, %.loopexit.loopexit ]"   --->   Operation 103 'phi' 'column_0_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 104 [1/1] (1.13ns)   --->   "%icmp_ln235 = icmp eq i3 %column_0_i, -4" [AES-XTS/main.cpp:235->AES-XTS/main.cpp:36]   --->   Operation 104 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 105 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (1.65ns)   --->   "%column = add i3 %column_0_i, 1" [AES-XTS/main.cpp:235->AES-XTS/main.cpp:36]   --->   Operation 106 'add' 'column' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln235, label %aes_matrix_to_sequence.1.exit, label %4" [AES-XTS/main.cpp:235->AES-XTS/main.cpp:36]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (1.78ns)   --->   "%i_V = add i5 %p_04_0_i, 4" [AES-XTS/main.cpp:240->AES-XTS/main.cpp:36]   --->   Operation 108 'add' 'i_V' <Predicate = (!icmp_ln235)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i3 %column_0_i to i6" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 109 'zext' 'zext_ln237' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (1.76ns)   --->   "br label %5" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 110 'br' <Predicate = (!icmp_ln235)> <Delay = 1.76>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:37]   --->   Operation 111 'ret' <Predicate = (icmp_ln235)> <Delay = 0.00>

State 24 <SV = 12> <Delay = 4.10>
ST_24 : Operation 112 [1/1] (0.00ns)   --->   "%p_04_1_i = phi i5 [ %p_04_0_i, %4 ], [ %add_ln700, %6 ]" [AES-XTS/main.cpp:240->AES-XTS/main.cpp:36]   --->   Operation 112 'phi' 'p_04_1_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%row_0_i = phi i3 [ 0, %4 ], [ %row, %6 ]"   --->   Operation 113 'phi' 'row_0_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (1.13ns)   --->   "%icmp_ln237 = icmp eq i3 %row_0_i, -4" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 114 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 115 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 115 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (1.65ns)   --->   "%row = add i3 %row_0_i, 1" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 116 'add' 'row' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %.loopexit.loopexit, label %6" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln180_10 = zext i5 %p_04_1_i to i11" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 118 'zext' 'zext_ln180_10' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (1.73ns)   --->   "%add_ln180_5 = add i11 %zext_ln180_10, %zext_ln180_cast" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 119 'add' 'add_ln180_5' <Predicate = (!icmp_ln237)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_0_i, i2 0)" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 120 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln180_12 = zext i5 %tmp_1 to i6" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 121 'zext' 'zext_ln180_12' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_24 : Operation 122 [1/1] (1.78ns)   --->   "%add_ln180_6 = add i6 %zext_ln237, %zext_ln180_12" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 122 'add' 'add_ln180_6' <Predicate = (!icmp_ln237)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln180_13 = zext i6 %add_ln180_6 to i64" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 123 'zext' 'zext_ln180_13' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_5 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_13" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 124 'getelementptr' 'state_matrix_V_addr_5' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_24 : Operation 125 [2/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr_5, align 2" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 125 'load' 'state_matrix_V_load' <Predicate = (!icmp_ln237)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_24 : Operation 126 [1/1] (1.78ns)   --->   "%add_ln700 = add i5 %p_04_1_i, 1" [AES-XTS/main.cpp:240->AES-XTS/main.cpp:36]   --->   Operation 126 'add' 'add_ln700' <Predicate = (!icmp_ln237)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 127 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>

State 25 <SV = 13> <Delay = 5.57>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln180_11 = zext i11 %add_ln180_5 to i64" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 128 'zext' 'zext_ln180_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%sequence_out_V_addr_1 = getelementptr [1024 x i16]* %text_V, i64 0, i64 %zext_ln180_11" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 129 'getelementptr' 'sequence_out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 130 [1/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr_5, align 2" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 130 'load' 'state_matrix_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_25 : Operation 131 [1/1] (3.25ns)   --->   "store i16 %state_matrix_V_load, i16* %sequence_out_V_addr_1, align 2" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 131 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "br label %5" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ text_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sequence_out_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expanded_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_boxes_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ s_boxes_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mix_column_constant_matrices_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mix_column_constant_matrices_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ multiplication_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ multiplication_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
multiplication_V_off  (read             ) [ 00111111111111111100000000]
mix_column_constant_s (read             ) [ 00111111111111111100000000]
s_boxes_V_offset_rea  (read             ) [ 00111111111111111110000000]
sequence_out_V_offse  (read             ) [ 00111000000000000000000000]
tmp                   (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln180_cast       (zext             ) [ 00111111111111111111111111]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000]
state_matrix_V        (alloca           ) [ 00111111111111111111111111]
round_key_V           (alloca           ) [ 00111111111111111111111000]
br_ln221              (br               ) [ 01111000000000000000000000]
i_op_assign_2         (phi              ) [ 00100000000000000000000000]
icmp_ln221            (icmp             ) [ 00111000000000000000000000]
empty                 (speclooptripcount) [ 00000000000000000000000000]
i_3                   (add              ) [ 01111000000000000000000000]
br_ln221              (br               ) [ 00000000000000000000000000]
tmp_9                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln223_2          (zext             ) [ 00011000000000000000000000]
zext_ln223            (zext             ) [ 00011000000000000000000000]
br_ln223              (br               ) [ 00111000000000000000000000]
i_op_assign           (phi              ) [ 00010000000000000000000000]
icmp_ln223            (icmp             ) [ 00111000000000000000000000]
empty_27              (speclooptripcount) [ 00000000000000000000000000]
j                     (add              ) [ 00111000000000000000000000]
br_ln223              (br               ) [ 00000000000000000000000000]
zext_ln180            (zext             ) [ 00000000000000000000000000]
add_ln180             (add              ) [ 00001000000000000000000000]
trunc_ln1352          (trunc            ) [ 00000000000000000000000000]
ret_V                 (bitconcatenate   ) [ 00000000000000000000000000]
ret_V_3               (add              ) [ 00000000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln180_5          (zext             ) [ 00000000000000000000000000]
sequence_out_V_addr   (getelementptr    ) [ 00001000000000000000000000]
br_ln0                (br               ) [ 01111000000000000000000000]
zext_ln180_9          (zext             ) [ 00000000000000000000000000]
state_matrix_V_addr   (getelementptr    ) [ 00000000000000000000000000]
sequence_out_V_load   (load             ) [ 00000000000000000000000000]
store_ln225           (store            ) [ 00000000000000000000000000]
br_ln223              (br               ) [ 00111000000000000000000000]
call_ln14             (call             ) [ 00000000000000000000000000]
call_ln15             (call             ) [ 00000000000000000000000000]
br_ln17               (br               ) [ 00000001111111111100000000]
round                 (phi              ) [ 00000000100000000000000000]
i_0                   (phi              ) [ 00000000100000000000000000]
icmp_ln17             (icmp             ) [ 00000000111111111100000000]
empty_28              (speclooptripcount) [ 00000000000000000000000000]
i                     (add              ) [ 00000001111111111100000000]
br_ln17               (br               ) [ 00000000000000000000000000]
zext_ln22             (zext             ) [ 00000000010000000000000000]
add_ln17              (add              ) [ 00000001111111111100000000]
call_ln19             (call             ) [ 00000000000000000000000000]
call_ln22             (call             ) [ 00000000000000000000000000]
call_ln20             (call             ) [ 00000000000000000000000000]
call_ln225            (call             ) [ 00000000000000000000000000]
call_ln225            (call             ) [ 00000000000000000000000000]
call_ln28             (call             ) [ 00000000000000000000000000]
br_ln17               (br               ) [ 00000001111111111100000000]
call_ln32             (call             ) [ 00000000000000000000000000]
call_ln34             (call             ) [ 00000000000000000000000000]
call_ln33             (call             ) [ 00000000000000000000000000]
call_ln35             (call             ) [ 00000000000000000000000000]
br_ln235              (br               ) [ 00000000000000000000001111]
p_04_0_i              (phi              ) [ 00000000000000000000000111]
column_0_i            (phi              ) [ 00000000000000000000000100]
icmp_ln235            (icmp             ) [ 00000000000000000000000111]
empty_29              (speclooptripcount) [ 00000000000000000000000000]
column                (add              ) [ 00000000000000000000001111]
br_ln235              (br               ) [ 00000000000000000000000000]
i_V                   (add              ) [ 00000000000000000000001111]
zext_ln237            (zext             ) [ 00000000000000000000000011]
br_ln237              (br               ) [ 00000000000000000000000111]
ret_ln37              (ret              ) [ 00000000000000000000000000]
p_04_1_i              (phi              ) [ 00000000000000000000000010]
row_0_i               (phi              ) [ 00000000000000000000000010]
icmp_ln237            (icmp             ) [ 00000000000000000000000111]
empty_30              (speclooptripcount) [ 00000000000000000000000000]
row                   (add              ) [ 00000000000000000000000111]
br_ln237              (br               ) [ 00000000000000000000000000]
zext_ln180_10         (zext             ) [ 00000000000000000000000000]
add_ln180_5           (add              ) [ 00000000000000000000000001]
tmp_1                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln180_12         (zext             ) [ 00000000000000000000000000]
add_ln180_6           (add              ) [ 00000000000000000000000000]
zext_ln180_13         (zext             ) [ 00000000000000000000000000]
state_matrix_V_addr_5 (getelementptr    ) [ 00000000000000000000000001]
add_ln700             (add              ) [ 00000000000000000000000111]
br_ln0                (br               ) [ 00000000000000000000001111]
zext_ln180_11         (zext             ) [ 00000000000000000000000000]
sequence_out_V_addr_1 (getelementptr    ) [ 00000000000000000000000000]
state_matrix_V_load   (load             ) [ 00000000000000000000000000]
store_ln239           (store            ) [ 00000000000000000000000000]
br_ln237              (br               ) [ 00000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="text_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="text_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sequence_out_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sequence_out_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="expanded_key_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expanded_key_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_boxes_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_boxes_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_boxes_V_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_boxes_V_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mix_column_constant_matrices_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mix_column_constant_matrices_V_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_V_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="multiplication_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplication_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="multiplication_V_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplication_V_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_get_round_key5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_add_round_key"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_substitute_bytes"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_shift_rows"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_mix_columns84142.2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_mix_columns84142"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="state_matrix_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_matrix_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="round_key_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="round_key_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="multiplication_V_off_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="31" slack="0"/>
<pin id="106" dir="0" index="1" bw="31" slack="0"/>
<pin id="107" dir="1" index="2" bw="31" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="multiplication_V_off/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mix_column_constant_s_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="0"/>
<pin id="112" dir="0" index="1" bw="31" slack="0"/>
<pin id="113" dir="1" index="2" bw="31" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mix_column_constant_s/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="s_boxes_V_offset_rea_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_boxes_V_offset_rea/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sequence_out_V_offse_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="6" slack="0"/>
<pin id="125" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sequence_out_V_offse/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sequence_out_V_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="10" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sequence_out_V_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sequence_out_V_load/3 store_ln239/25 "/>
</bind>
</comp>

<comp id="141" class="1004" name="state_matrix_V_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln225/4 state_matrix_V_load/24 "/>
</bind>
</comp>

<comp id="154" class="1004" name="state_matrix_V_addr_5_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr_5/24 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sequence_out_V_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="11" slack="0"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sequence_out_V_addr_1/25 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_op_assign_2_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="1"/>
<pin id="172" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_op_assign_2_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="3" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_op_assign_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="1"/>
<pin id="183" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_op_assign_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="round_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="round (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="round_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="round/8 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/8 "/>
</bind>
</comp>

<comp id="214" class="1005" name="p_04_0_i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="1"/>
<pin id="216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_04_0_i (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_04_0_i_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0_i/23 "/>
</bind>
</comp>

<comp id="226" class="1005" name="column_0_i_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="1"/>
<pin id="228" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="column_0_i (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="column_0_i_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_0_i/23 "/>
</bind>
</comp>

<comp id="237" class="1005" name="p_04_1_i_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="239" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_04_1_i (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_04_1_i_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_1_i/24 "/>
</bind>
</comp>

<comp id="247" class="1005" name="row_0_i_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="1"/>
<pin id="249" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_0_i (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="row_0_i_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0_i/24 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_aes_mix_columns84142_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="16" slack="0"/>
<pin id="262" dir="0" index="3" bw="31" slack="9"/>
<pin id="263" dir="0" index="4" bw="16" slack="0"/>
<pin id="264" dir="0" index="5" bw="31" slack="9"/>
<pin id="265" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln225/12 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_aes_mix_columns84142_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="16" slack="0"/>
<pin id="273" dir="0" index="3" bw="31" slack="11"/>
<pin id="274" dir="0" index="4" bw="16" slack="0"/>
<pin id="275" dir="0" index="5" bw="31" slack="11"/>
<pin id="276" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln225/14 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_aes_shift_rows_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/10 call_ln33/19 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_aes_substitute_bytes_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="8" slack="0"/>
<pin id="291" dir="0" index="3" bw="32" slack="5"/>
<pin id="292" dir="0" index="4" bw="1" slack="0"/>
<pin id="293" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/8 call_ln32/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_aes_get_round_key5_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="0" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="0" index="2" bw="16" slack="0"/>
<pin id="301" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/2 call_ln22/8 call_ln34/8 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_aes_add_round_key_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="0" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/6 call_ln28/16 call_ln35/21 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="6" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln180_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_cast/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln221_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln221/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_9_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln223_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_2/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln223_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln223_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="0" index="1" bw="3" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln223/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="j_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln180_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln180_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="1"/>
<pin id="372" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln1352_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="ret_V_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="2" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="ret_V_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="1"/>
<pin id="389" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_s_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="0" index="1" bw="6" slack="2"/>
<pin id="394" dir="0" index="2" bw="4" slack="0"/>
<pin id="395" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln180_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_5/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln180_9_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="1"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_9/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln17_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="0" index="1" bw="3" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln22_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln17_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln235_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="0" index="1" bw="3" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln235/23 "/>
</bind>
</comp>

<comp id="436" class="1004" name="column_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="column/23 "/>
</bind>
</comp>

<comp id="442" class="1004" name="i_V_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/23 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln237_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="0"/>
<pin id="450" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln237/23 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln237_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="0" index="1" bw="3" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/24 "/>
</bind>
</comp>

<comp id="458" class="1004" name="row_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/24 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln180_10_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_10/24 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln180_5_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="0" index="1" bw="10" slack="12"/>
<pin id="471" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_5/24 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="0"/>
<pin id="475" dir="0" index="1" bw="3" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/24 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln180_12_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_12/24 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln180_6_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="1"/>
<pin id="487" dir="0" index="1" bw="5" slack="0"/>
<pin id="488" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_6/24 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln180_13_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_13/24 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln700_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/24 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln180_11_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="1"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_11/25 "/>
</bind>
</comp>

<comp id="505" class="1005" name="multiplication_V_off_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="31" slack="9"/>
<pin id="507" dir="1" index="1" bw="31" slack="9"/>
</pin_list>
<bind>
<opset="multiplication_V_off "/>
</bind>
</comp>

<comp id="511" class="1005" name="mix_column_constant_s_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="31" slack="9"/>
<pin id="513" dir="1" index="1" bw="31" slack="9"/>
</pin_list>
<bind>
<opset="mix_column_constant_s "/>
</bind>
</comp>

<comp id="517" class="1005" name="s_boxes_V_offset_rea_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="5"/>
<pin id="519" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="s_boxes_V_offset_rea "/>
</bind>
</comp>

<comp id="522" class="1005" name="sequence_out_V_offse_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="2"/>
<pin id="524" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="sequence_out_V_offse "/>
</bind>
</comp>

<comp id="527" class="1005" name="zext_ln180_cast_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="11" slack="12"/>
<pin id="529" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln180_cast "/>
</bind>
</comp>

<comp id="535" class="1005" name="i_3_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="540" class="1005" name="zext_ln223_2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="1"/>
<pin id="542" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln223_2 "/>
</bind>
</comp>

<comp id="545" class="1005" name="zext_ln223_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="1"/>
<pin id="547" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln223 "/>
</bind>
</comp>

<comp id="553" class="1005" name="j_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="0"/>
<pin id="555" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="558" class="1005" name="add_ln180_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="1"/>
<pin id="560" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="563" class="1005" name="sequence_out_V_addr_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="10" slack="1"/>
<pin id="565" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sequence_out_V_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="i_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="0"/>
<pin id="573" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="576" class="1005" name="zext_ln22_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="1"/>
<pin id="578" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="581" class="1005" name="add_ln17_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="0"/>
<pin id="583" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="589" class="1005" name="column_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="0"/>
<pin id="591" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="column "/>
</bind>
</comp>

<comp id="594" class="1005" name="i_V_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="599" class="1005" name="zext_ln237_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="6" slack="1"/>
<pin id="601" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln237 "/>
</bind>
</comp>

<comp id="607" class="1005" name="row_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="3" slack="0"/>
<pin id="609" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="612" class="1005" name="add_ln180_5_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="11" slack="1"/>
<pin id="614" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_5 "/>
</bind>
</comp>

<comp id="617" class="1005" name="state_matrix_V_addr_5_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="1"/>
<pin id="619" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr_5 "/>
</bind>
</comp>

<comp id="622" class="1005" name="add_ln700_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="0"/>
<pin id="624" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="46" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="68" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="135" pin="3"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="68" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="154" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="147" pin="3"/><net_sink comp="135" pin=1"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="72" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="84" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="246"><net_src comp="214" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="88" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="10" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="277"><net_src comp="90" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="10" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="285"><net_src comp="86" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="80" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="294"><net_src comp="78" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="6" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="80" pin="0"/><net_sink comp="287" pin=4"/></net>

<net id="303"><net_src comp="62" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="64" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="4" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="84" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="312"><net_src comp="70" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="122" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="174" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="174" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="174" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="60" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="174" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="185" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="50" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="185" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="56" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="185" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="185" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="66" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="60" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="24" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="386" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="401"><net_src comp="391" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="406"><net_src comp="403" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="411"><net_src comp="207" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="72" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="207" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="76" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="196" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="428"><net_src comp="196" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="82" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="230" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="50" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="230" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="56" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="218" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="92" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="230" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="251" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="251" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="56" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="240" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="58" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="251" pin="4"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="60" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="485" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="499"><net_src comp="240" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="94" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="501" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="508"><net_src comp="104" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="258" pin=5"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="269" pin=5"/></net>

<net id="514"><net_src comp="110" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="258" pin=3"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="520"><net_src comp="116" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="287" pin=3"/></net>

<net id="525"><net_src comp="122" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="530"><net_src comp="321" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="538"><net_src comp="331" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="543"><net_src comp="345" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="548"><net_src comp="349" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="556"><net_src comp="359" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="561"><net_src comp="369" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="566"><net_src comp="128" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="574"><net_src comp="413" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="579"><net_src comp="419" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="584"><net_src comp="424" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="592"><net_src comp="436" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="597"><net_src comp="442" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="602"><net_src comp="448" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="610"><net_src comp="458" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="615"><net_src comp="468" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="620"><net_src comp="154" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="625"><net_src comp="495" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="240" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: text_V | {25 }
 - Input state : 
	Port: aes_process.240 : text_V | {3 4 }
	Port: aes_process.240 : sequence_out_V_offset | {1 }
	Port: aes_process.240 : expanded_key_V | {2 5 8 9 18 }
	Port: aes_process.240 : s_boxes_V | {8 9 18 }
	Port: aes_process.240 : s_boxes_V_offset | {1 }
	Port: aes_process.240 : mix_column_constant_matrices_V | {12 13 14 15 }
	Port: aes_process.240 : mix_column_constant_matrices_V_offset | {1 }
	Port: aes_process.240 : multiplication_V | {12 13 14 15 }
	Port: aes_process.240 : multiplication_V_offset | {1 }
  - Chain level:
	State 1
		zext_ln180_cast : 1
	State 2
		icmp_ln221 : 1
		i_3 : 1
		br_ln221 : 2
		tmp_9 : 1
		zext_ln223_2 : 2
		zext_ln223 : 1
	State 3
		icmp_ln223 : 1
		j : 1
		br_ln223 : 2
		zext_ln180 : 1
		add_ln180 : 2
		trunc_ln1352 : 1
		ret_V : 2
		ret_V_3 : 3
		tmp_s : 4
		zext_ln180_5 : 5
		sequence_out_V_addr : 6
		sequence_out_V_load : 7
	State 4
		state_matrix_V_addr : 1
		store_ln225 : 2
	State 5
	State 6
	State 7
	State 8
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		zext_ln22 : 1
		call_ln22 : 2
		add_ln17 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		icmp_ln235 : 1
		column : 1
		br_ln235 : 2
		i_V : 1
		zext_ln237 : 1
	State 24
		icmp_ln237 : 1
		row : 1
		br_ln237 : 2
		zext_ln180_10 : 1
		add_ln180_5 : 2
		tmp_1 : 1
		zext_ln180_12 : 2
		add_ln180_6 : 3
		zext_ln180_13 : 4
		state_matrix_V_addr_5 : 5
		state_matrix_V_load : 6
		add_ln700 : 1
	State 25
		sequence_out_V_addr_1 : 1
		store_ln239 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          | grp_aes_mix_columns84142_2_fu_258 | 5.53575 |   619   |   1028  |
|          |  grp_aes_mix_columns84142_fu_269  | 5.53575 |   619   |   1028  |
|   call   |     grp_aes_shift_rows_fu_280     | 16.1781 |   607   |   360   |
|          |  grp_aes_substitute_bytes_fu_287  |  1.769  |    88   |   128   |
|          |   grp_aes_get_round_key5_fu_297   |  1.769  |    50   |    99   |
|          |    grp_aes_add_round_key_fu_307   |  3.538  |    26   |    91   |
|----------|-----------------------------------|---------|---------|---------|
|          |             i_3_fu_331            |    0    |    0    |    12   |
|          |              j_fu_359             |    0    |    0    |    12   |
|          |          add_ln180_fu_369         |    0    |    0    |    15   |
|          |           ret_V_3_fu_386          |    0    |    0    |    13   |
|          |              i_fu_413             |    0    |    0    |    13   |
|    add   |          add_ln17_fu_424          |    0    |    0    |    13   |
|          |           column_fu_436           |    0    |    0    |    12   |
|          |             i_V_fu_442            |    0    |    0    |    15   |
|          |             row_fu_458            |    0    |    0    |    12   |
|          |         add_ln180_5_fu_468        |    0    |    0    |    14   |
|          |         add_ln180_6_fu_485        |    0    |    0    |    15   |
|          |          add_ln700_fu_495         |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln221_fu_325         |    0    |    0    |    9    |
|          |         icmp_ln223_fu_353         |    0    |    0    |    9    |
|   icmp   |          icmp_ln17_fu_407         |    0    |    0    |    9    |
|          |         icmp_ln235_fu_430         |    0    |    0    |    9    |
|          |         icmp_ln237_fu_452         |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|          |  multiplication_V_off_read_fu_104 |    0    |    0    |    0    |
|   read   | mix_column_constant_s_read_fu_110 |    0    |    0    |    0    |
|          |  s_boxes_V_offset_rea_read_fu_116 |    0    |    0    |    0    |
|          |  sequence_out_V_offse_read_fu_122 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_313            |    0    |    0    |    0    |
|          |            tmp_9_fu_337           |    0    |    0    |    0    |
|bitconcatenate|            ret_V_fu_378           |    0    |    0    |    0    |
|          |            tmp_s_fu_391           |    0    |    0    |    0    |
|          |            tmp_1_fu_473           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |       zext_ln180_cast_fu_321      |    0    |    0    |    0    |
|          |        zext_ln223_2_fu_345        |    0    |    0    |    0    |
|          |         zext_ln223_fu_349         |    0    |    0    |    0    |
|          |         zext_ln180_fu_365         |    0    |    0    |    0    |
|          |        zext_ln180_5_fu_398        |    0    |    0    |    0    |
|   zext   |        zext_ln180_9_fu_403        |    0    |    0    |    0    |
|          |          zext_ln22_fu_419         |    0    |    0    |    0    |
|          |         zext_ln237_fu_448         |    0    |    0    |    0    |
|          |        zext_ln180_10_fu_464       |    0    |    0    |    0    |
|          |        zext_ln180_12_fu_481       |    0    |    0    |    0    |
|          |        zext_ln180_13_fu_490       |    0    |    0    |    0    |
|          |        zext_ln180_11_fu_501       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln1352_fu_374        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   | 34.3256 |   2009  |   2940  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|  round_key_V |    0   |   32   |    4   |    0   |
|state_matrix_V|    0   |   32   |    4   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    0   |   64   |    8   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln17_reg_581      |    4   |
|     add_ln180_5_reg_612     |   11   |
|      add_ln180_reg_558      |    6   |
|      add_ln700_reg_622      |    5   |
|      column_0_i_reg_226     |    3   |
|        column_reg_589       |    3   |
|         i_0_reg_203         |    4   |
|         i_3_reg_535         |    3   |
|         i_V_reg_594         |    5   |
|    i_op_assign_2_reg_170    |    3   |
|     i_op_assign_reg_181     |    3   |
|          i_reg_571          |    4   |
|          j_reg_553          |    3   |
|mix_column_constant_s_reg_511|   31   |
| multiplication_V_off_reg_505|   31   |
|       p_04_0_i_reg_214      |    5   |
|       p_04_1_i_reg_237      |    5   |
|        round_reg_192        |    4   |
|       row_0_i_reg_247       |    3   |
|         row_reg_607         |    3   |
| s_boxes_V_offset_rea_reg_517|   32   |
| sequence_out_V_addr_reg_563 |   10   |
| sequence_out_V_offse_reg_522|    6   |
|state_matrix_V_addr_5_reg_617|    4   |
|   zext_ln180_cast_reg_527   |   11   |
|     zext_ln223_2_reg_540    |    6   |
|      zext_ln223_reg_545     |    4   |
|      zext_ln22_reg_576      |    5   |
|      zext_ln237_reg_599     |    6   |
+-----------------------------+--------+
|            Total            |   223  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_135       |  p0  |   3  |  10  |   30   ||    15   |
|       grp_access_fu_147       |  p0  |   3  |   4  |   12   ||    15   |
|        p_04_0_i_reg_214       |  p0  |   2  |   5  |   10   ||    9    |
| grp_aes_get_round_key5_fu_297 |  p1  |   4  |   5  |   20   ||    15   |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   72   ||  7.259  ||    54   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   34   |  2009  |  2940  |    -   |
|   Memory  |    0   |    -   |   64   |    8   |    0   |
|Multiplexer|    -   |    7   |    -   |   54   |    -   |
|  Register |    -   |    -   |   223  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   41   |  2296  |  3002  |    0   |
+-----------+--------+--------+--------+--------+--------+
