{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726800217719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726800217720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 10:43:36 2024 " "Processing started: Fri Sep 20 10:43:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726800217720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800217720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tlc549_drive -c tlc549_drive " "Command: quartus_map --read_settings_files=on --write_settings_files=off tlc549_drive -c tlc549_drive" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800217720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726800218363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726800218363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800229344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800229344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_ctrl " "Found entity 1: ad_ctrl" {  } { { "../rtl/ad_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800229347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800229347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/seven_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/seven_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube " "Found entity 1: seven_tube" {  } { { "../rtl/seven_tube.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/seven_tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800229350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800229350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl " "Found entity 1: seg_ctrl" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/seg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800229353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800229353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/flag_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/flag_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_led " "Found entity 1: flag_led" {  } { { "../rtl/flag_led.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/flag_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800229357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800229357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/clk_div_2khz.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/clk_div_2khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_2khz " "Found entity 1: clk_div_2khz" {  } { { "../rtl/clk_div_2khz.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/clk_div_2khz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800229360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800229360 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/tlc549_top.v " "Can't analyze file -- file ../rtl/tlc549_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726800229366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/key_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800229369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800229369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/tlc549_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/tlc549_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlc549_drive " "Found entity 1: tlc549_drive" {  } { { "../rtl/tlc549_drive.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/tlc549_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800229372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800229372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_voltmeter " "Found entity 1: digital_voltmeter" {  } { { "../rtl/digital_voltmeter.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800229375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800229375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_voltmeter " "Elaborating entity \"digital_voltmeter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726800229412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst\"" {  } { { "../rtl/digital_voltmeter.v" "key_filter_inst" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800229415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlc549_drive tlc549_drive:tlc549_drive_inst " "Elaborating entity \"tlc549_drive\" for hierarchy \"tlc549_drive:tlc549_drive_inst\"" {  } { { "../rtl/digital_voltmeter.v" "tlc549_drive_inst" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800229417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_ctrl ad_ctrl:ad_ctrl_inst " "Elaborating entity \"ad_ctrl\" for hierarchy \"ad_ctrl:ad_ctrl_inst\"" {  } { { "../rtl/digital_voltmeter.v" "ad_ctrl_inst" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800229419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ad_ctrl.v(13) " "Verilog HDL assignment warning at ad_ctrl.v(13): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/ad_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726800229420 "|digital_voltmeter|ad_ctrl:ad_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:bin2bcd_inst " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:bin2bcd_inst\"" {  } { { "../rtl/digital_voltmeter.v" "bin2bcd_inst" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800229434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 bin2bcd.v(6) " "Verilog HDL assignment warning at bin2bcd.v(6): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726800229435 "|digital_voltmeter|bin2bcd:bin2bcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(7) " "Verilog HDL assignment warning at bin2bcd.v(7): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726800229435 "|digital_voltmeter|bin2bcd:bin2bcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(8) " "Verilog HDL assignment warning at bin2bcd.v(8): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726800229435 "|digital_voltmeter|bin2bcd:bin2bcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(9) " "Verilog HDL assignment warning at bin2bcd.v(9): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726800229435 "|digital_voltmeter|bin2bcd:bin2bcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(10) " "Verilog HDL assignment warning at bin2bcd.v(10): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726800229435 "|digital_voltmeter|bin2bcd:bin2bcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(11) " "Verilog HDL assignment warning at bin2bcd.v(11): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726800229435 "|digital_voltmeter|bin2bcd:bin2bcd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_tube seven_tube:seven_tube_inst " "Elaborating entity \"seven_tube\" for hierarchy \"seven_tube:seven_tube_inst\"" {  } { { "../rtl/digital_voltmeter.v" "seven_tube_inst" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800229444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_2khz seven_tube:seven_tube_inst\|clk_div_2khz:clk_div_2khz_inst " "Elaborating entity \"clk_div_2khz\" for hierarchy \"seven_tube:seven_tube_inst\|clk_div_2khz:clk_div_2khz_inst\"" {  } { { "../rtl/seven_tube.v" "clk_div_2khz_inst" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/seven_tube.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800229458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_div_2khz.v(17) " "Verilog HDL assignment warning at clk_div_2khz.v(17): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/clk_div_2khz.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/clk_div_2khz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726800229470 "|tlc549_top|seven_tube:seven_tube_inst|clk_div_2khz:clk_div_2khz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl seven_tube:seven_tube_inst\|seg_ctrl:seg_ctrl_inst " "Elaborating entity \"seg_ctrl\" for hierarchy \"seven_tube:seven_tube_inst\|seg_ctrl:seg_ctrl_inst\"" {  } { { "../rtl/seven_tube.v" "seg_ctrl_inst" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/seven_tube.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800229471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seg_ctrl.v(14) " "Verilog HDL assignment warning at seg_ctrl.v(14): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/seg_ctrl.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726800229485 "|tlc549_top|seven_tube:seven_tube_inst|seg_ctrl:seg_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_led flag_led:flag_led_inst " "Elaborating entity \"flag_led\" for hierarchy \"flag_led:flag_led_inst\"" {  } { { "../rtl/digital_voltmeter.v" "flag_led_inst" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800229487 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_inst\|Div3\"" {  } { { "../rtl/bin2bcd.v" "Div3" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800229893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_inst\|Mod3\"" {  } { { "../rtl/bin2bcd.v" "Mod3" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800229893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_inst\|Div4\"" {  } { { "../rtl/bin2bcd.v" "Div4" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800229893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_inst\|Mod4\"" {  } { { "../rtl/bin2bcd.v" "Mod4" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800229893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_inst\|Div2\"" {  } { { "../rtl/bin2bcd.v" "Div2" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800229893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_inst\|Mod2\"" {  } { { "../rtl/bin2bcd.v" "Mod2" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800229893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_inst\|Mod5\"" {  } { { "../rtl/bin2bcd.v" "Mod5" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800229893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ad_ctrl:ad_ctrl_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ad_ctrl:ad_ctrl_inst\|Mult0\"" {  } { { "../rtl/ad_ctrl.v" "Mult0" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800229893 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726800229893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:bin2bcd_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"bin2bcd:bin2bcd_inst\|lpm_divide:Div3\"" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800230283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:bin2bcd_inst\|lpm_divide:Div3 " "Instantiated megafunction \"bin2bcd:bin2bcd_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800230284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800230284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800230284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800230284 ""}  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726800230284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800230374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800230374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800230406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800230406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800230466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800230466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800230581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800230581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800230635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800230635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:bin2bcd_inst\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"bin2bcd:bin2bcd_inst\|lpm_divide:Mod3\"" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800230778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:bin2bcd_inst\|lpm_divide:Mod3 " "Instantiated megafunction \"bin2bcd:bin2bcd_inst\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800230778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800230778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800230778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800230778 ""}  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726800230778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800230830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800230830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800230856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800230856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800230894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800230894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:bin2bcd_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"bin2bcd:bin2bcd_inst\|lpm_divide:Div4\"" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800230956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:bin2bcd_inst\|lpm_divide:Div4 " "Instantiated megafunction \"bin2bcd:bin2bcd_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800230956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800230956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800230956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800230956 ""}  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726800230956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800231008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800231008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:bin2bcd_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bin2bcd:bin2bcd_inst\|lpm_divide:Div2\"" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800231179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:bin2bcd_inst\|lpm_divide:Div2 " "Instantiated megafunction \"bin2bcd:bin2bcd_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231179 ""}  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726800231179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/lpm_divide_fkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800231226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800231226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800231250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800231250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800231300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800231300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:bin2bcd_inst\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"bin2bcd:bin2bcd_inst\|lpm_divide:Mod5\"" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800231382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:bin2bcd_inst\|lpm_divide:Mod5 " "Instantiated megafunction \"bin2bcd:bin2bcd_inst\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231382 ""}  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726800231382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "../rtl/ad_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800231553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726800231553 ""}  } { { "../rtl/ad_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726800231553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/ad_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" 13 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800231698 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/ad_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" 13 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800231747 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ad_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" 13 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800231845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800231896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800231896 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ad_ctrl:ad_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/ad_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" 13 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800231941 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726800232325 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/tlc549_drive.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/tlc549_drive.v" 7 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/key_filter.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726800232342 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726800232342 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../rtl/digital_voltmeter.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726800232542 "|digital_voltmeter|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726800232542 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726800232614 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_inst\|lpm_divide:Div3\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_19_result_int\[1\]~14 " "Logic cell \"bin2bcd:bin2bcd_inst\|lpm_divide:Div3\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_19_result_int\[1\]~14\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_19_result_int\[1\]~14" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_e7f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800233301 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0 " "Logic cell \"bin2bcd:bin2bcd_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~0" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_87f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800233301 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"bin2bcd:bin2bcd_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_87f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800233301 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"bin2bcd:bin2bcd_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_87f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800233301 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0 " "Logic cell \"bin2bcd:bin2bcd_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~0" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_87f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800233301 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"bin2bcd:bin2bcd_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_87f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800233301 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"bin2bcd:bin2bcd_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_87f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800233301 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"bin2bcd:bin2bcd_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_87f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800233301 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"bin2bcd:bin2bcd_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_87f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800233301 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"bin2bcd:bin2bcd_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_87f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800233301 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_inst\|lpm_divide:Div2\|lpm_divide_fkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_22_result_int\[2\]~18 " "Logic cell \"bin2bcd:bin2bcd_inst\|lpm_divide:Div2\|lpm_divide_fkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_22_result_int\[2\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_22_result_int\[2\]~18" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_2af.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800233301 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_inst\|lpm_divide:Div2\|lpm_divide_fkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_22_result_int\[1\]~20 " "Logic cell \"bin2bcd:bin2bcd_inst\|lpm_divide:Div2\|lpm_divide_fkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_22_result_int\[1\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_22_result_int\[1\]~20" { Text "D:/git-repository/fpga_training/tlc549_drive/prj/db/alt_u_div_2af.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726800233301 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1726800233301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726800233470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800233470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "843 " "Implemented 843 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726800233796 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726800233796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "825 " "Implemented 825 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726800233796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726800233796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726800233814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 10:43:53 2024 " "Processing ended: Fri Sep 20 10:43:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726800233814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726800233814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726800233814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800233814 ""}
