Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c1fc7826666b452aa4e9f06d6871c64d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot First_System_tb_behav xil_defaultlib.First_System_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow_model of entity xil_defaultlib.First_System [first_system_default]
Compiling architecture dataflow of entity xil_defaultlib.first_system_tb
Built simulation snapshot First_System_tb_behav
