// Seed: 1520466489
module module_0 (
    output uwire id_0,
    input tri id_1,
    output tri id_2,
    input tri id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wor id_7#(.id_17(1)),
    input tri1 id_8,
    input uwire id_9,
    output tri1 id_10,
    id_18,
    input tri1 id_11,
    input wor id_12,
    output wire id_13,
    output supply1 id_14,
    input supply1 id_15,
    id_19
);
  assign module_1.type_9 = 0;
  assign id_18 = id_17;
endmodule
module module_1 (
    output wand  id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  tri   id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_2
  );
  wire id_7;
endmodule
