
freertos_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000801c  08000260  08000260  00001260  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  0800827c  0800827c  0000927c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080083d4  080083d4  0000a014  2**0
                  CONTENTS
  4 .ARM          00000008  080083d4  080083d4  000093d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080083dc  080083dc  0000a014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080083dc  080083dc  000093dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080083e0  080083e0  000093e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  080083e4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004438  20000014  080083f8  0000a014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000444c  080083f8  0000a44c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000a014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001faf2  00000000  00000000  0000a04a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d03  00000000  00000000  00029b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ad8  00000000  00000000  0002d840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014c7  00000000  00000000  0002f318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023e0c  00000000  00000000  000307df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002098d  00000000  00000000  000545eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e03be  00000000  00000000  00074f78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00155336  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071ec  00000000  00000000  0015537c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a4  00000000  00000000  0015c568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000260 <__do_global_dtors_aux>:
 8000260:	b510      	push	{r4, lr}
 8000262:	4c05      	ldr	r4, [pc, #20]	@ (8000278 <__do_global_dtors_aux+0x18>)
 8000264:	7823      	ldrb	r3, [r4, #0]
 8000266:	b933      	cbnz	r3, 8000276 <__do_global_dtors_aux+0x16>
 8000268:	4b04      	ldr	r3, [pc, #16]	@ (800027c <__do_global_dtors_aux+0x1c>)
 800026a:	b113      	cbz	r3, 8000272 <__do_global_dtors_aux+0x12>
 800026c:	4804      	ldr	r0, [pc, #16]	@ (8000280 <__do_global_dtors_aux+0x20>)
 800026e:	f3af 8000 	nop.w
 8000272:	2301      	movs	r3, #1
 8000274:	7023      	strb	r3, [r4, #0]
 8000276:	bd10      	pop	{r4, pc}
 8000278:	20000014 	.word	0x20000014
 800027c:	00000000 	.word	0x00000000
 8000280:	08008264 	.word	0x08008264

08000284 <frame_dummy>:
 8000284:	b508      	push	{r3, lr}
 8000286:	4b03      	ldr	r3, [pc, #12]	@ (8000294 <frame_dummy+0x10>)
 8000288:	b11b      	cbz	r3, 8000292 <frame_dummy+0xe>
 800028a:	4903      	ldr	r1, [pc, #12]	@ (8000298 <frame_dummy+0x14>)
 800028c:	4803      	ldr	r0, [pc, #12]	@ (800029c <frame_dummy+0x18>)
 800028e:	f3af 8000 	nop.w
 8000292:	bd08      	pop	{r3, pc}
 8000294:	00000000 	.word	0x00000000
 8000298:	20000018 	.word	0x20000018
 800029c:	08008264 	.word	0x08008264

080002a0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80002a0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80002a2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000330 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80002aa:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80002ae:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80002b2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80002b4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80002b6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80002b8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80002ba:	d332      	bcc.n	8000322 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80002bc:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80002be:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80002c0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80002c2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80002c4:	d314      	bcc.n	80002f0 <_CheckCase2>

080002c6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80002c6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80002c8:	19d0      	adds	r0, r2, r7
 80002ca:	bf00      	nop

080002cc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80002cc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 80002d0:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 80002d4:	3a01      	subs	r2, #1
        BEQ      _CSDone
 80002d6:	d005      	beq.n	80002e4 <_CSDone>
        LDRB     R3,[R1], #+1
 80002d8:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 80002dc:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 80002e0:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 80002e2:	d1f3      	bne.n	80002cc <_LoopCopyStraight>

080002e4 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 80002e4:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 80002e8:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 80002ea:	2001      	movs	r0, #1
        POP      {R4-R7}
 80002ec:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 80002ee:	4770      	bx	lr

080002f0 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 80002f0:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 80002f2:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 80002f4:	d319      	bcc.n	800032a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 80002f6:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 80002f8:	1b12      	subs	r2, r2, r4

080002fa <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 80002fa:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 80002fe:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000302:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000304:	d1f9      	bne.n	80002fa <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000306:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000308:	d005      	beq.n	8000316 <_No2ChunkNeeded>

0800030a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800030a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800030e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000312:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000314:	d1f9      	bne.n	800030a <_LoopCopyAfterWrapAround>

08000316 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000316:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800031a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800031c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800031e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000320:	4770      	bx	lr

08000322 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000322:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000324:	3801      	subs	r0, #1
        CMP      R0,R2
 8000326:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000328:	d2cd      	bcs.n	80002c6 <_Case4>

0800032a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800032a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800032c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800032e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000330:	20002e78 	.word	0x20002e78

08000334 <__aeabi_uldivmod>:
 8000334:	b953      	cbnz	r3, 800034c <__aeabi_uldivmod+0x18>
 8000336:	b94a      	cbnz	r2, 800034c <__aeabi_uldivmod+0x18>
 8000338:	2900      	cmp	r1, #0
 800033a:	bf08      	it	eq
 800033c:	2800      	cmpeq	r0, #0
 800033e:	bf1c      	itt	ne
 8000340:	f04f 31ff 	movne.w	r1, #4294967295
 8000344:	f04f 30ff 	movne.w	r0, #4294967295
 8000348:	f000 b97e 	b.w	8000648 <__aeabi_idiv0>
 800034c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000350:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000354:	f000 f806 	bl	8000364 <__udivmoddi4>
 8000358:	f8dd e004 	ldr.w	lr, [sp, #4]
 800035c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000360:	b004      	add	sp, #16
 8000362:	4770      	bx	lr

08000364 <__udivmoddi4>:
 8000364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000368:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800036a:	460c      	mov	r4, r1
 800036c:	2b00      	cmp	r3, #0
 800036e:	d14d      	bne.n	800040c <__udivmoddi4+0xa8>
 8000370:	428a      	cmp	r2, r1
 8000372:	460f      	mov	r7, r1
 8000374:	4684      	mov	ip, r0
 8000376:	4696      	mov	lr, r2
 8000378:	fab2 f382 	clz	r3, r2
 800037c:	d960      	bls.n	8000440 <__udivmoddi4+0xdc>
 800037e:	b14b      	cbz	r3, 8000394 <__udivmoddi4+0x30>
 8000380:	fa02 fe03 	lsl.w	lr, r2, r3
 8000384:	f1c3 0220 	rsb	r2, r3, #32
 8000388:	409f      	lsls	r7, r3
 800038a:	fa00 fc03 	lsl.w	ip, r0, r3
 800038e:	fa20 f202 	lsr.w	r2, r0, r2
 8000392:	4317      	orrs	r7, r2
 8000394:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000398:	fa1f f48e 	uxth.w	r4, lr
 800039c:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80003a0:	fbb7 f1f6 	udiv	r1, r7, r6
 80003a4:	fb06 7711 	mls	r7, r6, r1, r7
 80003a8:	fb01 f004 	mul.w	r0, r1, r4
 80003ac:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80003b0:	4290      	cmp	r0, r2
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x62>
 80003b4:	eb1e 0202 	adds.w	r2, lr, r2
 80003b8:	f101 37ff 	add.w	r7, r1, #4294967295
 80003bc:	d202      	bcs.n	80003c4 <__udivmoddi4+0x60>
 80003be:	4290      	cmp	r0, r2
 80003c0:	f200 812d 	bhi.w	800061e <__udivmoddi4+0x2ba>
 80003c4:	4639      	mov	r1, r7
 80003c6:	1a12      	subs	r2, r2, r0
 80003c8:	fa1f fc8c 	uxth.w	ip, ip
 80003cc:	fbb2 f0f6 	udiv	r0, r2, r6
 80003d0:	fb06 2210 	mls	r2, r6, r0, r2
 80003d4:	fb00 f404 	mul.w	r4, r0, r4
 80003d8:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 80003dc:	4564      	cmp	r4, ip
 80003de:	d908      	bls.n	80003f2 <__udivmoddi4+0x8e>
 80003e0:	eb1e 0c0c 	adds.w	ip, lr, ip
 80003e4:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e8:	d202      	bcs.n	80003f0 <__udivmoddi4+0x8c>
 80003ea:	4564      	cmp	r4, ip
 80003ec:	f200 811a 	bhi.w	8000624 <__udivmoddi4+0x2c0>
 80003f0:	4610      	mov	r0, r2
 80003f2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003f6:	ebac 0c04 	sub.w	ip, ip, r4
 80003fa:	2100      	movs	r1, #0
 80003fc:	b125      	cbz	r5, 8000408 <__udivmoddi4+0xa4>
 80003fe:	fa2c f303 	lsr.w	r3, ip, r3
 8000402:	2200      	movs	r2, #0
 8000404:	e9c5 3200 	strd	r3, r2, [r5]
 8000408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800040c:	428b      	cmp	r3, r1
 800040e:	d905      	bls.n	800041c <__udivmoddi4+0xb8>
 8000410:	b10d      	cbz	r5, 8000416 <__udivmoddi4+0xb2>
 8000412:	e9c5 0100 	strd	r0, r1, [r5]
 8000416:	2100      	movs	r1, #0
 8000418:	4608      	mov	r0, r1
 800041a:	e7f5      	b.n	8000408 <__udivmoddi4+0xa4>
 800041c:	fab3 f183 	clz	r1, r3
 8000420:	2900      	cmp	r1, #0
 8000422:	d14d      	bne.n	80004c0 <__udivmoddi4+0x15c>
 8000424:	42a3      	cmp	r3, r4
 8000426:	f0c0 80f2 	bcc.w	800060e <__udivmoddi4+0x2aa>
 800042a:	4290      	cmp	r0, r2
 800042c:	f080 80ef 	bcs.w	800060e <__udivmoddi4+0x2aa>
 8000430:	4606      	mov	r6, r0
 8000432:	4623      	mov	r3, r4
 8000434:	4608      	mov	r0, r1
 8000436:	2d00      	cmp	r5, #0
 8000438:	d0e6      	beq.n	8000408 <__udivmoddi4+0xa4>
 800043a:	e9c5 6300 	strd	r6, r3, [r5]
 800043e:	e7e3      	b.n	8000408 <__udivmoddi4+0xa4>
 8000440:	2b00      	cmp	r3, #0
 8000442:	f040 80a2 	bne.w	800058a <__udivmoddi4+0x226>
 8000446:	1a8a      	subs	r2, r1, r2
 8000448:	ea4f 471e 	mov.w	r7, lr, lsr #16
 800044c:	fa1f f68e 	uxth.w	r6, lr
 8000450:	2101      	movs	r1, #1
 8000452:	fbb2 f4f7 	udiv	r4, r2, r7
 8000456:	fb07 2014 	mls	r0, r7, r4, r2
 800045a:	ea4f 421c 	mov.w	r2, ip, lsr #16
 800045e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000462:	fb06 f004 	mul.w	r0, r6, r4
 8000466:	4290      	cmp	r0, r2
 8000468:	d90f      	bls.n	800048a <__udivmoddi4+0x126>
 800046a:	eb1e 0202 	adds.w	r2, lr, r2
 800046e:	f104 38ff 	add.w	r8, r4, #4294967295
 8000472:	bf2c      	ite	cs
 8000474:	f04f 0901 	movcs.w	r9, #1
 8000478:	f04f 0900 	movcc.w	r9, #0
 800047c:	4290      	cmp	r0, r2
 800047e:	d903      	bls.n	8000488 <__udivmoddi4+0x124>
 8000480:	f1b9 0f00 	cmp.w	r9, #0
 8000484:	f000 80c8 	beq.w	8000618 <__udivmoddi4+0x2b4>
 8000488:	4644      	mov	r4, r8
 800048a:	1a12      	subs	r2, r2, r0
 800048c:	fa1f fc8c 	uxth.w	ip, ip
 8000490:	fbb2 f0f7 	udiv	r0, r2, r7
 8000494:	fb07 2210 	mls	r2, r7, r0, r2
 8000498:	fb00 f606 	mul.w	r6, r0, r6
 800049c:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 80004a0:	4566      	cmp	r6, ip
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x152>
 80004a4:	eb1e 0c0c 	adds.w	ip, lr, ip
 80004a8:	f100 32ff 	add.w	r2, r0, #4294967295
 80004ac:	d202      	bcs.n	80004b4 <__udivmoddi4+0x150>
 80004ae:	4566      	cmp	r6, ip
 80004b0:	f200 80bb 	bhi.w	800062a <__udivmoddi4+0x2c6>
 80004b4:	4610      	mov	r0, r2
 80004b6:	ebac 0c06 	sub.w	ip, ip, r6
 80004ba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80004be:	e79d      	b.n	80003fc <__udivmoddi4+0x98>
 80004c0:	f1c1 0620 	rsb	r6, r1, #32
 80004c4:	408b      	lsls	r3, r1
 80004c6:	fa04 fe01 	lsl.w	lr, r4, r1
 80004ca:	fa22 f706 	lsr.w	r7, r2, r6
 80004ce:	fa20 fc06 	lsr.w	ip, r0, r6
 80004d2:	40f4      	lsrs	r4, r6
 80004d4:	408a      	lsls	r2, r1
 80004d6:	431f      	orrs	r7, r3
 80004d8:	ea4e 030c 	orr.w	r3, lr, ip
 80004dc:	fa00 fe01 	lsl.w	lr, r0, r1
 80004e0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80004e4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80004e8:	fa1f fc87 	uxth.w	ip, r7
 80004ec:	fbb4 f0f8 	udiv	r0, r4, r8
 80004f0:	fb08 4410 	mls	r4, r8, r0, r4
 80004f4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004f8:	fb00 f90c 	mul.w	r9, r0, ip
 80004fc:	45a1      	cmp	r9, r4
 80004fe:	d90e      	bls.n	800051e <__udivmoddi4+0x1ba>
 8000500:	193c      	adds	r4, r7, r4
 8000502:	f100 3aff 	add.w	sl, r0, #4294967295
 8000506:	bf2c      	ite	cs
 8000508:	f04f 0b01 	movcs.w	fp, #1
 800050c:	f04f 0b00 	movcc.w	fp, #0
 8000510:	45a1      	cmp	r9, r4
 8000512:	d903      	bls.n	800051c <__udivmoddi4+0x1b8>
 8000514:	f1bb 0f00 	cmp.w	fp, #0
 8000518:	f000 8093 	beq.w	8000642 <__udivmoddi4+0x2de>
 800051c:	4650      	mov	r0, sl
 800051e:	eba4 0409 	sub.w	r4, r4, r9
 8000522:	fa1f f983 	uxth.w	r9, r3
 8000526:	fbb4 f3f8 	udiv	r3, r4, r8
 800052a:	fb08 4413 	mls	r4, r8, r3, r4
 800052e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000532:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000536:	45a4      	cmp	ip, r4
 8000538:	d906      	bls.n	8000548 <__udivmoddi4+0x1e4>
 800053a:	193c      	adds	r4, r7, r4
 800053c:	f103 38ff 	add.w	r8, r3, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x1e2>
 8000542:	45a4      	cmp	ip, r4
 8000544:	d87a      	bhi.n	800063c <__udivmoddi4+0x2d8>
 8000546:	4643      	mov	r3, r8
 8000548:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800054c:	eba4 040c 	sub.w	r4, r4, ip
 8000550:	fba0 9802 	umull	r9, r8, r0, r2
 8000554:	4544      	cmp	r4, r8
 8000556:	46cc      	mov	ip, r9
 8000558:	4643      	mov	r3, r8
 800055a:	d302      	bcc.n	8000562 <__udivmoddi4+0x1fe>
 800055c:	d106      	bne.n	800056c <__udivmoddi4+0x208>
 800055e:	45ce      	cmp	lr, r9
 8000560:	d204      	bcs.n	800056c <__udivmoddi4+0x208>
 8000562:	3801      	subs	r0, #1
 8000564:	ebb9 0c02 	subs.w	ip, r9, r2
 8000568:	eb68 0307 	sbc.w	r3, r8, r7
 800056c:	b15d      	cbz	r5, 8000586 <__udivmoddi4+0x222>
 800056e:	ebbe 020c 	subs.w	r2, lr, ip
 8000572:	eb64 0403 	sbc.w	r4, r4, r3
 8000576:	fa04 f606 	lsl.w	r6, r4, r6
 800057a:	fa22 f301 	lsr.w	r3, r2, r1
 800057e:	40cc      	lsrs	r4, r1
 8000580:	431e      	orrs	r6, r3
 8000582:	e9c5 6400 	strd	r6, r4, [r5]
 8000586:	2100      	movs	r1, #0
 8000588:	e73e      	b.n	8000408 <__udivmoddi4+0xa4>
 800058a:	fa02 fe03 	lsl.w	lr, r2, r3
 800058e:	f1c3 0120 	rsb	r1, r3, #32
 8000592:	fa04 f203 	lsl.w	r2, r4, r3
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	40cc      	lsrs	r4, r1
 800059c:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80005a0:	fa20 f101 	lsr.w	r1, r0, r1
 80005a4:	fa1f f68e 	uxth.w	r6, lr
 80005a8:	fbb4 f0f7 	udiv	r0, r4, r7
 80005ac:	430a      	orrs	r2, r1
 80005ae:	fb07 4410 	mls	r4, r7, r0, r4
 80005b2:	0c11      	lsrs	r1, r2, #16
 80005b4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80005b8:	fb00 f406 	mul.w	r4, r0, r6
 80005bc:	428c      	cmp	r4, r1
 80005be:	d90e      	bls.n	80005de <__udivmoddi4+0x27a>
 80005c0:	eb1e 0101 	adds.w	r1, lr, r1
 80005c4:	f100 38ff 	add.w	r8, r0, #4294967295
 80005c8:	bf2c      	ite	cs
 80005ca:	f04f 0901 	movcs.w	r9, #1
 80005ce:	f04f 0900 	movcc.w	r9, #0
 80005d2:	428c      	cmp	r4, r1
 80005d4:	d902      	bls.n	80005dc <__udivmoddi4+0x278>
 80005d6:	f1b9 0f00 	cmp.w	r9, #0
 80005da:	d02c      	beq.n	8000636 <__udivmoddi4+0x2d2>
 80005dc:	4640      	mov	r0, r8
 80005de:	1b09      	subs	r1, r1, r4
 80005e0:	b292      	uxth	r2, r2
 80005e2:	fbb1 f4f7 	udiv	r4, r1, r7
 80005e6:	fb07 1114 	mls	r1, r7, r4, r1
 80005ea:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ee:	fb04 f106 	mul.w	r1, r4, r6
 80005f2:	4291      	cmp	r1, r2
 80005f4:	d907      	bls.n	8000606 <__udivmoddi4+0x2a2>
 80005f6:	eb1e 0202 	adds.w	r2, lr, r2
 80005fa:	f104 38ff 	add.w	r8, r4, #4294967295
 80005fe:	d201      	bcs.n	8000604 <__udivmoddi4+0x2a0>
 8000600:	4291      	cmp	r1, r2
 8000602:	d815      	bhi.n	8000630 <__udivmoddi4+0x2cc>
 8000604:	4644      	mov	r4, r8
 8000606:	1a52      	subs	r2, r2, r1
 8000608:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 800060c:	e721      	b.n	8000452 <__udivmoddi4+0xee>
 800060e:	1a86      	subs	r6, r0, r2
 8000610:	eb64 0303 	sbc.w	r3, r4, r3
 8000614:	2001      	movs	r0, #1
 8000616:	e70e      	b.n	8000436 <__udivmoddi4+0xd2>
 8000618:	3c02      	subs	r4, #2
 800061a:	4472      	add	r2, lr
 800061c:	e735      	b.n	800048a <__udivmoddi4+0x126>
 800061e:	3902      	subs	r1, #2
 8000620:	4472      	add	r2, lr
 8000622:	e6d0      	b.n	80003c6 <__udivmoddi4+0x62>
 8000624:	44f4      	add	ip, lr
 8000626:	3802      	subs	r0, #2
 8000628:	e6e3      	b.n	80003f2 <__udivmoddi4+0x8e>
 800062a:	44f4      	add	ip, lr
 800062c:	3802      	subs	r0, #2
 800062e:	e742      	b.n	80004b6 <__udivmoddi4+0x152>
 8000630:	3c02      	subs	r4, #2
 8000632:	4472      	add	r2, lr
 8000634:	e7e7      	b.n	8000606 <__udivmoddi4+0x2a2>
 8000636:	3802      	subs	r0, #2
 8000638:	4471      	add	r1, lr
 800063a:	e7d0      	b.n	80005de <__udivmoddi4+0x27a>
 800063c:	3b02      	subs	r3, #2
 800063e:	443c      	add	r4, r7
 8000640:	e782      	b.n	8000548 <__udivmoddi4+0x1e4>
 8000642:	3802      	subs	r0, #2
 8000644:	443c      	add	r4, r7
 8000646:	e76a      	b.n	800051e <__udivmoddi4+0x1ba>

08000648 <__aeabi_idiv0>:
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop

0800064c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b086      	sub	sp, #24
 8000650:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000652:	f000 fca1 	bl	8000f98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000656:	f000 f84b 	bl	80006f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065a:	f000 f989 	bl	8000970 <MX_GPIO_Init>
  MX_ICACHE_Init();
 800065e:	f000 f8b1 	bl	80007c4 <MX_ICACHE_Init>
  MX_USART1_UART_Init();
 8000662:	f000 f8bb 	bl	80007dc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000666:	f000 f905 	bl	8000874 <MX_USART3_UART_Init>
  MX_USB_PCD_Init();
 800066a:	f000 f94f 	bl	800090c <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */

  //enable the cycnt counter
  DWT_CTRL |= (1<<0);
 800066e:	4b19      	ldr	r3, [pc, #100]	@ (80006d4 <main+0x88>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	4a18      	ldr	r2, [pc, #96]	@ (80006d4 <main+0x88>)
 8000674:	f043 0301 	orr.w	r3, r3, #1
 8000678:	6013      	str	r3, [r2, #0]
  SEGGER_SYSVIEW_Conf();
 800067a:	f006 fa45 	bl	8006b08 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 800067e:	f007 f8bb 	bl	80077f8 <SEGGER_SYSVIEW_Start>

  status = xTaskCreate(task1_handler, "task1", 200, "task1prnt", 2, &task1_handle);
 8000682:	f107 0308 	add.w	r3, r7, #8
 8000686:	9301      	str	r3, [sp, #4]
 8000688:	2302      	movs	r3, #2
 800068a:	9300      	str	r3, [sp, #0]
 800068c:	4b12      	ldr	r3, [pc, #72]	@ (80006d8 <main+0x8c>)
 800068e:	22c8      	movs	r2, #200	@ 0xc8
 8000690:	4912      	ldr	r1, [pc, #72]	@ (80006dc <main+0x90>)
 8000692:	4813      	ldr	r0, [pc, #76]	@ (80006e0 <main+0x94>)
 8000694:	f005 fa2c 	bl	8005af0 <xTaskCreate>
 8000698:	60f8      	str	r0, [r7, #12]

  configASSERT(status == pdPASS);
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b01      	cmp	r3, #1
 800069e:	d003      	beq.n	80006a8 <main+0x5c>
 80006a0:	f005 ffe2 	bl	8006668 <ulSetInterruptMask>
 80006a4:	bf00      	nop
 80006a6:	e7fd      	b.n	80006a4 <main+0x58>

  status = xTaskCreate(task2_handler, "task2", 200, "task2prnt", 2, &task2_handle);
 80006a8:	1d3b      	adds	r3, r7, #4
 80006aa:	9301      	str	r3, [sp, #4]
 80006ac:	2302      	movs	r3, #2
 80006ae:	9300      	str	r3, [sp, #0]
 80006b0:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <main+0x98>)
 80006b2:	22c8      	movs	r2, #200	@ 0xc8
 80006b4:	490c      	ldr	r1, [pc, #48]	@ (80006e8 <main+0x9c>)
 80006b6:	480d      	ldr	r0, [pc, #52]	@ (80006ec <main+0xa0>)
 80006b8:	f005 fa1a 	bl	8005af0 <xTaskCreate>
 80006bc:	60f8      	str	r0, [r7, #12]

  configASSERT(status == pdPASS);
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d003      	beq.n	80006cc <main+0x80>
 80006c4:	f005 ffd0 	bl	8006668 <ulSetInterruptMask>
 80006c8:	bf00      	nop
 80006ca:	e7fd      	b.n	80006c8 <main+0x7c>

  //start the freertos schedular
  vTaskStartScheduler();
 80006cc:	f005 fb5c 	bl	8005d88 <vTaskStartScheduler>
  // if the control comes here then the launch of the scheduler has failed due to insufficient library
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006d0:	bf00      	nop
 80006d2:	e7fd      	b.n	80006d0 <main+0x84>
 80006d4:	e0001000 	.word	0xe0001000
 80006d8:	0800827c 	.word	0x0800827c
 80006dc:	08008288 	.word	0x08008288
 80006e0:	08000ad5 	.word	0x08000ad5
 80006e4:	08008290 	.word	0x08008290
 80006e8:	0800829c 	.word	0x0800829c
 80006ec:	08000af1 	.word	0x08000af1

080006f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b09c      	sub	sp, #112	@ 0x70
 80006f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006f6:	f107 0320 	add.w	r3, r7, #32
 80006fa:	2250      	movs	r2, #80	@ 0x50
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f007 fd76 	bl	80081f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000704:	f107 0308 	add.w	r3, r7, #8
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
 8000710:	60da      	str	r2, [r3, #12]
 8000712:	611a      	str	r2, [r3, #16]
 8000714:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000716:	4b2a      	ldr	r3, [pc, #168]	@ (80007c0 <SystemClock_Config+0xd0>)
 8000718:	691b      	ldr	r3, [r3, #16]
 800071a:	4a29      	ldr	r2, [pc, #164]	@ (80007c0 <SystemClock_Config+0xd0>)
 800071c:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000720:	6113      	str	r3, [r2, #16]
 8000722:	4b27      	ldr	r3, [pc, #156]	@ (80007c0 <SystemClock_Config+0xd0>)
 8000724:	691b      	ldr	r3, [r3, #16]
 8000726:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800072a:	607b      	str	r3, [r7, #4]
 800072c:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800072e:	bf00      	nop
 8000730:	4b23      	ldr	r3, [pc, #140]	@ (80007c0 <SystemClock_Config+0xd0>)
 8000732:	695b      	ldr	r3, [r3, #20]
 8000734:	f003 0308 	and.w	r3, r3, #8
 8000738:	2b08      	cmp	r3, #8
 800073a:	d1f9      	bne.n	8000730 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800073c:	2321      	movs	r3, #33	@ 0x21
 800073e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000740:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000744:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000746:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800074a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800074c:	2302      	movs	r3, #2
 800074e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8000750:	2303      	movs	r3, #3
 8000752:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000754:	230c      	movs	r3, #12
 8000756:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 250;
 8000758:	23fa      	movs	r3, #250	@ 0xfa
 800075a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800075c:	2302      	movs	r3, #2
 800075e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000760:	2302      	movs	r3, #2
 8000762:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000764:	2302      	movs	r3, #2
 8000766:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_1;
 8000768:	2304      	movs	r3, #4
 800076a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800076c:	2300      	movs	r3, #0
 800076e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000770:	2300      	movs	r3, #0
 8000772:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000774:	f107 0320 	add.w	r3, r7, #32
 8000778:	4618      	mov	r0, r3
 800077a:	f000 fffb 	bl	8001774 <HAL_RCC_OscConfig>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000784:	f000 f9d4 	bl	8000b30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000788:	231f      	movs	r3, #31
 800078a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078c:	2303      	movs	r3, #3
 800078e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000790:	2300      	movs	r3, #0
 8000792:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000798:	2300      	movs	r3, #0
 800079a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800079c:	2300      	movs	r3, #0
 800079e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007a0:	f107 0308 	add.w	r3, r7, #8
 80007a4:	2105      	movs	r1, #5
 80007a6:	4618      	mov	r0, r3
 80007a8:	f001 fc1c 	bl	8001fe4 <HAL_RCC_ClockConfig>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80007b2:	f000 f9bd 	bl	8000b30 <Error_Handler>
  }
}
 80007b6:	bf00      	nop
 80007b8:	3770      	adds	r7, #112	@ 0x70
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	44020800 	.word	0x44020800

080007c4 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 80007c8:	f000 fed0 	bl	800156c <HAL_ICACHE_Enable>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 80007d2:	f000 f9ad 	bl	8000b30 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80007d6:	bf00      	nop
 80007d8:	bd80      	pop	{r7, pc}
	...

080007dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007e0:	4b22      	ldr	r3, [pc, #136]	@ (800086c <MX_USART1_UART_Init+0x90>)
 80007e2:	4a23      	ldr	r2, [pc, #140]	@ (8000870 <MX_USART1_UART_Init+0x94>)
 80007e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007e6:	4b21      	ldr	r3, [pc, #132]	@ (800086c <MX_USART1_UART_Init+0x90>)
 80007e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007ee:	4b1f      	ldr	r3, [pc, #124]	@ (800086c <MX_USART1_UART_Init+0x90>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007f4:	4b1d      	ldr	r3, [pc, #116]	@ (800086c <MX_USART1_UART_Init+0x90>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007fa:	4b1c      	ldr	r3, [pc, #112]	@ (800086c <MX_USART1_UART_Init+0x90>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000800:	4b1a      	ldr	r3, [pc, #104]	@ (800086c <MX_USART1_UART_Init+0x90>)
 8000802:	220c      	movs	r2, #12
 8000804:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000806:	4b19      	ldr	r3, [pc, #100]	@ (800086c <MX_USART1_UART_Init+0x90>)
 8000808:	2200      	movs	r2, #0
 800080a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800080c:	4b17      	ldr	r3, [pc, #92]	@ (800086c <MX_USART1_UART_Init+0x90>)
 800080e:	2200      	movs	r2, #0
 8000810:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000812:	4b16      	ldr	r3, [pc, #88]	@ (800086c <MX_USART1_UART_Init+0x90>)
 8000814:	2200      	movs	r2, #0
 8000816:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000818:	4b14      	ldr	r3, [pc, #80]	@ (800086c <MX_USART1_UART_Init+0x90>)
 800081a:	2200      	movs	r2, #0
 800081c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800081e:	4b13      	ldr	r3, [pc, #76]	@ (800086c <MX_USART1_UART_Init+0x90>)
 8000820:	2200      	movs	r2, #0
 8000822:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000824:	4811      	ldr	r0, [pc, #68]	@ (800086c <MX_USART1_UART_Init+0x90>)
 8000826:	f004 faff 	bl	8004e28 <HAL_UART_Init>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000830:	f000 f97e 	bl	8000b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000834:	2100      	movs	r1, #0
 8000836:	480d      	ldr	r0, [pc, #52]	@ (800086c <MX_USART1_UART_Init+0x90>)
 8000838:	f004 ffba 	bl	80057b0 <HAL_UARTEx_SetTxFifoThreshold>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000842:	f000 f975 	bl	8000b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000846:	2100      	movs	r1, #0
 8000848:	4808      	ldr	r0, [pc, #32]	@ (800086c <MX_USART1_UART_Init+0x90>)
 800084a:	f004 ffef 	bl	800582c <HAL_UARTEx_SetRxFifoThreshold>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000854:	f000 f96c 	bl	8000b30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000858:	4804      	ldr	r0, [pc, #16]	@ (800086c <MX_USART1_UART_Init+0x90>)
 800085a:	f004 ff70 	bl	800573e <HAL_UARTEx_DisableFifoMode>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000864:	f000 f964 	bl	8000b30 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}
 800086c:	20000030 	.word	0x20000030
 8000870:	40013800 	.word	0x40013800

08000874 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000878:	4b22      	ldr	r3, [pc, #136]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 800087a:	4a23      	ldr	r2, [pc, #140]	@ (8000908 <MX_USART3_UART_Init+0x94>)
 800087c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800087e:	4b21      	ldr	r3, [pc, #132]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 8000880:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000884:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000886:	4b1f      	ldr	r3, [pc, #124]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 8000888:	2200      	movs	r2, #0
 800088a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800088c:	4b1d      	ldr	r3, [pc, #116]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 800088e:	2200      	movs	r2, #0
 8000890:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000892:	4b1c      	ldr	r3, [pc, #112]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 8000894:	2200      	movs	r2, #0
 8000896:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000898:	4b1a      	ldr	r3, [pc, #104]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 800089a:	220c      	movs	r2, #12
 800089c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089e:	4b19      	ldr	r3, [pc, #100]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a4:	4b17      	ldr	r3, [pc, #92]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008aa:	4b16      	ldr	r3, [pc, #88]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008b0:	4b14      	ldr	r3, [pc, #80]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008b6:	4b13      	ldr	r3, [pc, #76]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80008bc:	4811      	ldr	r0, [pc, #68]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 80008be:	f004 fab3 	bl	8004e28 <HAL_UART_Init>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80008c8:	f000 f932 	bl	8000b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008cc:	2100      	movs	r1, #0
 80008ce:	480d      	ldr	r0, [pc, #52]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 80008d0:	f004 ff6e 	bl	80057b0 <HAL_UARTEx_SetTxFifoThreshold>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80008da:	f000 f929 	bl	8000b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008de:	2100      	movs	r1, #0
 80008e0:	4808      	ldr	r0, [pc, #32]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 80008e2:	f004 ffa3 	bl	800582c <HAL_UARTEx_SetRxFifoThreshold>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80008ec:	f000 f920 	bl	8000b30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80008f0:	4804      	ldr	r0, [pc, #16]	@ (8000904 <MX_USART3_UART_Init+0x90>)
 80008f2:	f004 ff24 	bl	800573e <HAL_UARTEx_DisableFifoMode>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80008fc:	f000 f918 	bl	8000b30 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000900:	bf00      	nop
 8000902:	bd80      	pop	{r7, pc}
 8000904:	200000c4 	.word	0x200000c4
 8000908:	40004800 	.word	0x40004800

0800090c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8000910:	4b15      	ldr	r3, [pc, #84]	@ (8000968 <MX_USB_PCD_Init+0x5c>)
 8000912:	4a16      	ldr	r2, [pc, #88]	@ (800096c <MX_USB_PCD_Init+0x60>)
 8000914:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8000916:	4b14      	ldr	r3, [pc, #80]	@ (8000968 <MX_USB_PCD_Init+0x5c>)
 8000918:	2208      	movs	r2, #8
 800091a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 800091c:	4b12      	ldr	r3, [pc, #72]	@ (8000968 <MX_USB_PCD_Init+0x5c>)
 800091e:	2202      	movs	r2, #2
 8000920:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000922:	4b11      	ldr	r3, [pc, #68]	@ (8000968 <MX_USB_PCD_Init+0x5c>)
 8000924:	2202      	movs	r2, #2
 8000926:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8000928:	4b0f      	ldr	r3, [pc, #60]	@ (8000968 <MX_USB_PCD_Init+0x5c>)
 800092a:	2200      	movs	r2, #0
 800092c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 800092e:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <MX_USB_PCD_Init+0x5c>)
 8000930:	2200      	movs	r2, #0
 8000932:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 8000934:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <MX_USB_PCD_Init+0x5c>)
 8000936:	2200      	movs	r2, #0
 8000938:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 800093a:	4b0b      	ldr	r3, [pc, #44]	@ (8000968 <MX_USB_PCD_Init+0x5c>)
 800093c:	2200      	movs	r2, #0
 800093e:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 8000940:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <MX_USB_PCD_Init+0x5c>)
 8000942:	2200      	movs	r2, #0
 8000944:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 8000946:	4b08      	ldr	r3, [pc, #32]	@ (8000968 <MX_USB_PCD_Init+0x5c>)
 8000948:	2200      	movs	r2, #0
 800094a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 800094c:	4b06      	ldr	r3, [pc, #24]	@ (8000968 <MX_USB_PCD_Init+0x5c>)
 800094e:	2200      	movs	r2, #0
 8000950:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8000952:	4805      	ldr	r0, [pc, #20]	@ (8000968 <MX_USB_PCD_Init+0x5c>)
 8000954:	f000 fe1a 	bl	800158c <HAL_PCD_Init>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_USB_PCD_Init+0x56>
  {
    Error_Handler();
 800095e:	f000 f8e7 	bl	8000b30 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000158 	.word	0x20000158
 800096c:	40016000 	.word	0x40016000

08000970 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b08a      	sub	sp, #40	@ 0x28
 8000974:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000976:	f107 0314 	add.w	r3, r7, #20
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]
 800097e:	605a      	str	r2, [r3, #4]
 8000980:	609a      	str	r2, [r3, #8]
 8000982:	60da      	str	r2, [r3, #12]
 8000984:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000986:	4b4e      	ldr	r3, [pc, #312]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 8000988:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800098c:	4a4c      	ldr	r2, [pc, #304]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 800098e:	f043 0304 	orr.w	r3, r3, #4
 8000992:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000996:	4b4a      	ldr	r3, [pc, #296]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 8000998:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800099c:	f003 0304 	and.w	r3, r3, #4
 80009a0:	613b      	str	r3, [r7, #16]
 80009a2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009a4:	4b46      	ldr	r3, [pc, #280]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 80009a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009aa:	4a45      	ldr	r2, [pc, #276]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 80009ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009b0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009b4:	4b42      	ldr	r3, [pc, #264]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 80009b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009be:	60fb      	str	r3, [r7, #12]
 80009c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c2:	4b3f      	ldr	r3, [pc, #252]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 80009c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009c8:	4a3d      	ldr	r2, [pc, #244]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 80009ca:	f043 0301 	orr.w	r3, r3, #1
 80009ce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009d2:	4b3b      	ldr	r3, [pc, #236]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 80009d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009d8:	f003 0301 	and.w	r3, r3, #1
 80009dc:	60bb      	str	r3, [r7, #8]
 80009de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e0:	4b37      	ldr	r3, [pc, #220]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 80009e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009e6:	4a36      	ldr	r2, [pc, #216]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 80009e8:	f043 0302 	orr.w	r3, r3, #2
 80009ec:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009f0:	4b33      	ldr	r3, [pc, #204]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 80009f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009f6:	f003 0302 	and.w	r3, r3, #2
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009fe:	4b30      	ldr	r3, [pc, #192]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 8000a00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a04:	4a2e      	ldr	r2, [pc, #184]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 8000a06:	f043 0308 	orr.w	r3, r3, #8
 8000a0a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000a0e:	4b2c      	ldr	r3, [pc, #176]	@ (8000ac0 <MX_GPIO_Init+0x150>)
 8000a10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a14:	f003 0308 	and.w	r3, r3, #8
 8000a18:	603b      	str	r3, [r7, #0]
 8000a1a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	2120      	movs	r1, #32
 8000a20:	4828      	ldr	r0, [pc, #160]	@ (8000ac4 <MX_GPIO_Init+0x154>)
 8000a22:	f000 fd8b 	bl	800153c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000a26:	2200      	movs	r2, #0
 8000a28:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a2c:	4826      	ldr	r0, [pc, #152]	@ (8000ac8 <MX_GPIO_Init+0x158>)
 8000a2e:	f000 fd85 	bl	800153c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_BLUE_USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = B1_BLUE_USER_BUTTON_Pin;
 8000a32:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a38:	4b24      	ldr	r3, [pc, #144]	@ (8000acc <MX_GPIO_Init+0x15c>)
 8000a3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_BLUE_USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000a40:	f107 0314 	add.w	r3, r7, #20
 8000a44:	4619      	mov	r1, r3
 8000a46:	4820      	ldr	r0, [pc, #128]	@ (8000ac8 <MX_GPIO_Init+0x158>)
 8000a48:	f000 fc26 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8000a4c:	2320      	movs	r3, #32
 8000a4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a50:	2301      	movs	r3, #1
 8000a52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a54:	2300      	movs	r3, #0
 8000a56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8000a5c:	f107 0314 	add.w	r3, r7, #20
 8000a60:	4619      	mov	r1, r3
 8000a62:	4818      	ldr	r0, [pc, #96]	@ (8000ac4 <MX_GPIO_Init+0x154>)
 8000a64:	f000 fc18 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000a68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000a76:	f107 0314 	add.w	r3, r7, #20
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4811      	ldr	r0, [pc, #68]	@ (8000ac4 <MX_GPIO_Init+0x154>)
 8000a7e:	f000 fc0b 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8000a82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a90:	2300      	movs	r3, #0
 8000a92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000a94:	f107 0314 	add.w	r3, r7, #20
 8000a98:	4619      	mov	r1, r3
 8000a9a:	480b      	ldr	r0, [pc, #44]	@ (8000ac8 <MX_GPIO_Init+0x158>)
 8000a9c:	f000 fbfc 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000aa0:	2304      	movs	r3, #4
 8000aa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aa4:	4b09      	ldr	r3, [pc, #36]	@ (8000acc <MX_GPIO_Init+0x15c>)
 8000aa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4807      	ldr	r0, [pc, #28]	@ (8000ad0 <MX_GPIO_Init+0x160>)
 8000ab4:	f000 fbf0 	bl	8001298 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ab8:	bf00      	nop
 8000aba:	3728      	adds	r7, #40	@ 0x28
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	44020c00 	.word	0x44020c00
 8000ac4:	42020000 	.word	0x42020000
 8000ac8:	42020800 	.word	0x42020800
 8000acc:	10110000 	.word	0x10110000
 8000ad0:	42020c00 	.word	0x42020c00

08000ad4 <task1_handler>:

/* USER CODE BEGIN 4 */
static void task1_handler(void *parameters){
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
	while(1){
		HAL_UART_Transmit(&huart1, parameters, 9, HAL_MAX_DELAY);
 8000adc:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae0:	2209      	movs	r2, #9
 8000ae2:	6879      	ldr	r1, [r7, #4]
 8000ae4:	4801      	ldr	r0, [pc, #4]	@ (8000aec <task1_handler+0x18>)
 8000ae6:	f004 f9ef 	bl	8004ec8 <HAL_UART_Transmit>
 8000aea:	e7f7      	b.n	8000adc <task1_handler+0x8>
 8000aec:	20000030 	.word	0x20000030

08000af0 <task2_handler>:
		//printf("%s\n",(char*)parameters);
		//taskYIELD();
	}
}
static void task2_handler(void *parameters){
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
	while(1){
		HAL_UART_Transmit(&huart1, parameters, 9, HAL_MAX_DELAY);
 8000af8:	f04f 33ff 	mov.w	r3, #4294967295
 8000afc:	2209      	movs	r2, #9
 8000afe:	6879      	ldr	r1, [r7, #4]
 8000b00:	4801      	ldr	r0, [pc, #4]	@ (8000b08 <task2_handler+0x18>)
 8000b02:	f004 f9e1 	bl	8004ec8 <HAL_UART_Transmit>
 8000b06:	e7f7      	b.n	8000af8 <task2_handler+0x8>
 8000b08:	20000030 	.word	0x20000030

08000b0c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a04      	ldr	r2, [pc, #16]	@ (8000b2c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d101      	bne.n	8000b22 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b1e:	f000 fa63 	bl	8000fe8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b22:	bf00      	nop
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40001400 	.word	0x40001400

08000b30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b34:	b672      	cpsid	i
}
 8000b36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b38:	bf00      	nop
 8000b3a:	e7fd      	b.n	8000b38 <Error_Handler+0x8>

08000b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
 //vInitPrioGroupValue();
  /* USER CODE END MspInit 1 */
}
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
	...

08000b4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b0ae      	sub	sp, #184	@ 0xb8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b54:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b64:	f107 0318 	add.w	r3, r7, #24
 8000b68:	2288      	movs	r2, #136	@ 0x88
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f007 fb3f 	bl	80081f0 <memset>
  if(huart->Instance==USART1)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a4c      	ldr	r2, [pc, #304]	@ (8000ca8 <HAL_UART_MspInit+0x15c>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d146      	bne.n	8000c0a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b7c:	f04f 0201 	mov.w	r2, #1
 8000b80:	f04f 0300 	mov.w	r3, #0
 8000b84:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b8c:	f107 0318 	add.w	r3, r7, #24
 8000b90:	4618      	mov	r0, r3
 8000b92:	f001 fda1 	bl	80026d8 <HAL_RCCEx_PeriphCLKConfig>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8000b9c:	f7ff ffc8 	bl	8000b30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ba0:	4b42      	ldr	r3, [pc, #264]	@ (8000cac <HAL_UART_MspInit+0x160>)
 8000ba2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000ba6:	4a41      	ldr	r2, [pc, #260]	@ (8000cac <HAL_UART_MspInit+0x160>)
 8000ba8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bac:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000bb0:	4b3e      	ldr	r3, [pc, #248]	@ (8000cac <HAL_UART_MspInit+0x160>)
 8000bb2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000bb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bba:	617b      	str	r3, [r7, #20]
 8000bbc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bbe:	4b3b      	ldr	r3, [pc, #236]	@ (8000cac <HAL_UART_MspInit+0x160>)
 8000bc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bc4:	4a39      	ldr	r2, [pc, #228]	@ (8000cac <HAL_UART_MspInit+0x160>)
 8000bc6:	f043 0302 	orr.w	r3, r3, #2
 8000bca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000bce:	4b37      	ldr	r3, [pc, #220]	@ (8000cac <HAL_UART_MspInit+0x160>)
 8000bd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bd4:	f003 0302 	and.w	r3, r3, #2
 8000bd8:	613b      	str	r3, [r7, #16]
 8000bda:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ARD_D1_TX_Pin|ARD_D0_RX_Pin;
 8000bdc:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000be0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be4:	2302      	movs	r3, #2
 8000be6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bea:	2300      	movs	r3, #0
 8000bec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000bf6:	2304      	movs	r3, #4
 8000bf8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bfc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000c00:	4619      	mov	r1, r3
 8000c02:	482b      	ldr	r0, [pc, #172]	@ (8000cb0 <HAL_UART_MspInit+0x164>)
 8000c04:	f000 fb48 	bl	8001298 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000c08:	e049      	b.n	8000c9e <HAL_UART_MspInit+0x152>
  else if(huart->Instance==USART3)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a29      	ldr	r2, [pc, #164]	@ (8000cb4 <HAL_UART_MspInit+0x168>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d144      	bne.n	8000c9e <HAL_UART_MspInit+0x152>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000c14:	f04f 0204 	mov.w	r2, #4
 8000c18:	f04f 0300 	mov.w	r3, #0
 8000c1c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000c20:	2300      	movs	r3, #0
 8000c22:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c24:	f107 0318 	add.w	r3, r7, #24
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f001 fd55 	bl	80026d8 <HAL_RCCEx_PeriphCLKConfig>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d001      	beq.n	8000c38 <HAL_UART_MspInit+0xec>
      Error_Handler();
 8000c34:	f7ff ff7c 	bl	8000b30 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000c38:	4b1c      	ldr	r3, [pc, #112]	@ (8000cac <HAL_UART_MspInit+0x160>)
 8000c3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000c3e:	4a1b      	ldr	r2, [pc, #108]	@ (8000cac <HAL_UART_MspInit+0x160>)
 8000c40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c44:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000c48:	4b18      	ldr	r3, [pc, #96]	@ (8000cac <HAL_UART_MspInit+0x160>)
 8000c4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000c4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c52:	60fb      	str	r3, [r7, #12]
 8000c54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c56:	4b15      	ldr	r3, [pc, #84]	@ (8000cac <HAL_UART_MspInit+0x160>)
 8000c58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c5c:	4a13      	ldr	r2, [pc, #76]	@ (8000cac <HAL_UART_MspInit+0x160>)
 8000c5e:	f043 0301 	orr.w	r3, r3, #1
 8000c62:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c66:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <HAL_UART_MspInit+0x160>)
 8000c68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c6c:	f003 0301 	and.w	r3, r3, #1
 8000c70:	60bb      	str	r3, [r7, #8]
 8000c72:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8000c74:	2318      	movs	r3, #24
 8000c76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c80:	2300      	movs	r3, #0
 8000c82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c86:	2300      	movs	r3, #0
 8000c88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF13_USART3;
 8000c8c:	230d      	movs	r3, #13
 8000c8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c92:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000c96:	4619      	mov	r1, r3
 8000c98:	4807      	ldr	r0, [pc, #28]	@ (8000cb8 <HAL_UART_MspInit+0x16c>)
 8000c9a:	f000 fafd 	bl	8001298 <HAL_GPIO_Init>
}
 8000c9e:	bf00      	nop
 8000ca0:	37b8      	adds	r7, #184	@ 0xb8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40013800 	.word	0x40013800
 8000cac:	44020c00 	.word	0x44020c00
 8000cb0:	42020400 	.word	0x42020400
 8000cb4:	40004800 	.word	0x40004800
 8000cb8:	42020000 	.word	0x42020000

08000cbc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b0a6      	sub	sp, #152	@ 0x98
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cc4:	f107 0310 	add.w	r3, r7, #16
 8000cc8:	2288      	movs	r2, #136	@ 0x88
 8000cca:	2100      	movs	r1, #0
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f007 fa8f 	bl	80081f0 <memset>
  if(hpcd->Instance==USB_DRD_FS)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a14      	ldr	r2, [pc, #80]	@ (8000d28 <HAL_PCD_MspInit+0x6c>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d121      	bne.n	8000d20 <HAL_PCD_MspInit+0x64>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000cdc:	f04f 0200 	mov.w	r2, #0
 8000ce0:	f04f 0310 	mov.w	r3, #16
 8000ce4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000ce8:	2330      	movs	r3, #48	@ 0x30
 8000cea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cee:	f107 0310 	add.w	r3, r7, #16
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f001 fcf0 	bl	80026d8 <HAL_RCCEx_PeriphCLKConfig>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <HAL_PCD_MspInit+0x46>
    {
      Error_Handler();
 8000cfe:	f7ff ff17 	bl	8000b30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000d02:	4b0a      	ldr	r3, [pc, #40]	@ (8000d2c <HAL_PCD_MspInit+0x70>)
 8000d04:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000d08:	4a08      	ldr	r2, [pc, #32]	@ (8000d2c <HAL_PCD_MspInit+0x70>)
 8000d0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000d0e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000d12:	4b06      	ldr	r3, [pc, #24]	@ (8000d2c <HAL_PCD_MspInit+0x70>)
 8000d14:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000d18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }

}
 8000d20:	bf00      	nop
 8000d22:	3798      	adds	r7, #152	@ 0x98
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40016000 	.word	0x40016000
 8000d2c:	44020c00 	.word	0x44020c00

08000d30 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08e      	sub	sp, #56	@ 0x38
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000d38:	4b33      	ldr	r3, [pc, #204]	@ (8000e08 <HAL_InitTick+0xd8>)
 8000d3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000d3e:	4a32      	ldr	r2, [pc, #200]	@ (8000e08 <HAL_InitTick+0xd8>)
 8000d40:	f043 0320 	orr.w	r3, r3, #32
 8000d44:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000d48:	4b2f      	ldr	r3, [pc, #188]	@ (8000e08 <HAL_InitTick+0xd8>)
 8000d4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000d4e:	f003 0320 	and.w	r3, r3, #32
 8000d52:	60bb      	str	r3, [r7, #8]
 8000d54:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d56:	f107 020c 	add.w	r2, r7, #12
 8000d5a:	f107 0310 	add.w	r3, r7, #16
 8000d5e:	4611      	mov	r1, r2
 8000d60:	4618      	mov	r0, r3
 8000d62:	f001 fc81 	bl	8002668 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d66:	69fb      	ldr	r3, [r7, #28]
 8000d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d103      	bne.n	8000d78 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d70:	f001 fc38 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
 8000d74:	6378      	str	r0, [r7, #52]	@ 0x34
 8000d76:	e004      	b.n	8000d82 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d78:	f001 fc34 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	005b      	lsls	r3, r3, #1
 8000d80:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 100KHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 100000U) - 1U);
 8000d82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d84:	095b      	lsrs	r3, r3, #5
 8000d86:	4a21      	ldr	r2, [pc, #132]	@ (8000e0c <HAL_InitTick+0xdc>)
 8000d88:	fba2 2303 	umull	r2, r3, r2, r3
 8000d8c:	09db      	lsrs	r3, r3, #7
 8000d8e:	3b01      	subs	r3, #1
 8000d90:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000d92:	4b1f      	ldr	r3, [pc, #124]	@ (8000e10 <HAL_InitTick+0xe0>)
 8000d94:	4a1f      	ldr	r2, [pc, #124]	@ (8000e14 <HAL_InitTick+0xe4>)
 8000d96:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/100000 - 1) to have a 100KHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (100000U / 1000U) - 1U;
 8000d98:	4b1d      	ldr	r3, [pc, #116]	@ (8000e10 <HAL_InitTick+0xe0>)
 8000d9a:	2263      	movs	r2, #99	@ 0x63
 8000d9c:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000d9e:	4a1c      	ldr	r2, [pc, #112]	@ (8000e10 <HAL_InitTick+0xe0>)
 8000da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000da2:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000da4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e10 <HAL_InitTick+0xe0>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000daa:	4b19      	ldr	r3, [pc, #100]	@ (8000e10 <HAL_InitTick+0xe0>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim7);
 8000db0:	4817      	ldr	r0, [pc, #92]	@ (8000e10 <HAL_InitTick+0xe0>)
 8000db2:	f003 fd5f 	bl	8004874 <HAL_TIM_Base_Init>
 8000db6:	4603      	mov	r3, r0
 8000db8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000dbc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d118      	bne.n	8000df6 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8000dc4:	4812      	ldr	r0, [pc, #72]	@ (8000e10 <HAL_InitTick+0xe0>)
 8000dc6:	f003 fdb7 	bl	8004938 <HAL_TIM_Base_Start_IT>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000dd0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d10e      	bne.n	8000df6 <HAL_InitTick+0xc6>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2b0f      	cmp	r3, #15
 8000ddc:	d808      	bhi.n	8000df0 <HAL_InitTick+0xc0>
      {
        /* Enable the TIM7 global Interrupt */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8000dde:	2200      	movs	r2, #0
 8000de0:	6879      	ldr	r1, [r7, #4]
 8000de2:	2032      	movs	r0, #50	@ 0x32
 8000de4:	f000 f9d8 	bl	8001198 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000de8:	4a0b      	ldr	r2, [pc, #44]	@ (8000e18 <HAL_InitTick+0xe8>)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6013      	str	r3, [r2, #0]
 8000dee:	e002      	b.n	8000df6 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000df0:	2301      	movs	r3, #1
 8000df2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
}

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000df6:	2032      	movs	r0, #50	@ 0x32
 8000df8:	f000 f9e8 	bl	80011cc <HAL_NVIC_EnableIRQ>

  /* Return function status */
  return status;
 8000dfc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3738      	adds	r7, #56	@ 0x38
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	44020c00 	.word	0x44020c00
 8000e0c:	0a7c5ac5 	.word	0x0a7c5ac5
 8000e10:	20000438 	.word	0x20000438
 8000e14:	40001400 	.word	0x40001400
 8000e18:	20000004 	.word	0x20000004

08000e1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e20:	bf00      	nop
 8000e22:	e7fd      	b.n	8000e20 <NMI_Handler+0x4>

08000e24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <HardFault_Handler+0x4>

08000e2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <MemManage_Handler+0x4>

08000e34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <BusFault_Handler+0x4>

08000e3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
	...

08000e4c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000e50:	4802      	ldr	r0, [pc, #8]	@ (8000e5c <TIM7_IRQHandler+0x10>)
 8000e52:	f003 fdc5 	bl	80049e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	20000438 	.word	0x20000438

08000e60 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e66:	4b30      	ldr	r3, [pc, #192]	@ (8000f28 <SystemInit+0xc8>)
 8000e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e6c:	4a2e      	ldr	r2, [pc, #184]	@ (8000f28 <SystemInit+0xc8>)
 8000e6e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e72:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000e76:	4b2d      	ldr	r3, [pc, #180]	@ (8000f2c <SystemInit+0xcc>)
 8000e78:	2201      	movs	r2, #1
 8000e7a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000e7c:	4b2b      	ldr	r3, [pc, #172]	@ (8000f2c <SystemInit+0xcc>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000e82:	4b2a      	ldr	r3, [pc, #168]	@ (8000f2c <SystemInit+0xcc>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000e88:	4b28      	ldr	r3, [pc, #160]	@ (8000f2c <SystemInit+0xcc>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4927      	ldr	r1, [pc, #156]	@ (8000f2c <SystemInit+0xcc>)
 8000e8e:	4b28      	ldr	r3, [pc, #160]	@ (8000f30 <SystemInit+0xd0>)
 8000e90:	4013      	ands	r3, r2
 8000e92:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000e94:	4b25      	ldr	r3, [pc, #148]	@ (8000f2c <SystemInit+0xcc>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000e9a:	4b24      	ldr	r3, [pc, #144]	@ (8000f2c <SystemInit+0xcc>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000ea0:	4b22      	ldr	r3, [pc, #136]	@ (8000f2c <SystemInit+0xcc>)
 8000ea2:	4a24      	ldr	r2, [pc, #144]	@ (8000f34 <SystemInit+0xd4>)
 8000ea4:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000ea6:	4b21      	ldr	r3, [pc, #132]	@ (8000f2c <SystemInit+0xcc>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000eac:	4b1f      	ldr	r3, [pc, #124]	@ (8000f2c <SystemInit+0xcc>)
 8000eae:	4a21      	ldr	r2, [pc, #132]	@ (8000f34 <SystemInit+0xd4>)
 8000eb0:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000eb2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f2c <SystemInit+0xcc>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000eb8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f2c <SystemInit+0xcc>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a1b      	ldr	r2, [pc, #108]	@ (8000f2c <SystemInit+0xcc>)
 8000ebe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ec2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000ec4:	4b19      	ldr	r3, [pc, #100]	@ (8000f2c <SystemInit+0xcc>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000eca:	4b17      	ldr	r3, [pc, #92]	@ (8000f28 <SystemInit+0xc8>)
 8000ecc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000ed0:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000ed2:	4b19      	ldr	r3, [pc, #100]	@ (8000f38 <SystemInit+0xd8>)
 8000ed4:	699b      	ldr	r3, [r3, #24]
 8000ed6:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000eda:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000ee2:	d003      	beq.n	8000eec <SystemInit+0x8c>
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000eea:	d117      	bne.n	8000f1c <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000eec:	4b12      	ldr	r3, [pc, #72]	@ (8000f38 <SystemInit+0xd8>)
 8000eee:	69db      	ldr	r3, [r3, #28]
 8000ef0:	f003 0301 	and.w	r3, r3, #1
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d005      	beq.n	8000f04 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8000f38 <SystemInit+0xd8>)
 8000efa:	4a10      	ldr	r2, [pc, #64]	@ (8000f3c <SystemInit+0xdc>)
 8000efc:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000efe:	4b0e      	ldr	r3, [pc, #56]	@ (8000f38 <SystemInit+0xd8>)
 8000f00:	4a0f      	ldr	r2, [pc, #60]	@ (8000f40 <SystemInit+0xe0>)
 8000f02:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000f04:	4b0c      	ldr	r3, [pc, #48]	@ (8000f38 <SystemInit+0xd8>)
 8000f06:	69db      	ldr	r3, [r3, #28]
 8000f08:	4a0b      	ldr	r2, [pc, #44]	@ (8000f38 <SystemInit+0xd8>)
 8000f0a:	f043 0302 	orr.w	r3, r3, #2
 8000f0e:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000f10:	4b09      	ldr	r3, [pc, #36]	@ (8000f38 <SystemInit+0xd8>)
 8000f12:	69db      	ldr	r3, [r3, #28]
 8000f14:	4a08      	ldr	r2, [pc, #32]	@ (8000f38 <SystemInit+0xd8>)
 8000f16:	f043 0301 	orr.w	r3, r3, #1
 8000f1a:	61d3      	str	r3, [r2, #28]
  }
}
 8000f1c:	bf00      	nop
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	e000ed00 	.word	0xe000ed00
 8000f2c:	44020c00 	.word	0x44020c00
 8000f30:	fae2eae3 	.word	0xfae2eae3
 8000f34:	01010280 	.word	0x01010280
 8000f38:	40022000 	.word	0x40022000
 8000f3c:	08192a3b 	.word	0x08192a3b
 8000f40:	4c5d6e7f 	.word	0x4c5d6e7f

08000f44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000f44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f7c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000f48:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000f4a:	e003      	b.n	8000f54 <LoopCopyDataInit>

08000f4c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f80 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000f4e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000f50:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000f52:	3104      	adds	r1, #4

08000f54 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000f54:	480b      	ldr	r0, [pc, #44]	@ (8000f84 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000f56:	4b0c      	ldr	r3, [pc, #48]	@ (8000f88 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000f58:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000f5a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000f5c:	d3f6      	bcc.n	8000f4c <CopyDataInit>
	ldr	r2, =_sbss
 8000f5e:	4a0b      	ldr	r2, [pc, #44]	@ (8000f8c <LoopForever+0x12>)
	b	LoopFillZerobss
 8000f60:	e002      	b.n	8000f68 <LoopFillZerobss>

08000f62 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000f62:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000f64:	f842 3b04 	str.w	r3, [r2], #4

08000f68 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000f68:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <LoopForever+0x16>)
	cmp	r2, r3
 8000f6a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000f6c:	d3f9      	bcc.n	8000f62 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f6e:	f7ff ff77 	bl	8000e60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f72:	f007 f945 	bl	8008200 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f76:	f7ff fb69 	bl	800064c <main>

08000f7a <LoopForever>:

LoopForever:
    b LoopForever
 8000f7a:	e7fe      	b.n	8000f7a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000f7c:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8000f80:	080083e4 	.word	0x080083e4
	ldr	r0, =_sdata
 8000f84:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000f88:	20000014 	.word	0x20000014
	ldr	r2, =_sbss
 8000f8c:	20000014 	.word	0x20000014
	ldr	r3, = _ebss
 8000f90:	2000444c 	.word	0x2000444c

08000f94 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f94:	e7fe      	b.n	8000f94 <ADC1_IRQHandler>
	...

08000f98 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f9c:	2003      	movs	r0, #3
 8000f9e:	f000 f8f0 	bl	8001182 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000fa2:	f001 f9d7 	bl	8002354 <HAL_RCC_GetSysClockFreq>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000fdc <HAL_Init+0x44>)
 8000faa:	6a1b      	ldr	r3, [r3, #32]
 8000fac:	f003 030f 	and.w	r3, r3, #15
 8000fb0:	490b      	ldr	r1, [pc, #44]	@ (8000fe0 <HAL_Init+0x48>)
 8000fb2:	5ccb      	ldrb	r3, [r1, r3]
 8000fb4:	fa22 f303 	lsr.w	r3, r2, r3
 8000fb8:	4a0a      	ldr	r2, [pc, #40]	@ (8000fe4 <HAL_Init+0x4c>)
 8000fba:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000fbc:	2004      	movs	r0, #4
 8000fbe:	f000 f913 	bl	80011e8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fc2:	200f      	movs	r0, #15
 8000fc4:	f7ff feb4 	bl	8000d30 <HAL_InitTick>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e002      	b.n	8000fd8 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000fd2:	f7ff fdb3 	bl	8000b3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fd6:	2300      	movs	r3, #0
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	44020c00 	.word	0x44020c00
 8000fe0:	0800836c 	.word	0x0800836c
 8000fe4:	20000000 	.word	0x20000000

08000fe8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fec:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <HAL_IncTick+0x20>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4b06      	ldr	r3, [pc, #24]	@ (800100c <HAL_IncTick+0x24>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	4a04      	ldr	r2, [pc, #16]	@ (800100c <HAL_IncTick+0x24>)
 8000ffa:	6013      	str	r3, [r2, #0]
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	20000008 	.word	0x20000008
 800100c:	20000484 	.word	0x20000484

08001010 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  return uwTick;
 8001014:	4b03      	ldr	r3, [pc, #12]	@ (8001024 <HAL_GetTick+0x14>)
 8001016:	681b      	ldr	r3, [r3, #0]
}
 8001018:	4618      	mov	r0, r3
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	20000484 	.word	0x20000484

08001028 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001038:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <__NVIC_SetPriorityGrouping+0x44>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800103e:	68ba      	ldr	r2, [r7, #8]
 8001040:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001044:	4013      	ands	r3, r2
 8001046:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001050:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001054:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001058:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800105a:	4a04      	ldr	r2, [pc, #16]	@ (800106c <__NVIC_SetPriorityGrouping+0x44>)
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	60d3      	str	r3, [r2, #12]
}
 8001060:	bf00      	nop
 8001062:	3714      	adds	r7, #20
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr
 800106c:	e000ed00 	.word	0xe000ed00

08001070 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001074:	4b04      	ldr	r3, [pc, #16]	@ (8001088 <__NVIC_GetPriorityGrouping+0x18>)
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	0a1b      	lsrs	r3, r3, #8
 800107a:	f003 0307 	and.w	r3, r3, #7
}
 800107e:	4618      	mov	r0, r3
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	e000ed00 	.word	0xe000ed00

0800108c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001096:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800109a:	2b00      	cmp	r3, #0
 800109c:	db0b      	blt.n	80010b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800109e:	88fb      	ldrh	r3, [r7, #6]
 80010a0:	f003 021f 	and.w	r2, r3, #31
 80010a4:	4907      	ldr	r1, [pc, #28]	@ (80010c4 <__NVIC_EnableIRQ+0x38>)
 80010a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010aa:	095b      	lsrs	r3, r3, #5
 80010ac:	2001      	movs	r0, #1
 80010ae:	fa00 f202 	lsl.w	r2, r0, r2
 80010b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	e000e100 	.word	0xe000e100

080010c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	6039      	str	r1, [r7, #0]
 80010d2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	db0a      	blt.n	80010f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	b2da      	uxtb	r2, r3
 80010e0:	490c      	ldr	r1, [pc, #48]	@ (8001114 <__NVIC_SetPriority+0x4c>)
 80010e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010e6:	0112      	lsls	r2, r2, #4
 80010e8:	b2d2      	uxtb	r2, r2
 80010ea:	440b      	add	r3, r1
 80010ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010f0:	e00a      	b.n	8001108 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	b2da      	uxtb	r2, r3
 80010f6:	4908      	ldr	r1, [pc, #32]	@ (8001118 <__NVIC_SetPriority+0x50>)
 80010f8:	88fb      	ldrh	r3, [r7, #6]
 80010fa:	f003 030f 	and.w	r3, r3, #15
 80010fe:	3b04      	subs	r3, #4
 8001100:	0112      	lsls	r2, r2, #4
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	440b      	add	r3, r1
 8001106:	761a      	strb	r2, [r3, #24]
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr
 8001114:	e000e100 	.word	0xe000e100
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800111c:	b480      	push	{r7}
 800111e:	b089      	sub	sp, #36	@ 0x24
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	f1c3 0307 	rsb	r3, r3, #7
 8001136:	2b04      	cmp	r3, #4
 8001138:	bf28      	it	cs
 800113a:	2304      	movcs	r3, #4
 800113c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	3304      	adds	r3, #4
 8001142:	2b06      	cmp	r3, #6
 8001144:	d902      	bls.n	800114c <NVIC_EncodePriority+0x30>
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	3b03      	subs	r3, #3
 800114a:	e000      	b.n	800114e <NVIC_EncodePriority+0x32>
 800114c:	2300      	movs	r3, #0
 800114e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001150:	f04f 32ff 	mov.w	r2, #4294967295
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43da      	mvns	r2, r3
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	401a      	ands	r2, r3
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001164:	f04f 31ff 	mov.w	r1, #4294967295
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	fa01 f303 	lsl.w	r3, r1, r3
 800116e:	43d9      	mvns	r1, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001174:	4313      	orrs	r3, r2
         );
}
 8001176:	4618      	mov	r0, r3
 8001178:	3724      	adds	r7, #36	@ 0x24
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr

08001182 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f7ff ff4c 	bl	8001028 <__NVIC_SetPriorityGrouping>
}
 8001190:	bf00      	nop
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
 80011a4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011a6:	f7ff ff63 	bl	8001070 <__NVIC_GetPriorityGrouping>
 80011aa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	68b9      	ldr	r1, [r7, #8]
 80011b0:	6978      	ldr	r0, [r7, #20]
 80011b2:	f7ff ffb3 	bl	800111c <NVIC_EncodePriority>
 80011b6:	4602      	mov	r2, r0
 80011b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011bc:	4611      	mov	r1, r2
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff ff82 	bl	80010c8 <__NVIC_SetPriority>
}
 80011c4:	bf00      	nop
 80011c6:	3718      	adds	r7, #24
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff ff56 	bl	800108c <__NVIC_EnableIRQ>
}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b04      	cmp	r3, #4
 80011f4:	d844      	bhi.n	8001280 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80011f6:	a201      	add	r2, pc, #4	@ (adr r2, 80011fc <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80011f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011fc:	0800121f 	.word	0x0800121f
 8001200:	0800123d 	.word	0x0800123d
 8001204:	0800125f 	.word	0x0800125f
 8001208:	08001281 	.word	0x08001281
 800120c:	08001211 	.word	0x08001211
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001210:	4b1f      	ldr	r3, [pc, #124]	@ (8001290 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a1e      	ldr	r2, [pc, #120]	@ (8001290 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001216:	f043 0304 	orr.w	r3, r3, #4
 800121a:	6013      	str	r3, [r2, #0]
      break;
 800121c:	e031      	b.n	8001282 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800121e:	4b1c      	ldr	r3, [pc, #112]	@ (8001290 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a1b      	ldr	r2, [pc, #108]	@ (8001290 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001224:	f023 0304 	bic.w	r3, r3, #4
 8001228:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 800122a:	4b1a      	ldr	r3, [pc, #104]	@ (8001294 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800122c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001230:	4a18      	ldr	r2, [pc, #96]	@ (8001294 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001232:	f023 030c 	bic.w	r3, r3, #12
 8001236:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800123a:	e022      	b.n	8001282 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800123c:	4b14      	ldr	r3, [pc, #80]	@ (8001290 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a13      	ldr	r2, [pc, #76]	@ (8001290 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001242:	f023 0304 	bic.w	r3, r3, #4
 8001246:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001248:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800124a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800124e:	f023 030c 	bic.w	r3, r3, #12
 8001252:	4a10      	ldr	r2, [pc, #64]	@ (8001294 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001254:	f043 0304 	orr.w	r3, r3, #4
 8001258:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800125c:	e011      	b.n	8001282 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800125e:	4b0c      	ldr	r3, [pc, #48]	@ (8001290 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a0b      	ldr	r2, [pc, #44]	@ (8001290 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001264:	f023 0304 	bic.w	r3, r3, #4
 8001268:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800126a:	4b0a      	ldr	r3, [pc, #40]	@ (8001294 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800126c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001270:	f023 030c 	bic.w	r3, r3, #12
 8001274:	4a07      	ldr	r2, [pc, #28]	@ (8001294 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001276:	f043 0308 	orr.w	r3, r3, #8
 800127a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800127e:	e000      	b.n	8001282 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001280:	bf00      	nop
  }
}
 8001282:	bf00      	nop
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	e000e010 	.word	0xe000e010
 8001294:	44020c00 	.word	0x44020c00

08001298 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001298:	b480      	push	{r7}
 800129a:	b087      	sub	sp, #28
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80012a2:	2300      	movs	r3, #0
 80012a4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80012a6:	e136      	b.n	8001516 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	2101      	movs	r1, #1
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	fa01 f303 	lsl.w	r3, r1, r3
 80012b4:	4013      	ands	r3, r2
 80012b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	f000 8128 	beq.w	8001510 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d003      	beq.n	80012d0 <HAL_GPIO_Init+0x38>
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	2b12      	cmp	r3, #18
 80012ce:	d125      	bne.n	800131c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	08da      	lsrs	r2, r3, #3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	3208      	adds	r2, #8
 80012d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012dc:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	f003 0307 	and.w	r3, r3, #7
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	220f      	movs	r2, #15
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	43db      	mvns	r3, r3
 80012ee:	697a      	ldr	r2, [r7, #20]
 80012f0:	4013      	ands	r3, r2
 80012f2:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	691b      	ldr	r3, [r3, #16]
 80012f8:	f003 020f 	and.w	r2, r3, #15
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	f003 0307 	and.w	r3, r3, #7
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	697a      	ldr	r2, [r7, #20]
 800130a:	4313      	orrs	r3, r2
 800130c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	08da      	lsrs	r2, r3, #3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	3208      	adds	r2, #8
 8001316:	6979      	ldr	r1, [r7, #20]
 8001318:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	2203      	movs	r2, #3
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	43db      	mvns	r3, r3
 800132e:	697a      	ldr	r2, [r7, #20]
 8001330:	4013      	ands	r3, r2
 8001332:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f003 0203 	and.w	r2, r3, #3
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	697a      	ldr	r2, [r7, #20]
 8001346:	4313      	orrs	r3, r2
 8001348:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	697a      	ldr	r2, [r7, #20]
 800134e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	2b01      	cmp	r3, #1
 8001356:	d00b      	beq.n	8001370 <HAL_GPIO_Init+0xd8>
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	2b02      	cmp	r3, #2
 800135e:	d007      	beq.n	8001370 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001364:	2b11      	cmp	r3, #17
 8001366:	d003      	beq.n	8001370 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	2b12      	cmp	r3, #18
 800136e:	d130      	bne.n	80013d2 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	2203      	movs	r2, #3
 800137c:	fa02 f303 	lsl.w	r3, r2, r3
 8001380:	43db      	mvns	r3, r3
 8001382:	697a      	ldr	r2, [r7, #20]
 8001384:	4013      	ands	r3, r2
 8001386:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	68da      	ldr	r2, [r3, #12]
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	697a      	ldr	r2, [r7, #20]
 8001396:	4313      	orrs	r3, r2
 8001398:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	697a      	ldr	r2, [r7, #20]
 800139e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013a6:	2201      	movs	r2, #1
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	fa02 f303 	lsl.w	r3, r2, r3
 80013ae:	43db      	mvns	r3, r3
 80013b0:	697a      	ldr	r2, [r7, #20]
 80013b2:	4013      	ands	r3, r2
 80013b4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	091b      	lsrs	r3, r3, #4
 80013bc:	f003 0201 	and.w	r2, r3, #1
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	fa02 f303 	lsl.w	r3, r2, r3
 80013c6:	697a      	ldr	r2, [r7, #20]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	697a      	ldr	r2, [r7, #20]
 80013d0:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	2b03      	cmp	r3, #3
 80013d8:	d017      	beq.n	800140a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	68db      	ldr	r3, [r3, #12]
 80013de:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	2203      	movs	r2, #3
 80013e6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ea:	43db      	mvns	r3, r3
 80013ec:	697a      	ldr	r2, [r7, #20]
 80013ee:	4013      	ands	r3, r2
 80013f0:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	689a      	ldr	r2, [r3, #8]
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	697a      	ldr	r2, [r7, #20]
 8001400:	4313      	orrs	r3, r2
 8001402:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	697a      	ldr	r2, [r7, #20]
 8001408:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d07c      	beq.n	8001510 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001416:	4a47      	ldr	r2, [pc, #284]	@ (8001534 <HAL_GPIO_Init+0x29c>)
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	089b      	lsrs	r3, r3, #2
 800141c:	3318      	adds	r3, #24
 800141e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001422:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	f003 0303 	and.w	r3, r3, #3
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	220f      	movs	r2, #15
 800142e:	fa02 f303 	lsl.w	r3, r2, r3
 8001432:	43db      	mvns	r3, r3
 8001434:	697a      	ldr	r2, [r7, #20]
 8001436:	4013      	ands	r3, r2
 8001438:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	0a9a      	lsrs	r2, r3, #10
 800143e:	4b3e      	ldr	r3, [pc, #248]	@ (8001538 <HAL_GPIO_Init+0x2a0>)
 8001440:	4013      	ands	r3, r2
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	f002 0203 	and.w	r2, r2, #3
 8001448:	00d2      	lsls	r2, r2, #3
 800144a:	4093      	lsls	r3, r2
 800144c:	697a      	ldr	r2, [r7, #20]
 800144e:	4313      	orrs	r3, r2
 8001450:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001452:	4938      	ldr	r1, [pc, #224]	@ (8001534 <HAL_GPIO_Init+0x29c>)
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	089b      	lsrs	r3, r3, #2
 8001458:	3318      	adds	r3, #24
 800145a:	697a      	ldr	r2, [r7, #20]
 800145c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001460:	4b34      	ldr	r3, [pc, #208]	@ (8001534 <HAL_GPIO_Init+0x29c>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	43db      	mvns	r3, r3
 800146a:	697a      	ldr	r2, [r7, #20]
 800146c:	4013      	ands	r3, r2
 800146e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d003      	beq.n	8001484 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 800147c:	697a      	ldr	r2, [r7, #20]
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	4313      	orrs	r3, r2
 8001482:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001484:	4a2b      	ldr	r2, [pc, #172]	@ (8001534 <HAL_GPIO_Init+0x29c>)
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800148a:	4b2a      	ldr	r3, [pc, #168]	@ (8001534 <HAL_GPIO_Init+0x29c>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	43db      	mvns	r3, r3
 8001494:	697a      	ldr	r2, [r7, #20]
 8001496:	4013      	ands	r3, r2
 8001498:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d003      	beq.n	80014ae <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 80014a6:	697a      	ldr	r2, [r7, #20]
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	4313      	orrs	r3, r2
 80014ac:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80014ae:	4a21      	ldr	r2, [pc, #132]	@ (8001534 <HAL_GPIO_Init+0x29c>)
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80014b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001534 <HAL_GPIO_Init+0x29c>)
 80014b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80014ba:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	43db      	mvns	r3, r3
 80014c0:	697a      	ldr	r2, [r7, #20]
 80014c2:	4013      	ands	r3, r2
 80014c4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d003      	beq.n	80014da <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 80014d2:	697a      	ldr	r2, [r7, #20]
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80014da:	4a16      	ldr	r2, [pc, #88]	@ (8001534 <HAL_GPIO_Init+0x29c>)
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80014e2:	4b14      	ldr	r3, [pc, #80]	@ (8001534 <HAL_GPIO_Init+0x29c>)
 80014e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014e8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	43db      	mvns	r3, r3
 80014ee:	697a      	ldr	r2, [r7, #20]
 80014f0:	4013      	ands	r3, r2
 80014f2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d003      	beq.n	8001508 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8001500:	697a      	ldr	r2, [r7, #20]
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	4313      	orrs	r3, r2
 8001506:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001508:	4a0a      	ldr	r2, [pc, #40]	@ (8001534 <HAL_GPIO_Init+0x29c>)
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	3301      	adds	r3, #1
 8001514:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	fa22 f303 	lsr.w	r3, r2, r3
 8001520:	2b00      	cmp	r3, #0
 8001522:	f47f aec1 	bne.w	80012a8 <HAL_GPIO_Init+0x10>
  }
}
 8001526:	bf00      	nop
 8001528:	bf00      	nop
 800152a:	371c      	adds	r7, #28
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	44022000 	.word	0x44022000
 8001538:	002f7f7f 	.word	0x002f7f7f

0800153c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	460b      	mov	r3, r1
 8001546:	807b      	strh	r3, [r7, #2]
 8001548:	4613      	mov	r3, r2
 800154a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800154c:	787b      	ldrb	r3, [r7, #1]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d003      	beq.n	800155a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001552:	887a      	ldrh	r2, [r7, #2]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001558:	e002      	b.n	8001560 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800155a:	887a      	ldrh	r2, [r7, #2]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001560:	bf00      	nop
 8001562:	370c      	adds	r7, #12
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr

0800156c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8001570:	4b05      	ldr	r3, [pc, #20]	@ (8001588 <HAL_ICACHE_Enable+0x1c>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a04      	ldr	r2, [pc, #16]	@ (8001588 <HAL_ICACHE_Enable+0x1c>)
 8001576:	f043 0301 	orr.w	r3, r3, #1
 800157a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr
 8001588:	40030400 	.word	0x40030400

0800158c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af02      	add	r7, sp, #8
 8001592:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d101      	bne.n	800159e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e0c3      	b.n	8001726 <HAL_PCD_Init+0x19a>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f893 3295 	ldrb.w	r3, [r3, #661]	@ 0x295
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d106      	bne.n	80015b8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2200      	movs	r2, #0
 80015ae:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f7ff fb82 	bl	8000cbc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2203      	movs	r2, #3
 80015bc:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f004 f9bd 	bl	8005944 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015ca:	2300      	movs	r3, #0
 80015cc:	73fb      	strb	r3, [r7, #15]
 80015ce:	e03f      	b.n	8001650 <HAL_PCD_Init+0xc4>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80015d0:	7bfa      	ldrb	r2, [r7, #15]
 80015d2:	6879      	ldr	r1, [r7, #4]
 80015d4:	4613      	mov	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	4413      	add	r3, r2
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	440b      	add	r3, r1
 80015de:	3315      	adds	r3, #21
 80015e0:	2201      	movs	r2, #1
 80015e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80015e4:	7bfa      	ldrb	r2, [r7, #15]
 80015e6:	6879      	ldr	r1, [r7, #4]
 80015e8:	4613      	mov	r3, r2
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	4413      	add	r3, r2
 80015ee:	00db      	lsls	r3, r3, #3
 80015f0:	440b      	add	r3, r1
 80015f2:	3314      	adds	r3, #20
 80015f4:	7bfa      	ldrb	r2, [r7, #15]
 80015f6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80015f8:	7bfa      	ldrb	r2, [r7, #15]
 80015fa:	6879      	ldr	r1, [r7, #4]
 80015fc:	4613      	mov	r3, r2
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	4413      	add	r3, r2
 8001602:	00db      	lsls	r3, r3, #3
 8001604:	440b      	add	r3, r1
 8001606:	3317      	adds	r3, #23
 8001608:	2200      	movs	r2, #0
 800160a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800160c:	7bfa      	ldrb	r2, [r7, #15]
 800160e:	6879      	ldr	r1, [r7, #4]
 8001610:	4613      	mov	r3, r2
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	4413      	add	r3, r2
 8001616:	00db      	lsls	r3, r3, #3
 8001618:	440b      	add	r3, r1
 800161a:	3324      	adds	r3, #36	@ 0x24
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001620:	7bfa      	ldrb	r2, [r7, #15]
 8001622:	6879      	ldr	r1, [r7, #4]
 8001624:	4613      	mov	r3, r2
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	4413      	add	r3, r2
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	440b      	add	r3, r1
 800162e:	3328      	adds	r3, #40	@ 0x28
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001634:	7bfb      	ldrb	r3, [r7, #15]
 8001636:	6879      	ldr	r1, [r7, #4]
 8001638:	1c5a      	adds	r2, r3, #1
 800163a:	4613      	mov	r3, r2
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	4413      	add	r3, r2
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	440b      	add	r3, r1
 8001644:	3304      	adds	r3, #4
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800164a:	7bfb      	ldrb	r3, [r7, #15]
 800164c:	3301      	adds	r3, #1
 800164e:	73fb      	strb	r3, [r7, #15]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	791b      	ldrb	r3, [r3, #4]
 8001654:	7bfa      	ldrb	r2, [r7, #15]
 8001656:	429a      	cmp	r2, r3
 8001658:	d3ba      	bcc.n	80015d0 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800165a:	2300      	movs	r3, #0
 800165c:	73fb      	strb	r3, [r7, #15]
 800165e:	e044      	b.n	80016ea <HAL_PCD_Init+0x15e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001660:	7bfa      	ldrb	r2, [r7, #15]
 8001662:	6879      	ldr	r1, [r7, #4]
 8001664:	4613      	mov	r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	4413      	add	r3, r2
 800166a:	00db      	lsls	r3, r3, #3
 800166c:	440b      	add	r3, r1
 800166e:	f203 1355 	addw	r3, r3, #341	@ 0x155
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001676:	7bfa      	ldrb	r2, [r7, #15]
 8001678:	6879      	ldr	r1, [r7, #4]
 800167a:	4613      	mov	r3, r2
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	4413      	add	r3, r2
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	440b      	add	r3, r1
 8001684:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8001688:	7bfa      	ldrb	r2, [r7, #15]
 800168a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800168c:	7bfa      	ldrb	r2, [r7, #15]
 800168e:	6879      	ldr	r1, [r7, #4]
 8001690:	4613      	mov	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	440b      	add	r3, r1
 800169a:	f203 1357 	addw	r3, r3, #343	@ 0x157
 800169e:	2200      	movs	r2, #0
 80016a0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80016a2:	7bfa      	ldrb	r2, [r7, #15]
 80016a4:	6879      	ldr	r1, [r7, #4]
 80016a6:	4613      	mov	r3, r2
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	4413      	add	r3, r2
 80016ac:	00db      	lsls	r3, r3, #3
 80016ae:	440b      	add	r3, r1
 80016b0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80016b8:	7bfa      	ldrb	r2, [r7, #15]
 80016ba:	6879      	ldr	r1, [r7, #4]
 80016bc:	4613      	mov	r3, r2
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	4413      	add	r3, r2
 80016c2:	00db      	lsls	r3, r3, #3
 80016c4:	440b      	add	r3, r1
 80016c6:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80016ce:	7bfa      	ldrb	r2, [r7, #15]
 80016d0:	6879      	ldr	r1, [r7, #4]
 80016d2:	4613      	mov	r3, r2
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	4413      	add	r3, r2
 80016d8:	00db      	lsls	r3, r3, #3
 80016da:	440b      	add	r3, r1
 80016dc:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016e4:	7bfb      	ldrb	r3, [r7, #15]
 80016e6:	3301      	adds	r3, #1
 80016e8:	73fb      	strb	r3, [r7, #15]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	791b      	ldrb	r3, [r3, #4]
 80016ee:	7bfa      	ldrb	r2, [r7, #15]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d3b5      	bcc.n	8001660 <HAL_PCD_Init+0xd4>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6818      	ldr	r0, [r3, #0]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	7c1a      	ldrb	r2, [r3, #16]
 80016fc:	f88d 2000 	strb.w	r2, [sp]
 8001700:	3304      	adds	r3, #4
 8001702:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001704:	f004 f956 	bl	80059b4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2201      	movs	r2, #1
 8001712:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	7b1b      	ldrb	r3, [r3, #12]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d102      	bne.n	8001724 <HAL_PCD_Init+0x198>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f000 f805 	bl	800172e <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800172e:	b480      	push	{r7}
 8001730:	b085      	sub	sp, #20
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2201      	movs	r2, #1
 8001740:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
  hpcd->LPM_State = LPM_L0;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2200      	movs	r2, #0
 8001748:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001750:	f043 0201 	orr.w	r2, r3, #1
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800175c:	f043 0202 	orr.w	r2, r3, #2
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8001764:	2300      	movs	r3, #0
}
 8001766:	4618      	mov	r0, r3
 8001768:	3714      	adds	r7, #20
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
	...

08001774 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b088      	sub	sp, #32
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d102      	bne.n	8001788 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	f000 bc28 	b.w	8001fd8 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001788:	4b94      	ldr	r3, [pc, #592]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800178a:	69db      	ldr	r3, [r3, #28]
 800178c:	f003 0318 	and.w	r3, r3, #24
 8001790:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001792:	4b92      	ldr	r3, [pc, #584]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001796:	f003 0303 	and.w	r3, r3, #3
 800179a:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 0310 	and.w	r3, r3, #16
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d05b      	beq.n	8001860 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	2b08      	cmp	r3, #8
 80017ac:	d005      	beq.n	80017ba <HAL_RCC_OscConfig+0x46>
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	2b18      	cmp	r3, #24
 80017b2:	d114      	bne.n	80017de <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d111      	bne.n	80017de <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	69db      	ldr	r3, [r3, #28]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d102      	bne.n	80017c8 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	f000 bc08 	b.w	8001fd8 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80017c8:	4b84      	ldr	r3, [pc, #528]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6a1b      	ldr	r3, [r3, #32]
 80017d4:	041b      	lsls	r3, r3, #16
 80017d6:	4981      	ldr	r1, [pc, #516]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80017d8:	4313      	orrs	r3, r2
 80017da:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80017dc:	e040      	b.n	8001860 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	69db      	ldr	r3, [r3, #28]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d023      	beq.n	800182e <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80017e6:	4b7d      	ldr	r3, [pc, #500]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a7c      	ldr	r2, [pc, #496]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80017ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017f2:	f7ff fc0d 	bl	8001010 <HAL_GetTick>
 80017f6:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80017f8:	e008      	b.n	800180c <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80017fa:	f7ff fc09 	bl	8001010 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b02      	cmp	r3, #2
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e3e5      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800180c:	4b73      	ldr	r3, [pc, #460]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0f0      	beq.n	80017fa <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001818:	4b70      	ldr	r3, [pc, #448]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a1b      	ldr	r3, [r3, #32]
 8001824:	041b      	lsls	r3, r3, #16
 8001826:	496d      	ldr	r1, [pc, #436]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001828:	4313      	orrs	r3, r2
 800182a:	618b      	str	r3, [r1, #24]
 800182c:	e018      	b.n	8001860 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800182e:	4b6b      	ldr	r3, [pc, #428]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a6a      	ldr	r2, [pc, #424]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001834:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001838:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800183a:	f7ff fbe9 	bl	8001010 <HAL_GetTick>
 800183e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001840:	e008      	b.n	8001854 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001842:	f7ff fbe5 	bl	8001010 <HAL_GetTick>
 8001846:	4602      	mov	r2, r0
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	2b02      	cmp	r3, #2
 800184e:	d901      	bls.n	8001854 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	e3c1      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001854:	4b61      	ldr	r3, [pc, #388]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800185c:	2b00      	cmp	r3, #0
 800185e:	d1f0      	bne.n	8001842 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 0301 	and.w	r3, r3, #1
 8001868:	2b00      	cmp	r3, #0
 800186a:	f000 80a0 	beq.w	80019ae <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	2b10      	cmp	r3, #16
 8001872:	d005      	beq.n	8001880 <HAL_RCC_OscConfig+0x10c>
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	2b18      	cmp	r3, #24
 8001878:	d109      	bne.n	800188e <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	2b03      	cmp	r3, #3
 800187e:	d106      	bne.n	800188e <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	2b00      	cmp	r3, #0
 8001886:	f040 8092 	bne.w	80019ae <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e3a4      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001896:	d106      	bne.n	80018a6 <HAL_RCC_OscConfig+0x132>
 8001898:	4b50      	ldr	r3, [pc, #320]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a4f      	ldr	r2, [pc, #316]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800189e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	e058      	b.n	8001958 <HAL_RCC_OscConfig+0x1e4>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d112      	bne.n	80018d4 <HAL_RCC_OscConfig+0x160>
 80018ae:	4b4b      	ldr	r3, [pc, #300]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a4a      	ldr	r2, [pc, #296]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018b8:	6013      	str	r3, [r2, #0]
 80018ba:	4b48      	ldr	r3, [pc, #288]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a47      	ldr	r2, [pc, #284]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018c0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80018c4:	6013      	str	r3, [r2, #0]
 80018c6:	4b45      	ldr	r3, [pc, #276]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a44      	ldr	r2, [pc, #272]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018d0:	6013      	str	r3, [r2, #0]
 80018d2:	e041      	b.n	8001958 <HAL_RCC_OscConfig+0x1e4>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018dc:	d112      	bne.n	8001904 <HAL_RCC_OscConfig+0x190>
 80018de:	4b3f      	ldr	r3, [pc, #252]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a3e      	ldr	r2, [pc, #248]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018e8:	6013      	str	r3, [r2, #0]
 80018ea:	4b3c      	ldr	r3, [pc, #240]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a3b      	ldr	r2, [pc, #236]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80018f4:	6013      	str	r3, [r2, #0]
 80018f6:	4b39      	ldr	r3, [pc, #228]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a38      	ldr	r2, [pc, #224]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001900:	6013      	str	r3, [r2, #0]
 8001902:	e029      	b.n	8001958 <HAL_RCC_OscConfig+0x1e4>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800190c:	d112      	bne.n	8001934 <HAL_RCC_OscConfig+0x1c0>
 800190e:	4b33      	ldr	r3, [pc, #204]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a32      	ldr	r2, [pc, #200]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001914:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001918:	6013      	str	r3, [r2, #0]
 800191a:	4b30      	ldr	r3, [pc, #192]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a2f      	ldr	r2, [pc, #188]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001920:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001924:	6013      	str	r3, [r2, #0]
 8001926:	4b2d      	ldr	r3, [pc, #180]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a2c      	ldr	r2, [pc, #176]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800192c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001930:	6013      	str	r3, [r2, #0]
 8001932:	e011      	b.n	8001958 <HAL_RCC_OscConfig+0x1e4>
 8001934:	4b29      	ldr	r3, [pc, #164]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a28      	ldr	r2, [pc, #160]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800193a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800193e:	6013      	str	r3, [r2, #0]
 8001940:	4b26      	ldr	r3, [pc, #152]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a25      	ldr	r2, [pc, #148]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001946:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800194a:	6013      	str	r3, [r2, #0]
 800194c:	4b23      	ldr	r3, [pc, #140]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a22      	ldr	r2, [pc, #136]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001952:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001956:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d013      	beq.n	8001988 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001960:	f7ff fb56 	bl	8001010 <HAL_GetTick>
 8001964:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001966:	e008      	b.n	800197a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001968:	f7ff fb52 	bl	8001010 <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	2b64      	cmp	r3, #100	@ 0x64
 8001974:	d901      	bls.n	800197a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e32e      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800197a:	4b18      	ldr	r3, [pc, #96]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d0f0      	beq.n	8001968 <HAL_RCC_OscConfig+0x1f4>
 8001986:	e012      	b.n	80019ae <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001988:	f7ff fb42 	bl	8001010 <HAL_GetTick>
 800198c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001990:	f7ff fb3e 	bl	8001010 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b64      	cmp	r3, #100	@ 0x64
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e31a      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80019a2:	4b0e      	ldr	r3, [pc, #56]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d1f0      	bne.n	8001990 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0302 	and.w	r3, r3, #2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	f000 809a 	beq.w	8001af0 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d005      	beq.n	80019ce <HAL_RCC_OscConfig+0x25a>
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	2b18      	cmp	r3, #24
 80019c6:	d149      	bne.n	8001a5c <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d146      	bne.n	8001a5c <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d104      	bne.n	80019e0 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e2fe      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
 80019da:	bf00      	nop
 80019dc:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d11c      	bne.n	8001a20 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80019e6:	4b9a      	ldr	r3, [pc, #616]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0218 	and.w	r2, r3, #24
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d014      	beq.n	8001a20 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80019f6:	4b96      	ldr	r3, [pc, #600]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f023 0218 	bic.w	r2, r3, #24
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	691b      	ldr	r3, [r3, #16]
 8001a02:	4993      	ldr	r1, [pc, #588]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a04:	4313      	orrs	r3, r2
 8001a06:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8001a08:	f000 fdd0 	bl	80025ac <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001a0c:	4b91      	ldr	r3, [pc, #580]	@ (8001c54 <HAL_RCC_OscConfig+0x4e0>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff f98d 	bl	8000d30 <HAL_InitTick>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e2db      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a20:	f7ff faf6 	bl	8001010 <HAL_GetTick>
 8001a24:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a26:	e008      	b.n	8001a3a <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001a28:	f7ff faf2 	bl	8001010 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d901      	bls.n	8001a3a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e2ce      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a3a:	4b85      	ldr	r3, [pc, #532]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0302 	and.w	r3, r3, #2
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d0f0      	beq.n	8001a28 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001a46:	4b82      	ldr	r3, [pc, #520]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	695b      	ldr	r3, [r3, #20]
 8001a52:	041b      	lsls	r3, r3, #16
 8001a54:	497e      	ldr	r1, [pc, #504]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001a5a:	e049      	b.n	8001af0 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d02c      	beq.n	8001abe <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001a64:	4b7a      	ldr	r3, [pc, #488]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f023 0218 	bic.w	r2, r3, #24
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	691b      	ldr	r3, [r3, #16]
 8001a70:	4977      	ldr	r1, [pc, #476]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a72:	4313      	orrs	r3, r2
 8001a74:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001a76:	4b76      	ldr	r3, [pc, #472]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a75      	ldr	r2, [pc, #468]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a82:	f7ff fac5 	bl	8001010 <HAL_GetTick>
 8001a86:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a88:	e008      	b.n	8001a9c <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001a8a:	f7ff fac1 	bl	8001010 <HAL_GetTick>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d901      	bls.n	8001a9c <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	e29d      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a9c:	4b6c      	ldr	r3, [pc, #432]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0302 	and.w	r3, r3, #2
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d0f0      	beq.n	8001a8a <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001aa8:	4b69      	ldr	r3, [pc, #420]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001aaa:	691b      	ldr	r3, [r3, #16]
 8001aac:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	695b      	ldr	r3, [r3, #20]
 8001ab4:	041b      	lsls	r3, r3, #16
 8001ab6:	4966      	ldr	r1, [pc, #408]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	610b      	str	r3, [r1, #16]
 8001abc:	e018      	b.n	8001af0 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001abe:	4b64      	ldr	r3, [pc, #400]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a63      	ldr	r2, [pc, #396]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001ac4:	f023 0301 	bic.w	r3, r3, #1
 8001ac8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aca:	f7ff faa1 	bl	8001010 <HAL_GetTick>
 8001ace:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ad0:	e008      	b.n	8001ae4 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001ad2:	f7ff fa9d 	bl	8001010 <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e279      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ae4:	4b5a      	ldr	r3, [pc, #360]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0302 	and.w	r3, r3, #2
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d1f0      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0308 	and.w	r3, r3, #8
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d03c      	beq.n	8001b76 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d01c      	beq.n	8001b3e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b04:	4b52      	ldr	r3, [pc, #328]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001b06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b0a:	4a51      	ldr	r2, [pc, #324]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001b0c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001b10:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b14:	f7ff fa7c 	bl	8001010 <HAL_GetTick>
 8001b18:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001b1a:	e008      	b.n	8001b2e <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001b1c:	f7ff fa78 	bl	8001010 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e254      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001b2e:	4b48      	ldr	r3, [pc, #288]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001b30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d0ef      	beq.n	8001b1c <HAL_RCC_OscConfig+0x3a8>
 8001b3c:	e01b      	b.n	8001b76 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b3e:	4b44      	ldr	r3, [pc, #272]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001b40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b44:	4a42      	ldr	r2, [pc, #264]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001b46:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001b4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b4e:	f7ff fa5f 	bl	8001010 <HAL_GetTick>
 8001b52:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001b54:	e008      	b.n	8001b68 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001b56:	f7ff fa5b 	bl	8001010 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d901      	bls.n	8001b68 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e237      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001b68:	4b39      	ldr	r3, [pc, #228]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001b6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b6e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d1ef      	bne.n	8001b56 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0304 	and.w	r3, r3, #4
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	f000 80d2 	beq.w	8001d28 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001b84:	4b34      	ldr	r3, [pc, #208]	@ (8001c58 <HAL_RCC_OscConfig+0x4e4>)
 8001b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b88:	f003 0301 	and.w	r3, r3, #1
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d118      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001b90:	4b31      	ldr	r3, [pc, #196]	@ (8001c58 <HAL_RCC_OscConfig+0x4e4>)
 8001b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b94:	4a30      	ldr	r2, [pc, #192]	@ (8001c58 <HAL_RCC_OscConfig+0x4e4>)
 8001b96:	f043 0301 	orr.w	r3, r3, #1
 8001b9a:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b9c:	f7ff fa38 	bl	8001010 <HAL_GetTick>
 8001ba0:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ba4:	f7ff fa34 	bl	8001010 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e210      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001bb6:	4b28      	ldr	r3, [pc, #160]	@ (8001c58 <HAL_RCC_OscConfig+0x4e4>)
 8001bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d0f0      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d108      	bne.n	8001bdc <HAL_RCC_OscConfig+0x468>
 8001bca:	4b21      	ldr	r3, [pc, #132]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001bcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bd0:	4a1f      	ldr	r2, [pc, #124]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001bd2:	f043 0301 	orr.w	r3, r3, #1
 8001bd6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001bda:	e074      	b.n	8001cc6 <HAL_RCC_OscConfig+0x552>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d118      	bne.n	8001c16 <HAL_RCC_OscConfig+0x4a2>
 8001be4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001be6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bea:	4a19      	ldr	r2, [pc, #100]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001bec:	f023 0301 	bic.w	r3, r3, #1
 8001bf0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001bf4:	4b16      	ldr	r3, [pc, #88]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001bf6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bfa:	4a15      	ldr	r2, [pc, #84]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001bfc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c00:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c04:	4b12      	ldr	r3, [pc, #72]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c0a:	4a11      	ldr	r2, [pc, #68]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c0c:	f023 0304 	bic.w	r3, r3, #4
 8001c10:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c14:	e057      	b.n	8001cc6 <HAL_RCC_OscConfig+0x552>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	2b05      	cmp	r3, #5
 8001c1c:	d11e      	bne.n	8001c5c <HAL_RCC_OscConfig+0x4e8>
 8001c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c24:	4a0a      	ldr	r2, [pc, #40]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c26:	f043 0304 	orr.w	r3, r3, #4
 8001c2a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c2e:	4b08      	ldr	r3, [pc, #32]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c34:	4a06      	ldr	r2, [pc, #24]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c3e:	4b04      	ldr	r3, [pc, #16]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c44:	4a02      	ldr	r2, [pc, #8]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c46:	f043 0301 	orr.w	r3, r3, #1
 8001c4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c4e:	e03a      	b.n	8001cc6 <HAL_RCC_OscConfig+0x552>
 8001c50:	44020c00 	.word	0x44020c00
 8001c54:	20000004 	.word	0x20000004
 8001c58:	44020800 	.word	0x44020800
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	2b85      	cmp	r3, #133	@ 0x85
 8001c62:	d118      	bne.n	8001c96 <HAL_RCC_OscConfig+0x522>
 8001c64:	4ba2      	ldr	r3, [pc, #648]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c6a:	4aa1      	ldr	r2, [pc, #644]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c6c:	f043 0304 	orr.w	r3, r3, #4
 8001c70:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c74:	4b9e      	ldr	r3, [pc, #632]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c7a:	4a9d      	ldr	r2, [pc, #628]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c80:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c84:	4b9a      	ldr	r3, [pc, #616]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c8a:	4a99      	ldr	r2, [pc, #612]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c94:	e017      	b.n	8001cc6 <HAL_RCC_OscConfig+0x552>
 8001c96:	4b96      	ldr	r3, [pc, #600]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c9c:	4a94      	ldr	r2, [pc, #592]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c9e:	f023 0301 	bic.w	r3, r3, #1
 8001ca2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ca6:	4b92      	ldr	r3, [pc, #584]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001ca8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cac:	4a90      	ldr	r2, [pc, #576]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001cae:	f023 0304 	bic.w	r3, r3, #4
 8001cb2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001cb6:	4b8e      	ldr	r3, [pc, #568]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001cb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cbc:	4a8c      	ldr	r2, [pc, #560]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001cbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001cc2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d016      	beq.n	8001cfc <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cce:	f7ff f99f 	bl	8001010 <HAL_GetTick>
 8001cd2:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cd4:	e00a      	b.n	8001cec <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cd6:	f7ff f99b 	bl	8001010 <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d901      	bls.n	8001cec <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e175      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cec:	4b80      	ldr	r3, [pc, #512]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001cee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d0ed      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x562>
 8001cfa:	e015      	b.n	8001d28 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cfc:	f7ff f988 	bl	8001010 <HAL_GetTick>
 8001d00:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d02:	e00a      	b.n	8001d1a <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d04:	f7ff f984 	bl	8001010 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e15e      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d1a:	4b75      	ldr	r3, [pc, #468]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001d1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d20:	f003 0302 	and.w	r3, r3, #2
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d1ed      	bne.n	8001d04 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0320 	and.w	r3, r3, #32
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d036      	beq.n	8001da2 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d019      	beq.n	8001d70 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d3c:	4b6c      	ldr	r3, [pc, #432]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a6b      	ldr	r2, [pc, #428]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001d42:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d46:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d48:	f7ff f962 	bl	8001010 <HAL_GetTick>
 8001d4c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001d4e:	e008      	b.n	8001d62 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001d50:	f7ff f95e 	bl	8001010 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e13a      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001d62:	4b63      	ldr	r3, [pc, #396]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d0f0      	beq.n	8001d50 <HAL_RCC_OscConfig+0x5dc>
 8001d6e:	e018      	b.n	8001da2 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d70:	4b5f      	ldr	r3, [pc, #380]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a5e      	ldr	r2, [pc, #376]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001d76:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d7a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d7c:	f7ff f948 	bl	8001010 <HAL_GetTick>
 8001d80:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001d82:	e008      	b.n	8001d96 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001d84:	f7ff f944 	bl	8001010 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e120      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001d96:	4b56      	ldr	r3, [pc, #344]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d1f0      	bne.n	8001d84 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	f000 8115 	beq.w	8001fd6 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	2b18      	cmp	r3, #24
 8001db0:	f000 80af 	beq.w	8001f12 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	f040 8086 	bne.w	8001eca <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001dbe:	4b4c      	ldr	r3, [pc, #304]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a4b      	ldr	r2, [pc, #300]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001dc4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001dc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dca:	f7ff f921 	bl	8001010 <HAL_GetTick>
 8001dce:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001dd0:	e008      	b.n	8001de4 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001dd2:	f7ff f91d 	bl	8001010 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d901      	bls.n	8001de4 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8001de0:	2303      	movs	r3, #3
 8001de2:	e0f9      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001de4:	4b42      	ldr	r3, [pc, #264]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d1f0      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8001df0:	4b3f      	ldr	r3, [pc, #252]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001df8:	f023 0303 	bic.w	r3, r3, #3
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001e04:	0212      	lsls	r2, r2, #8
 8001e06:	430a      	orrs	r2, r1
 8001e08:	4939      	ldr	r1, [pc, #228]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	628b      	str	r3, [r1, #40]	@ 0x28
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e12:	3b01      	subs	r3, #1
 8001e14:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e1c:	3b01      	subs	r3, #1
 8001e1e:	025b      	lsls	r3, r3, #9
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	431a      	orrs	r2, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e28:	3b01      	subs	r3, #1
 8001e2a:	041b      	lsls	r3, r3, #16
 8001e2c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001e30:	431a      	orrs	r2, r3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e36:	3b01      	subs	r3, #1
 8001e38:	061b      	lsls	r3, r3, #24
 8001e3a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001e3e:	492c      	ldr	r1, [pc, #176]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e40:	4313      	orrs	r3, r2
 8001e42:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001e44:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e48:	4a29      	ldr	r2, [pc, #164]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e4a:	f023 0310 	bic.w	r3, r3, #16
 8001e4e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e54:	4a26      	ldr	r2, [pc, #152]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001e5a:	4b25      	ldr	r3, [pc, #148]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e5e:	4a24      	ldr	r2, [pc, #144]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e60:	f043 0310 	orr.w	r3, r3, #16
 8001e64:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8001e66:	4b22      	ldr	r3, [pc, #136]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e6a:	f023 020c 	bic.w	r2, r3, #12
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e72:	491f      	ldr	r1, [pc, #124]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e74:	4313      	orrs	r3, r2
 8001e76:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8001e78:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7c:	f023 0220 	bic.w	r2, r3, #32
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e84:	491a      	ldr	r1, [pc, #104]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001e8a:	4b19      	ldr	r3, [pc, #100]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e8e:	4a18      	ldr	r2, [pc, #96]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e94:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8001e96:	4b16      	ldr	r3, [pc, #88]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a15      	ldr	r2, [pc, #84]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e9c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ea0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ea2:	f7ff f8b5 	bl	8001010 <HAL_GetTick>
 8001ea6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001ea8:	e008      	b.n	8001ebc <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001eaa:	f7ff f8b1 	bl	8001010 <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d901      	bls.n	8001ebc <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e08d      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d0f0      	beq.n	8001eaa <HAL_RCC_OscConfig+0x736>
 8001ec8:	e085      	b.n	8001fd6 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001eca:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a08      	ldr	r2, [pc, #32]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001ed0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ed4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed6:	f7ff f89b 	bl	8001010 <HAL_GetTick>
 8001eda:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001edc:	e00a      	b.n	8001ef4 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001ede:	f7ff f897 	bl	8001010 <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d903      	bls.n	8001ef4 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e073      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
 8001ef0:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001ef4:	4b3a      	ldr	r3, [pc, #232]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d1ee      	bne.n	8001ede <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001f00:	4b37      	ldr	r3, [pc, #220]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f04:	4a36      	ldr	r2, [pc, #216]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001f06:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001f0a:	f023 0303 	bic.w	r3, r3, #3
 8001f0e:	6293      	str	r3, [r2, #40]	@ 0x28
 8001f10:	e061      	b.n	8001fd6 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001f12:	4b33      	ldr	r3, [pc, #204]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f16:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001f18:	4b31      	ldr	r3, [pc, #196]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001f1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f1c:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d031      	beq.n	8001f8a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	f003 0203 	and.w	r2, r3, #3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d12a      	bne.n	8001f8a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	0a1b      	lsrs	r3, r3, #8
 8001f38:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d122      	bne.n	8001f8a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f4e:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d11a      	bne.n	8001f8a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	0a5b      	lsrs	r3, r3, #9
 8001f58:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f60:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d111      	bne.n	8001f8a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	0c1b      	lsrs	r3, r3, #16
 8001f6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f72:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d108      	bne.n	8001f8a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	0e1b      	lsrs	r3, r3, #24
 8001f7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f84:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d001      	beq.n	8001f8e <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e024      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001f8e:	4b14      	ldr	r3, [pc, #80]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f92:	08db      	lsrs	r3, r3, #3
 8001f94:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d01a      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa4:	4a0e      	ldr	r2, [pc, #56]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001fa6:	f023 0310 	bic.w	r3, r3, #16
 8001faa:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fac:	f7ff f830 	bl	8001010 <HAL_GetTick>
 8001fb0:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8001fb2:	bf00      	nop
 8001fb4:	f7ff f82c 	bl	8001010 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d0f9      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc4:	4a06      	ldr	r2, [pc, #24]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001fca:	4b05      	ldr	r3, [pc, #20]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fce:	4a04      	ldr	r2, [pc, #16]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001fd0:	f043 0310 	orr.w	r3, r3, #16
 8001fd4:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3720      	adds	r7, #32
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	44020c00 	.word	0x44020c00

08001fe4 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d101      	bne.n	8001ff8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e19e      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ff8:	4b83      	ldr	r3, [pc, #524]	@ (8002208 <HAL_RCC_ClockConfig+0x224>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 030f 	and.w	r3, r3, #15
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	429a      	cmp	r2, r3
 8002004:	d910      	bls.n	8002028 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002006:	4b80      	ldr	r3, [pc, #512]	@ (8002208 <HAL_RCC_ClockConfig+0x224>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f023 020f 	bic.w	r2, r3, #15
 800200e:	497e      	ldr	r1, [pc, #504]	@ (8002208 <HAL_RCC_ClockConfig+0x224>)
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	4313      	orrs	r3, r2
 8002014:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002016:	4b7c      	ldr	r3, [pc, #496]	@ (8002208 <HAL_RCC_ClockConfig+0x224>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 030f 	and.w	r3, r3, #15
 800201e:	683a      	ldr	r2, [r7, #0]
 8002020:	429a      	cmp	r2, r3
 8002022:	d001      	beq.n	8002028 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e186      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0310 	and.w	r3, r3, #16
 8002030:	2b00      	cmp	r3, #0
 8002032:	d012      	beq.n	800205a <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	695a      	ldr	r2, [r3, #20]
 8002038:	4b74      	ldr	r3, [pc, #464]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 800203a:	6a1b      	ldr	r3, [r3, #32]
 800203c:	0a1b      	lsrs	r3, r3, #8
 800203e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002042:	429a      	cmp	r2, r3
 8002044:	d909      	bls.n	800205a <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002046:	4b71      	ldr	r3, [pc, #452]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002048:	6a1b      	ldr	r3, [r3, #32]
 800204a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	021b      	lsls	r3, r3, #8
 8002054:	496d      	ldr	r1, [pc, #436]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002056:	4313      	orrs	r3, r2
 8002058:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0308 	and.w	r3, r3, #8
 8002062:	2b00      	cmp	r3, #0
 8002064:	d012      	beq.n	800208c <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	691a      	ldr	r2, [r3, #16]
 800206a:	4b68      	ldr	r3, [pc, #416]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	091b      	lsrs	r3, r3, #4
 8002070:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002074:	429a      	cmp	r2, r3
 8002076:	d909      	bls.n	800208c <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002078:	4b64      	ldr	r3, [pc, #400]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	011b      	lsls	r3, r3, #4
 8002086:	4961      	ldr	r1, [pc, #388]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002088:	4313      	orrs	r3, r2
 800208a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d010      	beq.n	80020ba <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	68da      	ldr	r2, [r3, #12]
 800209c:	4b5b      	ldr	r3, [pc, #364]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d908      	bls.n	80020ba <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80020a8:	4b58      	ldr	r3, [pc, #352]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 80020aa:	6a1b      	ldr	r3, [r3, #32]
 80020ac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	4955      	ldr	r1, [pc, #340]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 80020b6:	4313      	orrs	r3, r2
 80020b8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d010      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	689a      	ldr	r2, [r3, #8]
 80020ca:	4b50      	ldr	r3, [pc, #320]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 80020cc:	6a1b      	ldr	r3, [r3, #32]
 80020ce:	f003 030f 	and.w	r3, r3, #15
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d908      	bls.n	80020e8 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80020d6:	4b4d      	ldr	r3, [pc, #308]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	f023 020f 	bic.w	r2, r3, #15
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	494a      	ldr	r1, [pc, #296]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 80020e4:	4313      	orrs	r3, r2
 80020e6:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f000 8093 	beq.w	800221c <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	2b03      	cmp	r3, #3
 80020fc:	d107      	bne.n	800210e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80020fe:	4b43      	ldr	r3, [pc, #268]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d121      	bne.n	800214e <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e113      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b02      	cmp	r3, #2
 8002114:	d107      	bne.n	8002126 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002116:	4b3d      	ldr	r3, [pc, #244]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d115      	bne.n	800214e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e107      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	2b01      	cmp	r3, #1
 800212c:	d107      	bne.n	800213e <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800212e:	4b37      	ldr	r3, [pc, #220]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002136:	2b00      	cmp	r3, #0
 8002138:	d109      	bne.n	800214e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e0fb      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800213e:	4b33      	ldr	r3, [pc, #204]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e0f3      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800214e:	4b2f      	ldr	r3, [pc, #188]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002150:	69db      	ldr	r3, [r3, #28]
 8002152:	f023 0203 	bic.w	r2, r3, #3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	492c      	ldr	r1, [pc, #176]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 800215c:	4313      	orrs	r3, r2
 800215e:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002160:	f7fe ff56 	bl	8001010 <HAL_GetTick>
 8002164:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2b03      	cmp	r3, #3
 800216c:	d112      	bne.n	8002194 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800216e:	e00a      	b.n	8002186 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002170:	f7fe ff4e 	bl	8001010 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800217e:	4293      	cmp	r3, r2
 8002180:	d901      	bls.n	8002186 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e0d7      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002186:	4b21      	ldr	r3, [pc, #132]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	f003 0318 	and.w	r3, r3, #24
 800218e:	2b18      	cmp	r3, #24
 8002190:	d1ee      	bne.n	8002170 <HAL_RCC_ClockConfig+0x18c>
 8002192:	e043      	b.n	800221c <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	2b02      	cmp	r3, #2
 800219a:	d112      	bne.n	80021c2 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800219c:	e00a      	b.n	80021b4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800219e:	f7fe ff37 	bl	8001010 <HAL_GetTick>
 80021a2:	4602      	mov	r2, r0
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d901      	bls.n	80021b4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e0c0      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80021b4:	4b15      	ldr	r3, [pc, #84]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 80021b6:	69db      	ldr	r3, [r3, #28]
 80021b8:	f003 0318 	and.w	r3, r3, #24
 80021bc:	2b10      	cmp	r3, #16
 80021be:	d1ee      	bne.n	800219e <HAL_RCC_ClockConfig+0x1ba>
 80021c0:	e02c      	b.n	800221c <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d122      	bne.n	8002210 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80021ca:	e00a      	b.n	80021e2 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80021cc:	f7fe ff20 	bl	8001010 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021da:	4293      	cmp	r3, r2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e0a9      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80021e2:	4b0a      	ldr	r3, [pc, #40]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	f003 0318 	and.w	r3, r3, #24
 80021ea:	2b08      	cmp	r3, #8
 80021ec:	d1ee      	bne.n	80021cc <HAL_RCC_ClockConfig+0x1e8>
 80021ee:	e015      	b.n	800221c <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80021f0:	f7fe ff0e 	bl	8001010 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021fe:	4293      	cmp	r3, r2
 8002200:	d906      	bls.n	8002210 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e097      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
 8002206:	bf00      	nop
 8002208:	40022000 	.word	0x40022000
 800220c:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002210:	4b4b      	ldr	r3, [pc, #300]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 8002212:	69db      	ldr	r3, [r3, #28]
 8002214:	f003 0318 	and.w	r3, r3, #24
 8002218:	2b00      	cmp	r3, #0
 800221a:	d1e9      	bne.n	80021f0 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d010      	beq.n	800224a <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689a      	ldr	r2, [r3, #8]
 800222c:	4b44      	ldr	r3, [pc, #272]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 800222e:	6a1b      	ldr	r3, [r3, #32]
 8002230:	f003 030f 	and.w	r3, r3, #15
 8002234:	429a      	cmp	r2, r3
 8002236:	d208      	bcs.n	800224a <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002238:	4b41      	ldr	r3, [pc, #260]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 800223a:	6a1b      	ldr	r3, [r3, #32]
 800223c:	f023 020f 	bic.w	r2, r3, #15
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	493e      	ldr	r1, [pc, #248]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 8002246:	4313      	orrs	r3, r2
 8002248:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800224a:	4b3e      	ldr	r3, [pc, #248]	@ (8002344 <HAL_RCC_ClockConfig+0x360>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 030f 	and.w	r3, r3, #15
 8002252:	683a      	ldr	r2, [r7, #0]
 8002254:	429a      	cmp	r2, r3
 8002256:	d210      	bcs.n	800227a <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002258:	4b3a      	ldr	r3, [pc, #232]	@ (8002344 <HAL_RCC_ClockConfig+0x360>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f023 020f 	bic.w	r2, r3, #15
 8002260:	4938      	ldr	r1, [pc, #224]	@ (8002344 <HAL_RCC_ClockConfig+0x360>)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	4313      	orrs	r3, r2
 8002266:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002268:	4b36      	ldr	r3, [pc, #216]	@ (8002344 <HAL_RCC_ClockConfig+0x360>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 030f 	and.w	r3, r3, #15
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	429a      	cmp	r2, r3
 8002274:	d001      	beq.n	800227a <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e05d      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	2b00      	cmp	r3, #0
 8002284:	d010      	beq.n	80022a8 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	68da      	ldr	r2, [r3, #12]
 800228a:	4b2d      	ldr	r3, [pc, #180]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 800228c:	6a1b      	ldr	r3, [r3, #32]
 800228e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002292:	429a      	cmp	r2, r3
 8002294:	d208      	bcs.n	80022a8 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002296:	4b2a      	ldr	r3, [pc, #168]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 8002298:	6a1b      	ldr	r3, [r3, #32]
 800229a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	4927      	ldr	r1, [pc, #156]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 80022a4:	4313      	orrs	r3, r2
 80022a6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0308 	and.w	r3, r3, #8
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d012      	beq.n	80022da <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	691a      	ldr	r2, [r3, #16]
 80022b8:	4b21      	ldr	r3, [pc, #132]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 80022ba:	6a1b      	ldr	r3, [r3, #32]
 80022bc:	091b      	lsrs	r3, r3, #4
 80022be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d209      	bcs.n	80022da <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80022c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 80022c8:	6a1b      	ldr	r3, [r3, #32]
 80022ca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	691b      	ldr	r3, [r3, #16]
 80022d2:	011b      	lsls	r3, r3, #4
 80022d4:	491a      	ldr	r1, [pc, #104]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 80022d6:	4313      	orrs	r3, r2
 80022d8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0310 	and.w	r3, r3, #16
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d012      	beq.n	800230c <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	695a      	ldr	r2, [r3, #20]
 80022ea:	4b15      	ldr	r3, [pc, #84]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 80022ec:	6a1b      	ldr	r3, [r3, #32]
 80022ee:	0a1b      	lsrs	r3, r3, #8
 80022f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d209      	bcs.n	800230c <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80022f8:	4b11      	ldr	r3, [pc, #68]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 80022fa:	6a1b      	ldr	r3, [r3, #32]
 80022fc:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	695b      	ldr	r3, [r3, #20]
 8002304:	021b      	lsls	r3, r3, #8
 8002306:	490e      	ldr	r1, [pc, #56]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 8002308:	4313      	orrs	r3, r2
 800230a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800230c:	f000 f822 	bl	8002354 <HAL_RCC_GetSysClockFreq>
 8002310:	4602      	mov	r2, r0
 8002312:	4b0b      	ldr	r3, [pc, #44]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 8002314:	6a1b      	ldr	r3, [r3, #32]
 8002316:	f003 030f 	and.w	r3, r3, #15
 800231a:	490b      	ldr	r1, [pc, #44]	@ (8002348 <HAL_RCC_ClockConfig+0x364>)
 800231c:	5ccb      	ldrb	r3, [r1, r3]
 800231e:	fa22 f303 	lsr.w	r3, r2, r3
 8002322:	4a0a      	ldr	r2, [pc, #40]	@ (800234c <HAL_RCC_ClockConfig+0x368>)
 8002324:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002326:	4b0a      	ldr	r3, [pc, #40]	@ (8002350 <HAL_RCC_ClockConfig+0x36c>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4618      	mov	r0, r3
 800232c:	f7fe fd00 	bl	8000d30 <HAL_InitTick>
 8002330:	4603      	mov	r3, r0
 8002332:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002334:	7afb      	ldrb	r3, [r7, #11]
}
 8002336:	4618      	mov	r0, r3
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	44020c00 	.word	0x44020c00
 8002344:	40022000 	.word	0x40022000
 8002348:	0800836c 	.word	0x0800836c
 800234c:	20000000 	.word	0x20000000
 8002350:	20000004 	.word	0x20000004

08002354 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002354:	b480      	push	{r7}
 8002356:	b089      	sub	sp, #36	@ 0x24
 8002358:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800235a:	4b8c      	ldr	r3, [pc, #560]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	f003 0318 	and.w	r3, r3, #24
 8002362:	2b08      	cmp	r3, #8
 8002364:	d102      	bne.n	800236c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002366:	4b8a      	ldr	r3, [pc, #552]	@ (8002590 <HAL_RCC_GetSysClockFreq+0x23c>)
 8002368:	61fb      	str	r3, [r7, #28]
 800236a:	e107      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800236c:	4b87      	ldr	r3, [pc, #540]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 800236e:	69db      	ldr	r3, [r3, #28]
 8002370:	f003 0318 	and.w	r3, r3, #24
 8002374:	2b00      	cmp	r3, #0
 8002376:	d112      	bne.n	800239e <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002378:	4b84      	ldr	r3, [pc, #528]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 0320 	and.w	r3, r3, #32
 8002380:	2b00      	cmp	r3, #0
 8002382:	d009      	beq.n	8002398 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002384:	4b81      	ldr	r3, [pc, #516]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	08db      	lsrs	r3, r3, #3
 800238a:	f003 0303 	and.w	r3, r3, #3
 800238e:	4a81      	ldr	r2, [pc, #516]	@ (8002594 <HAL_RCC_GetSysClockFreq+0x240>)
 8002390:	fa22 f303 	lsr.w	r3, r2, r3
 8002394:	61fb      	str	r3, [r7, #28]
 8002396:	e0f1      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002398:	4b7e      	ldr	r3, [pc, #504]	@ (8002594 <HAL_RCC_GetSysClockFreq+0x240>)
 800239a:	61fb      	str	r3, [r7, #28]
 800239c:	e0ee      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800239e:	4b7b      	ldr	r3, [pc, #492]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	f003 0318 	and.w	r3, r3, #24
 80023a6:	2b10      	cmp	r3, #16
 80023a8:	d102      	bne.n	80023b0 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80023aa:	4b7b      	ldr	r3, [pc, #492]	@ (8002598 <HAL_RCC_GetSysClockFreq+0x244>)
 80023ac:	61fb      	str	r3, [r7, #28]
 80023ae:	e0e5      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023b0:	4b76      	ldr	r3, [pc, #472]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 80023b2:	69db      	ldr	r3, [r3, #28]
 80023b4:	f003 0318 	and.w	r3, r3, #24
 80023b8:	2b18      	cmp	r3, #24
 80023ba:	f040 80dd 	bne.w	8002578 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80023be:	4b73      	ldr	r3, [pc, #460]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 80023c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c2:	f003 0303 	and.w	r3, r3, #3
 80023c6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80023c8:	4b70      	ldr	r3, [pc, #448]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 80023ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023cc:	0a1b      	lsrs	r3, r3, #8
 80023ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80023d2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80023d4:	4b6d      	ldr	r3, [pc, #436]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 80023d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d8:	091b      	lsrs	r3, r3, #4
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80023e0:	4b6a      	ldr	r3, [pc, #424]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 80023e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80023e4:	08db      	lsrs	r3, r3, #3
 80023e6:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	fb02 f303 	mul.w	r3, r2, r3
 80023f0:	ee07 3a90 	vmov	s15, r3
 80023f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023f8:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	f000 80b7 	beq.w	8002572 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	2b01      	cmp	r3, #1
 8002408:	d003      	beq.n	8002412 <HAL_RCC_GetSysClockFreq+0xbe>
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	2b03      	cmp	r3, #3
 800240e:	d056      	beq.n	80024be <HAL_RCC_GetSysClockFreq+0x16a>
 8002410:	e077      	b.n	8002502 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002412:	4b5e      	ldr	r3, [pc, #376]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0320 	and.w	r3, r3, #32
 800241a:	2b00      	cmp	r3, #0
 800241c:	d02d      	beq.n	800247a <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800241e:	4b5b      	ldr	r3, [pc, #364]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	08db      	lsrs	r3, r3, #3
 8002424:	f003 0303 	and.w	r3, r3, #3
 8002428:	4a5a      	ldr	r2, [pc, #360]	@ (8002594 <HAL_RCC_GetSysClockFreq+0x240>)
 800242a:	fa22 f303 	lsr.w	r3, r2, r3
 800242e:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	ee07 3a90 	vmov	s15, r3
 8002436:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	ee07 3a90 	vmov	s15, r3
 8002440:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002444:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002448:	4b50      	ldr	r3, [pc, #320]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 800244a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800244c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002450:	ee07 3a90 	vmov	s15, r3
 8002454:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002458:	ed97 6a02 	vldr	s12, [r7, #8]
 800245c:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 800259c <HAL_RCC_GetSysClockFreq+0x248>
 8002460:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002464:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002468:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800246c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002470:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002474:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8002478:	e065      	b.n	8002546 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	ee07 3a90 	vmov	s15, r3
 8002480:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002484:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80025a0 <HAL_RCC_GetSysClockFreq+0x24c>
 8002488:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800248c:	4b3f      	ldr	r3, [pc, #252]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 800248e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002490:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002494:	ee07 3a90 	vmov	s15, r3
 8002498:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800249c:	ed97 6a02 	vldr	s12, [r7, #8]
 80024a0:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800259c <HAL_RCC_GetSysClockFreq+0x248>
 80024a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80024ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80024b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024b8:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80024bc:	e043      	b.n	8002546 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	ee07 3a90 	vmov	s15, r3
 80024c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024c8:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80025a4 <HAL_RCC_GetSysClockFreq+0x250>
 80024cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024d0:	4b2e      	ldr	r3, [pc, #184]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 80024d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024d8:	ee07 3a90 	vmov	s15, r3
 80024dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80024e0:	ed97 6a02 	vldr	s12, [r7, #8]
 80024e4:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 800259c <HAL_RCC_GetSysClockFreq+0x248>
 80024e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80024f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80024f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024fc:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8002500:	e021      	b.n	8002546 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	ee07 3a90 	vmov	s15, r3
 8002508:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800250c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80025a8 <HAL_RCC_GetSysClockFreq+0x254>
 8002510:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002514:	4b1d      	ldr	r3, [pc, #116]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 8002516:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002518:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800251c:	ee07 3a90 	vmov	s15, r3
 8002520:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002524:	ed97 6a02 	vldr	s12, [r7, #8]
 8002528:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 800259c <HAL_RCC_GetSysClockFreq+0x248>
 800252c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002530:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002534:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002538:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800253c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002540:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002544:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8002546:	4b11      	ldr	r3, [pc, #68]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 8002548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800254a:	0a5b      	lsrs	r3, r3, #9
 800254c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002550:	3301      	adds	r3, #1
 8002552:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	ee07 3a90 	vmov	s15, r3
 800255a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800255e:	edd7 6a06 	vldr	s13, [r7, #24]
 8002562:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002566:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800256a:	ee17 3a90 	vmov	r3, s15
 800256e:	61fb      	str	r3, [r7, #28]
 8002570:	e004      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8002572:	2300      	movs	r3, #0
 8002574:	61fb      	str	r3, [r7, #28]
 8002576:	e001      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8002578:	4b06      	ldr	r3, [pc, #24]	@ (8002594 <HAL_RCC_GetSysClockFreq+0x240>)
 800257a:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 800257c:	69fb      	ldr	r3, [r7, #28]
}
 800257e:	4618      	mov	r0, r3
 8002580:	3724      	adds	r7, #36	@ 0x24
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	44020c00 	.word	0x44020c00
 8002590:	003d0900 	.word	0x003d0900
 8002594:	03d09000 	.word	0x03d09000
 8002598:	016e3600 	.word	0x016e3600
 800259c:	46000000 	.word	0x46000000
 80025a0:	4c742400 	.word	0x4c742400
 80025a4:	4bb71b00 	.word	0x4bb71b00
 80025a8:	4a742400 	.word	0x4a742400

080025ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80025b0:	f7ff fed0 	bl	8002354 <HAL_RCC_GetSysClockFreq>
 80025b4:	4602      	mov	r2, r0
 80025b6:	4b08      	ldr	r3, [pc, #32]	@ (80025d8 <HAL_RCC_GetHCLKFreq+0x2c>)
 80025b8:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80025ba:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80025be:	4907      	ldr	r1, [pc, #28]	@ (80025dc <HAL_RCC_GetHCLKFreq+0x30>)
 80025c0:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80025c2:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80025c6:	fa22 f303 	lsr.w	r3, r2, r3
 80025ca:	4a05      	ldr	r2, [pc, #20]	@ (80025e0 <HAL_RCC_GetHCLKFreq+0x34>)
 80025cc:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80025ce:	4b04      	ldr	r3, [pc, #16]	@ (80025e0 <HAL_RCC_GetHCLKFreq+0x34>)
 80025d0:	681b      	ldr	r3, [r3, #0]
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	44020c00 	.word	0x44020c00
 80025dc:	0800836c 	.word	0x0800836c
 80025e0:	20000000 	.word	0x20000000

080025e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80025e8:	f7ff ffe0 	bl	80025ac <HAL_RCC_GetHCLKFreq>
 80025ec:	4602      	mov	r2, r0
 80025ee:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025f0:	6a1b      	ldr	r3, [r3, #32]
 80025f2:	091b      	lsrs	r3, r3, #4
 80025f4:	f003 0307 	and.w	r3, r3, #7
 80025f8:	4904      	ldr	r1, [pc, #16]	@ (800260c <HAL_RCC_GetPCLK1Freq+0x28>)
 80025fa:	5ccb      	ldrb	r3, [r1, r3]
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002604:	4618      	mov	r0, r3
 8002606:	bd80      	pop	{r7, pc}
 8002608:	44020c00 	.word	0x44020c00
 800260c:	0800837c 	.word	0x0800837c

08002610 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8002614:	f7ff ffca 	bl	80025ac <HAL_RCC_GetHCLKFreq>
 8002618:	4602      	mov	r2, r0
 800261a:	4b06      	ldr	r3, [pc, #24]	@ (8002634 <HAL_RCC_GetPCLK2Freq+0x24>)
 800261c:	6a1b      	ldr	r3, [r3, #32]
 800261e:	0a1b      	lsrs	r3, r3, #8
 8002620:	f003 0307 	and.w	r3, r3, #7
 8002624:	4904      	ldr	r1, [pc, #16]	@ (8002638 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002626:	5ccb      	ldrb	r3, [r1, r3]
 8002628:	f003 031f 	and.w	r3, r3, #31
 800262c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002630:	4618      	mov	r0, r3
 8002632:	bd80      	pop	{r7, pc}
 8002634:	44020c00 	.word	0x44020c00
 8002638:	0800837c 	.word	0x0800837c

0800263c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8002640:	f7ff ffb4 	bl	80025ac <HAL_RCC_GetHCLKFreq>
 8002644:	4602      	mov	r2, r0
 8002646:	4b06      	ldr	r3, [pc, #24]	@ (8002660 <HAL_RCC_GetPCLK3Freq+0x24>)
 8002648:	6a1b      	ldr	r3, [r3, #32]
 800264a:	0b1b      	lsrs	r3, r3, #12
 800264c:	f003 0307 	and.w	r3, r3, #7
 8002650:	4904      	ldr	r1, [pc, #16]	@ (8002664 <HAL_RCC_GetPCLK3Freq+0x28>)
 8002652:	5ccb      	ldrb	r3, [r1, r3]
 8002654:	f003 031f 	and.w	r3, r3, #31
 8002658:	fa22 f303 	lsr.w	r3, r2, r3
}
 800265c:	4618      	mov	r0, r3
 800265e:	bd80      	pop	{r7, pc}
 8002660:	44020c00 	.word	0x44020c00
 8002664:	0800837c 	.word	0x0800837c

08002668 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t *pFLatency)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | \
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	221f      	movs	r2, #31
 8002676:	601a      	str	r2, [r3, #0]
                              RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8002678:	4b15      	ldr	r3, [pc, #84]	@ (80026d0 <HAL_RCC_GetClockConfig+0x68>)
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	f003 0203 	and.w	r2, r3, #3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  regval = RCC->CFGR2;
 8002684:	4b12      	ldr	r3, [pc, #72]	@ (80026d0 <HAL_RCC_GetClockConfig+0x68>)
 8002686:	6a1b      	ldr	r3, [r3, #32]
 8002688:	60fb      	str	r3, [r7, #12]
  pClkInitStruct->AHBCLKDivider = (uint32_t)(regval & RCC_CFGR2_HPRE);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f003 020f 	and.w	r2, r3, #15
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pClkInitStruct->APB1CLKDivider = (uint32_t)(regval & RCC_CFGR2_PPRE1);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pClkInitStruct->APB2CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE2) >> 4);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	091b      	lsrs	r3, r3, #4
 80026a2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pClkInitStruct->APB3CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE3) >> 8);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	0a1b      	lsrs	r3, r3, #8
 80026ae:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80026b6:	4b07      	ldr	r3, [pc, #28]	@ (80026d4 <HAL_RCC_GetClockConfig+0x6c>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 020f 	and.w	r2, r3, #15
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	601a      	str	r2, [r3, #0]
}
 80026c2:	bf00      	nop
 80026c4:	3714      	adds	r7, #20
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	44020c00 	.word	0x44020c00
 80026d4:	40022000 	.word	0x40022000

080026d8 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80026d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026dc:	b0aa      	sub	sp, #168	@ 0xa8
 80026de:	af00      	add	r7, sp, #0
 80026e0:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80026e4:	2300      	movs	r3, #0
 80026e6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026ea:	2300      	movs	r3, #0
 80026ec:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80026f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80026f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f8:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80026fc:	2500      	movs	r5, #0
 80026fe:	ea54 0305 	orrs.w	r3, r4, r5
 8002702:	d00b      	beq.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8002704:	4bb8      	ldr	r3, [pc, #736]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002706:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800270a:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800270e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002714:	4ab4      	ldr	r2, [pc, #720]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002716:	430b      	orrs	r3, r1
 8002718:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800271c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002724:	f002 0801 	and.w	r8, r2, #1
 8002728:	f04f 0900 	mov.w	r9, #0
 800272c:	ea58 0309 	orrs.w	r3, r8, r9
 8002730:	d038      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8002732:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002736:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002738:	2b05      	cmp	r3, #5
 800273a:	d819      	bhi.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800273c:	a201      	add	r2, pc, #4	@ (adr r2, 8002744 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800273e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002742:	bf00      	nop
 8002744:	08002779 	.word	0x08002779
 8002748:	0800275d 	.word	0x0800275d
 800274c:	08002771 	.word	0x08002771
 8002750:	08002779 	.word	0x08002779
 8002754:	08002779 	.word	0x08002779
 8002758:	08002779 	.word	0x08002779
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800275c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002760:	3308      	adds	r3, #8
 8002762:	4618      	mov	r0, r3
 8002764:	f001 ffee 	bl	8004744 <RCCEx_PLL2_Config>
 8002768:	4603      	mov	r3, r0
 800276a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 800276e:	e004      	b.n	800277a <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002776:	e000      	b.n	800277a <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8002778:	bf00      	nop
    }

    if (ret == HAL_OK)
 800277a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d10c      	bne.n	800279c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002782:	4b99      	ldr	r3, [pc, #612]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002784:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002788:	f023 0107 	bic.w	r1, r3, #7
 800278c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002792:	4a95      	ldr	r2, [pc, #596]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002794:	430b      	orrs	r3, r1
 8002796:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800279a:	e003      	b.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800279c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80027a0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80027a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80027a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ac:	f002 0a02 	and.w	sl, r2, #2
 80027b0:	f04f 0b00 	mov.w	fp, #0
 80027b4:	ea5a 030b 	orrs.w	r3, sl, fp
 80027b8:	d03c      	beq.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80027ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80027be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027c0:	2b28      	cmp	r3, #40	@ 0x28
 80027c2:	d01b      	beq.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x124>
 80027c4:	2b28      	cmp	r3, #40	@ 0x28
 80027c6:	d815      	bhi.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80027c8:	2b20      	cmp	r3, #32
 80027ca:	d019      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x128>
 80027cc:	2b20      	cmp	r3, #32
 80027ce:	d811      	bhi.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80027d0:	2b18      	cmp	r3, #24
 80027d2:	d017      	beq.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 80027d4:	2b18      	cmp	r3, #24
 80027d6:	d80d      	bhi.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d015      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x130>
 80027dc:	2b08      	cmp	r3, #8
 80027de:	d109      	bne.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80027e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80027e4:	3308      	adds	r3, #8
 80027e6:	4618      	mov	r0, r3
 80027e8:	f001 ffac 	bl	8004744 <RCCEx_PLL2_Config>
 80027ec:	4603      	mov	r3, r0
 80027ee:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 80027f2:	e00a      	b.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80027fa:	e006      	b.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80027fc:	bf00      	nop
 80027fe:	e004      	b.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002800:	bf00      	nop
 8002802:	e002      	b.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002804:	bf00      	nop
 8002806:	e000      	b.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002808:	bf00      	nop
    }

    if (ret == HAL_OK)
 800280a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d10c      	bne.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8002812:	4b75      	ldr	r3, [pc, #468]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002814:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002818:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800281c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002820:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002822:	4a71      	ldr	r2, [pc, #452]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002824:	430b      	orrs	r3, r1
 8002826:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800282a:	e003      	b.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800282c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002830:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002834:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283c:	f002 0304 	and.w	r3, r2, #4
 8002840:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002844:	2300      	movs	r3, #0
 8002846:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800284a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800284e:	460b      	mov	r3, r1
 8002850:	4313      	orrs	r3, r2
 8002852:	d040      	beq.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8002854:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800285a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800285e:	d01e      	beq.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8002860:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002864:	d817      	bhi.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002866:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800286a:	d01a      	beq.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 800286c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002870:	d811      	bhi.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002872:	2bc0      	cmp	r3, #192	@ 0xc0
 8002874:	d017      	beq.n	80028a6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8002876:	2bc0      	cmp	r3, #192	@ 0xc0
 8002878:	d80d      	bhi.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800287a:	2b00      	cmp	r3, #0
 800287c:	d015      	beq.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 800287e:	2b40      	cmp	r3, #64	@ 0x40
 8002880:	d109      	bne.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002882:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002886:	3308      	adds	r3, #8
 8002888:	4618      	mov	r0, r3
 800288a:	f001 ff5b 	bl	8004744 <RCCEx_PLL2_Config>
 800288e:	4603      	mov	r3, r0
 8002890:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8002894:	e00a      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800289c:	e006      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800289e:	bf00      	nop
 80028a0:	e004      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 80028a2:	bf00      	nop
 80028a4:	e002      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 80028a6:	bf00      	nop
 80028a8:	e000      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 80028aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028ac:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d10c      	bne.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80028b4:	4b4c      	ldr	r3, [pc, #304]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80028ba:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80028be:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80028c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028c4:	4a48      	ldr	r2, [pc, #288]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028c6:	430b      	orrs	r3, r1
 80028c8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80028cc:	e003      	b.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028ce:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80028d2:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80028d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80028da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028de:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80028e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80028e6:	2300      	movs	r3, #0
 80028e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80028ec:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80028f0:	460b      	mov	r3, r1
 80028f2:	4313      	orrs	r3, r2
 80028f4:	d043      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 80028f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80028fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002900:	d021      	beq.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002902:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002906:	d81a      	bhi.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x266>
 8002908:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800290c:	d01d      	beq.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x272>
 800290e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002912:	d814      	bhi.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x266>
 8002914:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002918:	d019      	beq.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x276>
 800291a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800291e:	d80e      	bhi.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x266>
 8002920:	2b00      	cmp	r3, #0
 8002922:	d016      	beq.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8002924:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002928:	d109      	bne.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800292a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800292e:	3308      	adds	r3, #8
 8002930:	4618      	mov	r0, r3
 8002932:	f001 ff07 	bl	8004744 <RCCEx_PLL2_Config>
 8002936:	4603      	mov	r3, r0
 8002938:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800293c:	e00a      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002944:	e006      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8002946:	bf00      	nop
 8002948:	e004      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800294a:	bf00      	nop
 800294c:	e002      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800294e:	bf00      	nop
 8002950:	e000      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8002952:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002954:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002958:	2b00      	cmp	r3, #0
 800295a:	d10c      	bne.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800295c:	4b22      	ldr	r3, [pc, #136]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800295e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002962:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002966:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800296a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296c:	4a1e      	ldr	r2, [pc, #120]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800296e:	430b      	orrs	r3, r1
 8002970:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002974:	e003      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002976:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800297a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800297e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002986:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800298a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800298c:	2300      	movs	r3, #0
 800298e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002990:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8002994:	460b      	mov	r3, r1
 8002996:	4313      	orrs	r3, r2
 8002998:	d03e      	beq.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800299a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800299e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80029a4:	d01b      	beq.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x306>
 80029a6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80029aa:	d814      	bhi.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 80029ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80029b0:	d017      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 80029b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80029b6:	d80e      	bhi.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d017      	beq.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x314>
 80029bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029c0:	d109      	bne.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80029c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80029c6:	3308      	adds	r3, #8
 80029c8:	4618      	mov	r0, r3
 80029ca:	f001 febb 	bl	8004744 <RCCEx_PLL2_Config>
 80029ce:	4603      	mov	r3, r0
 80029d0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80029d4:	e00b      	b.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80029dc:	e007      	b.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 80029de:	bf00      	nop
 80029e0:	e005      	b.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 80029e2:	bf00      	nop
 80029e4:	e003      	b.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x316>
 80029e6:	bf00      	nop
 80029e8:	44020c00 	.word	0x44020c00
        break;
 80029ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029ee:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d10c      	bne.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80029f6:	4ba5      	ldr	r3, [pc, #660]	@ (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80029f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80029fc:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8002a00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a06:	4aa1      	ldr	r2, [pc, #644]	@ (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002a08:	430b      	orrs	r3, r1
 8002a0a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002a0e:	e003      	b.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a10:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002a14:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a20:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002a24:	673b      	str	r3, [r7, #112]	@ 0x70
 8002a26:	2300      	movs	r3, #0
 8002a28:	677b      	str	r3, [r7, #116]	@ 0x74
 8002a2a:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8002a2e:	460b      	mov	r3, r1
 8002a30:	4313      	orrs	r3, r2
 8002a32:	d03b      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8002a34:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a3a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002a3e:	d01b      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8002a40:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002a44:	d814      	bhi.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8002a46:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002a4a:	d017      	beq.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8002a4c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002a50:	d80e      	bhi.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d014      	beq.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8002a56:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a5a:	d109      	bne.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002a5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a60:	3308      	adds	r3, #8
 8002a62:	4618      	mov	r0, r3
 8002a64:	f001 fe6e 	bl	8004744 <RCCEx_PLL2_Config>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8002a6e:	e008      	b.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002a76:	e004      	b.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8002a78:	bf00      	nop
 8002a7a:	e002      	b.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8002a7c:	bf00      	nop
 8002a7e:	e000      	b.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8002a80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a82:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d10c      	bne.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8002a8a:	4b80      	ldr	r3, [pc, #512]	@ (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002a8c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002a90:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8002a94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a9a:	4a7c      	ldr	r2, [pc, #496]	@ (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002a9c:	430b      	orrs	r3, r1
 8002a9e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002aa2:	e003      	b.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002aa4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002aa8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8002aac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab4:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8002ab8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002aba:	2300      	movs	r3, #0
 8002abc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002abe:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	d033      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8002ac8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ace:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ad2:	d015      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8002ad4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ad8:	d80e      	bhi.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d012      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8002ade:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ae2:	d109      	bne.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ae4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ae8:	3308      	adds	r3, #8
 8002aea:	4618      	mov	r0, r3
 8002aec:	f001 fe2a 	bl	8004744 <RCCEx_PLL2_Config>
 8002af0:	4603      	mov	r3, r0
 8002af2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8002af6:	e006      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002afe:	e002      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8002b00:	bf00      	nop
 8002b02:	e000      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8002b04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b06:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d10c      	bne.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8002b0e:	4b5f      	ldr	r3, [pc, #380]	@ (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002b10:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002b14:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8002b18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b1e:	4a5b      	ldr	r2, [pc, #364]	@ (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002b20:	430b      	orrs	r3, r1
 8002b22:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002b26:	e003      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b28:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002b2c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8002b30:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b38:	2100      	movs	r1, #0
 8002b3a:	6639      	str	r1, [r7, #96]	@ 0x60
 8002b3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b40:	667b      	str	r3, [r7, #100]	@ 0x64
 8002b42:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8002b46:	460b      	mov	r3, r1
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	d033      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8002b4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b56:	d015      	beq.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8002b58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b5c:	d80e      	bhi.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d012      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8002b62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b66:	d109      	bne.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002b68:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b6c:	3308      	adds	r3, #8
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f001 fde8 	bl	8004744 <RCCEx_PLL2_Config>
 8002b74:	4603      	mov	r3, r0
 8002b76:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8002b7a:	e006      	b.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002b82:	e002      	b.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8002b84:	bf00      	nop
 8002b86:	e000      	b.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8002b88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b8a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d10c      	bne.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8002b92:	4b3e      	ldr	r3, [pc, #248]	@ (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002b94:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002b98:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002b9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ba0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ba2:	4a3a      	ldr	r2, [pc, #232]	@ (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002ba4:	430b      	orrs	r3, r1
 8002ba6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002baa:	e003      	b.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bac:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002bb0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8002bb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002bc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002bc6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8002bca:	460b      	mov	r3, r1
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	d00e      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8002bd0:	4b2e      	ldr	r3, [pc, #184]	@ (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002bd2:	69db      	ldr	r3, [r3, #28]
 8002bd4:	4a2d      	ldr	r2, [pc, #180]	@ (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002bd6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002bda:	61d3      	str	r3, [r2, #28]
 8002bdc:	4b2b      	ldr	r3, [pc, #172]	@ (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002bde:	69d9      	ldr	r1, [r3, #28]
 8002be0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002be8:	4a28      	ldr	r2, [pc, #160]	@ (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002bea:	430b      	orrs	r3, r1
 8002bec:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002bee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8002bfa:	653b      	str	r3, [r7, #80]	@ 0x50
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	657b      	str	r3, [r7, #84]	@ 0x54
 8002c00:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8002c04:	460b      	mov	r3, r1
 8002c06:	4313      	orrs	r3, r2
 8002c08:	d046      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8002c0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c10:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8002c14:	d021      	beq.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x582>
 8002c16:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8002c1a:	d81a      	bhi.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8002c1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c20:	d01d      	beq.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x586>
 8002c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c26:	d814      	bhi.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8002c28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c2c:	d019      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8002c2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c32:	d80e      	bhi.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d016      	beq.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8002c38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c3c:	d109      	bne.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c42:	3308      	adds	r3, #8
 8002c44:	4618      	mov	r0, r3
 8002c46:	f001 fd7d 	bl	8004744 <RCCEx_PLL2_Config>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8002c50:	e00a      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002c58:	e006      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002c5a:	bf00      	nop
 8002c5c:	e004      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002c5e:	bf00      	nop
 8002c60:	e002      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002c62:	bf00      	nop
 8002c64:	e000      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002c66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c68:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d10f      	bne.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8002c70:	4b06      	ldr	r3, [pc, #24]	@ (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002c72:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002c76:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002c7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c80:	4a02      	ldr	r2, [pc, #8]	@ (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002c82:	430b      	orrs	r3, r1
 8002c84:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8002c88:	e006      	b.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002c8a:	bf00      	nop
 8002c8c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c90:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002c94:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002c98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca0:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8002ca4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002caa:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8002cae:	460b      	mov	r3, r1
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	d043      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8002cb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cba:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002cbe:	d021      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8002cc0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002cc4:	d81a      	bhi.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x624>
 8002cc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002cca:	d01d      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x630>
 8002ccc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002cd0:	d814      	bhi.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x624>
 8002cd2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002cd6:	d019      	beq.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x634>
 8002cd8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002cdc:	d80e      	bhi.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x624>
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d016      	beq.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x638>
 8002ce2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ce6:	d109      	bne.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ce8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002cec:	3308      	adds	r3, #8
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f001 fd28 	bl	8004744 <RCCEx_PLL2_Config>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8002cfa:	e00a      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002d02:	e006      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8002d04:	bf00      	nop
 8002d06:	e004      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8002d08:	bf00      	nop
 8002d0a:	e002      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8002d0c:	bf00      	nop
 8002d0e:	e000      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8002d10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d12:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d10c      	bne.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8002d1a:	4bb6      	ldr	r3, [pc, #728]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002d1c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002d20:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002d24:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d2a:	4ab2      	ldr	r2, [pc, #712]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002d2c:	430b      	orrs	r3, r1
 8002d2e:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8002d32:	e003      	b.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d34:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d38:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8002d3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d44:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8002d48:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d4e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8002d52:	460b      	mov	r3, r1
 8002d54:	4313      	orrs	r3, r2
 8002d56:	d030      	beq.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8002d58:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d5e:	2b05      	cmp	r3, #5
 8002d60:	d80f      	bhi.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d211      	bcs.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d911      	bls.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d109      	bne.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d72:	3308      	adds	r3, #8
 8002d74:	4618      	mov	r0, r3
 8002d76:	f001 fce5 	bl	8004744 <RCCEx_PLL2_Config>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002d80:	e006      	b.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002d88:	e002      	b.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8002d8a:	bf00      	nop
 8002d8c:	e000      	b.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8002d8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d90:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d10c      	bne.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8002d98:	4b96      	ldr	r3, [pc, #600]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002d9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002d9e:	f023 0107 	bic.w	r1, r3, #7
 8002da2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002da6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002da8:	4a92      	ldr	r2, [pc, #584]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002daa:	430b      	orrs	r3, r1
 8002dac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002db0:	e003      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002db2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002db6:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8002dba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dc2:	2100      	movs	r1, #0
 8002dc4:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002dc6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dcc:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	d022      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8002dd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002dda:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d005      	beq.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x714>
 8002de0:	2b08      	cmp	r3, #8
 8002de2:	d005      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002dea:	e002      	b.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8002dec:	bf00      	nop
 8002dee:	e000      	b.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8002df0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002df2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d10c      	bne.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8002dfa:	4b7e      	ldr	r3, [pc, #504]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002dfc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002e00:	f023 0108 	bic.w	r1, r3, #8
 8002e04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e0a:	4a7a      	ldr	r2, [pc, #488]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002e0c:	430b      	orrs	r3, r1
 8002e0e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002e12:	e003      	b.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e14:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e18:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e1c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e24:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002e28:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e2e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8002e32:	460b      	mov	r3, r1
 8002e34:	4313      	orrs	r3, r2
 8002e36:	f000 80b0 	beq.w	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002e3a:	4b6f      	ldr	r3, [pc, #444]	@ (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8002e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e3e:	4a6e      	ldr	r2, [pc, #440]	@ (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8002e40:	f043 0301 	orr.w	r3, r3, #1
 8002e44:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e46:	f7fe f8e3 	bl	8001010 <HAL_GetTick>
 8002e4a:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002e4e:	e00b      	b.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e50:	f7fe f8de 	bl	8001010 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	2b02      	cmp	r3, #2
 8002e5e:	d903      	bls.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8002e60:	2303      	movs	r3, #3
 8002e62:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002e66:	e005      	b.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002e68:	4b63      	ldr	r3, [pc, #396]	@ (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8002e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d0ed      	beq.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8002e74:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	f040 808a 	bne.w	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e7e:	4b5d      	ldr	r3, [pc, #372]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002e80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8002e8c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d022      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x802>
 8002e94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e9a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d01b      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ea2:	4b54      	ldr	r3, [pc, #336]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002ea4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ea8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002eac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002eb0:	4b50      	ldr	r3, [pc, #320]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002eb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002eb6:	4a4f      	ldr	r2, [pc, #316]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002eb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ebc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ec0:	4b4c      	ldr	r3, [pc, #304]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002ec2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ec6:	4a4b      	ldr	r2, [pc, #300]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002ec8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ecc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ed0:	4a48      	ldr	r2, [pc, #288]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002ed2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ed6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002eda:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d019      	beq.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee6:	f7fe f893 	bl	8001010 <HAL_GetTick>
 8002eea:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002eee:	e00d      	b.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ef0:	f7fe f88e 	bl	8001010 <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d903      	bls.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 8002f0a:	e006      	b.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f0c:	4b39      	ldr	r3, [pc, #228]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d0ea      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 8002f1a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d132      	bne.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8002f22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f26:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f30:	d10f      	bne.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8002f32:	4b30      	ldr	r3, [pc, #192]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f34:	69db      	ldr	r3, [r3, #28]
 8002f36:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8002f3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f40:	091b      	lsrs	r3, r3, #4
 8002f42:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002f46:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002f4a:	4a2a      	ldr	r2, [pc, #168]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f4c:	430b      	orrs	r3, r1
 8002f4e:	61d3      	str	r3, [r2, #28]
 8002f50:	e005      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x886>
 8002f52:	4b28      	ldr	r3, [pc, #160]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f54:	69db      	ldr	r3, [r3, #28]
 8002f56:	4a27      	ldr	r2, [pc, #156]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f58:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002f5c:	61d3      	str	r3, [r2, #28]
 8002f5e:	4b25      	ldr	r3, [pc, #148]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f64:	4a23      	ldr	r2, [pc, #140]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f6a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002f6e:	4b21      	ldr	r3, [pc, #132]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f70:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8002f74:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f7e:	4a1d      	ldr	r2, [pc, #116]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f80:	430b      	orrs	r3, r1
 8002f82:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002f86:	e008      	b.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f88:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f8c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8002f90:	e003      	b.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f92:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f96:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002f9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa2:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8002fa6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fa8:	2300      	movs	r3, #0
 8002faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fac:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8002fb0:	460b      	mov	r3, r1
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	d038      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8002fb6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fbc:	2b30      	cmp	r3, #48	@ 0x30
 8002fbe:	d014      	beq.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x912>
 8002fc0:	2b30      	cmp	r3, #48	@ 0x30
 8002fc2:	d80e      	bhi.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8002fc4:	2b20      	cmp	r3, #32
 8002fc6:	d012      	beq.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x916>
 8002fc8:	2b20      	cmp	r3, #32
 8002fca:	d80a      	bhi.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d015      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x924>
 8002fd0:	2b10      	cmp	r3, #16
 8002fd2:	d106      	bne.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fd4:	4b07      	ldr	r3, [pc, #28]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fd8:	4a06      	ldr	r2, [pc, #24]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002fda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fde:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8002fe0:	e00d      	b.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002fe8:	e009      	b.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8002fea:	bf00      	nop
 8002fec:	e007      	b.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8002fee:	bf00      	nop
 8002ff0:	e005      	b.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x926>
 8002ff2:	bf00      	nop
 8002ff4:	44020c00 	.word	0x44020c00
 8002ff8:	44020800 	.word	0x44020800
        break;
 8002ffc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ffe:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d10c      	bne.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003006:	4bb5      	ldr	r3, [pc, #724]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003008:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800300c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003010:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003014:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003016:	49b1      	ldr	r1, [pc, #708]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003018:	4313      	orrs	r3, r2
 800301a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800301e:	e003      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003020:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003024:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003028:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800302c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003030:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003034:	623b      	str	r3, [r7, #32]
 8003036:	2300      	movs	r3, #0
 8003038:	627b      	str	r3, [r7, #36]	@ 0x24
 800303a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800303e:	460b      	mov	r3, r1
 8003040:	4313      	orrs	r3, r2
 8003042:	d03c      	beq.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003044:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003048:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800304a:	2b04      	cmp	r3, #4
 800304c:	d81d      	bhi.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 800304e:	a201      	add	r2, pc, #4	@ (adr r2, 8003054 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8003050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003054:	08003069 	.word	0x08003069
 8003058:	08003077 	.word	0x08003077
 800305c:	0800308b 	.word	0x0800308b
 8003060:	08003093 	.word	0x08003093
 8003064:	08003093 	.word	0x08003093
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003068:	4b9c      	ldr	r3, [pc, #624]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800306a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800306c:	4a9b      	ldr	r2, [pc, #620]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800306e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003072:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003074:	e00e      	b.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003076:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800307a:	3308      	adds	r3, #8
 800307c:	4618      	mov	r0, r3
 800307e:	f001 fb61 	bl	8004744 <RCCEx_PLL2_Config>
 8003082:	4603      	mov	r3, r0
 8003084:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003088:	e004      	b.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003090:	e000      	b.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8003092:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003094:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003098:	2b00      	cmp	r3, #0
 800309a:	d10c      	bne.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800309c:	4b8f      	ldr	r3, [pc, #572]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800309e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030a2:	f023 0207 	bic.w	r2, r3, #7
 80030a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030ac:	498b      	ldr	r1, [pc, #556]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80030ae:	4313      	orrs	r3, r2
 80030b0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80030b4:	e003      	b.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030b6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80030ba:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80030be:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c6:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80030ca:	61bb      	str	r3, [r7, #24]
 80030cc:	2300      	movs	r3, #0
 80030ce:	61fb      	str	r3, [r7, #28]
 80030d0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80030d4:	460b      	mov	r3, r1
 80030d6:	4313      	orrs	r3, r2
 80030d8:	d03c      	beq.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 80030da:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030e0:	2b20      	cmp	r3, #32
 80030e2:	d01f      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 80030e4:	2b20      	cmp	r3, #32
 80030e6:	d819      	bhi.n	800311c <HAL_RCCEx_PeriphCLKConfig+0xa44>
 80030e8:	2b18      	cmp	r3, #24
 80030ea:	d01d      	beq.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 80030ec:	2b18      	cmp	r3, #24
 80030ee:	d815      	bhi.n	800311c <HAL_RCCEx_PeriphCLKConfig+0xa44>
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d002      	beq.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0xa22>
 80030f4:	2b08      	cmp	r3, #8
 80030f6:	d007      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80030f8:	e010      	b.n	800311c <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030fa:	4b78      	ldr	r3, [pc, #480]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80030fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030fe:	4a77      	ldr	r2, [pc, #476]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003100:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003104:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003106:	e010      	b.n	800312a <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003108:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800310c:	3308      	adds	r3, #8
 800310e:	4618      	mov	r0, r3
 8003110:	f001 fb18 	bl	8004744 <RCCEx_PLL2_Config>
 8003114:	4603      	mov	r3, r0
 8003116:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800311a:	e006      	b.n	800312a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003122:	e002      	b.n	800312a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003124:	bf00      	nop
 8003126:	e000      	b.n	800312a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003128:	bf00      	nop
    }

    if (ret == HAL_OK)
 800312a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800312e:	2b00      	cmp	r3, #0
 8003130:	d10c      	bne.n	800314c <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003132:	4b6a      	ldr	r3, [pc, #424]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003134:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003138:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800313c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003140:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003142:	4966      	ldr	r1, [pc, #408]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003144:	4313      	orrs	r3, r2
 8003146:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800314a:	e003      	b.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800314c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003150:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003154:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003160:	613b      	str	r3, [r7, #16]
 8003162:	2300      	movs	r3, #0
 8003164:	617b      	str	r3, [r7, #20]
 8003166:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800316a:	460b      	mov	r3, r1
 800316c:	4313      	orrs	r3, r2
 800316e:	d03e      	beq.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8003170:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003174:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003176:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800317a:	d020      	beq.n	80031be <HAL_RCCEx_PeriphCLKConfig+0xae6>
 800317c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003180:	d819      	bhi.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003182:	2bc0      	cmp	r3, #192	@ 0xc0
 8003184:	d01d      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8003186:	2bc0      	cmp	r3, #192	@ 0xc0
 8003188:	d815      	bhi.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0xade>
 800318a:	2b00      	cmp	r3, #0
 800318c:	d002      	beq.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 800318e:	2b40      	cmp	r3, #64	@ 0x40
 8003190:	d007      	beq.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8003192:	e010      	b.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003194:	4b51      	ldr	r3, [pc, #324]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003198:	4a50      	ldr	r2, [pc, #320]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800319a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800319e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80031a0:	e010      	b.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80031a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031a6:	3308      	adds	r3, #8
 80031a8:	4618      	mov	r0, r3
 80031aa:	f001 facb 	bl	8004744 <RCCEx_PLL2_Config>
 80031ae:	4603      	mov	r3, r0
 80031b0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80031b4:	e006      	b.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80031bc:	e002      	b.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 80031be:	bf00      	nop
 80031c0:	e000      	b.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 80031c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031c4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d10c      	bne.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80031cc:	4b43      	ldr	r3, [pc, #268]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80031ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031d2:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 80031d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031dc:	493f      	ldr	r1, [pc, #252]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80031e4:	e003      	b.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031e6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80031ea:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80031ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f6:	2100      	movs	r1, #0
 80031f8:	60b9      	str	r1, [r7, #8]
 80031fa:	f003 0304 	and.w	r3, r3, #4
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003204:	460b      	mov	r3, r1
 8003206:	4313      	orrs	r3, r2
 8003208:	d038      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 800320a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800320e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003210:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003214:	d00e      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 8003216:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800321a:	d815      	bhi.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 800321c:	2b00      	cmp	r3, #0
 800321e:	d017      	beq.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8003220:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003224:	d110      	bne.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003226:	4b2d      	ldr	r3, [pc, #180]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800322a:	4a2c      	ldr	r2, [pc, #176]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800322c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003230:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003232:	e00e      	b.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003234:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003238:	3308      	adds	r3, #8
 800323a:	4618      	mov	r0, r3
 800323c:	f001 fa82 	bl	8004744 <RCCEx_PLL2_Config>
 8003240:	4603      	mov	r3, r0
 8003242:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003246:	e004      	b.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800324e:	e000      	b.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8003250:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003252:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d10c      	bne.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800325a:	4b20      	ldr	r3, [pc, #128]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800325c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003260:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003264:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800326a:	491c      	ldr	r1, [pc, #112]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800326c:	4313      	orrs	r3, r2
 800326e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003272:	e003      	b.n	800327c <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003274:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003278:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800327c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003284:	2100      	movs	r1, #0
 8003286:	6039      	str	r1, [r7, #0]
 8003288:	f003 0310 	and.w	r3, r3, #16
 800328c:	607b      	str	r3, [r7, #4]
 800328e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003292:	460b      	mov	r3, r1
 8003294:	4313      	orrs	r3, r2
 8003296:	d039      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8003298:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800329c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800329e:	2b30      	cmp	r3, #48	@ 0x30
 80032a0:	d01e      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 80032a2:	2b30      	cmp	r3, #48	@ 0x30
 80032a4:	d815      	bhi.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 80032a6:	2b10      	cmp	r3, #16
 80032a8:	d002      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 80032aa:	2b20      	cmp	r3, #32
 80032ac:	d007      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 80032ae:	e010      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032b0:	4b0a      	ldr	r3, [pc, #40]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80032b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032b4:	4a09      	ldr	r2, [pc, #36]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80032b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032ba:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 80032bc:	e011      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80032be:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032c2:	3308      	adds	r3, #8
 80032c4:	4618      	mov	r0, r3
 80032c6:	f001 fa3d 	bl	8004744 <RCCEx_PLL2_Config>
 80032ca:	4603      	mov	r3, r0
 80032cc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 80032d0:	e007      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80032d8:	e003      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 80032da:	bf00      	nop
 80032dc:	44020c00 	.word	0x44020c00
        break;
 80032e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032e2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d10c      	bne.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80032ea:	4b0c      	ldr	r3, [pc, #48]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80032ec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80032f0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80032f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032fa:	4908      	ldr	r1, [pc, #32]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8003302:	e003      	b.n	800330c <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003304:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003308:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 800330c:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 8003310:	4618      	mov	r0, r3
 8003312:	37a8      	adds	r7, #168	@ 0xa8
 8003314:	46bd      	mov	sp, r7
 8003316:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800331a:	bf00      	nop
 800331c:	44020c00 	.word	0x44020c00

08003320 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8003320:	b480      	push	{r7}
 8003322:	b08b      	sub	sp, #44	@ 0x2c
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8003328:	4bad      	ldr	r3, [pc, #692]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800332a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800332c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003330:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003332:	4bab      	ldr	r3, [pc, #684]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8003334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003336:	f003 0303 	and.w	r3, r3, #3
 800333a:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800333c:	4ba8      	ldr	r3, [pc, #672]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800333e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003340:	0a1b      	lsrs	r3, r3, #8
 8003342:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003346:	61bb      	str	r3, [r7, #24]
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 8003348:	4ba5      	ldr	r3, [pc, #660]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800334a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800334c:	f003 0310 	and.w	r3, r3, #16
 8003350:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003352:	4ba3      	ldr	r3, [pc, #652]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8003354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003356:	08db      	lsrs	r3, r3, #3
 8003358:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800335c:	697a      	ldr	r2, [r7, #20]
 800335e:	fb02 f303 	mul.w	r3, r2, r3
 8003362:	ee07 3a90 	vmov	s15, r3
 8003366:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800336a:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	2b00      	cmp	r3, #0
 8003372:	f000 8126 	beq.w	80035c2 <HAL_RCCEx_GetPLL1ClockFreq+0x2a2>
  {
    switch (pll1source)
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	2b03      	cmp	r3, #3
 800337a:	d053      	beq.n	8003424 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	2b03      	cmp	r3, #3
 8003380:	d86f      	bhi.n	8003462 <HAL_RCCEx_GetPLL1ClockFreq+0x142>
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d003      	beq.n	8003390 <HAL_RCCEx_GetPLL1ClockFreq+0x70>
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	2b02      	cmp	r3, #2
 800338c:	d02b      	beq.n	80033e6 <HAL_RCCEx_GetPLL1ClockFreq+0xc6>
 800338e:	e068      	b.n	8003462 <HAL_RCCEx_GetPLL1ClockFreq+0x142>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003390:	4b93      	ldr	r3, [pc, #588]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	08db      	lsrs	r3, r3, #3
 8003396:	f003 0303 	and.w	r3, r3, #3
 800339a:	4a92      	ldr	r2, [pc, #584]	@ (80035e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800339c:	fa22 f303 	lsr.w	r3, r2, r3
 80033a0:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	ee07 3a90 	vmov	s15, r3
 80033a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	ee07 3a90 	vmov	s15, r3
 80033b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033ba:	6a3b      	ldr	r3, [r7, #32]
 80033bc:	ee07 3a90 	vmov	s15, r3
 80033c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033c4:	ed97 6a04 	vldr	s12, [r7, #16]
 80033c8:	eddf 5a87 	vldr	s11, [pc, #540]	@ 80035e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 80033cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033e0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80033e4:	e068      	b.n	80034b8 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	ee07 3a90 	vmov	s15, r3
 80033ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033f0:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 80035ec <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80033f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033f8:	6a3b      	ldr	r3, [r7, #32]
 80033fa:	ee07 3a90 	vmov	s15, r3
 80033fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003402:	ed97 6a04 	vldr	s12, [r7, #16]
 8003406:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80035e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 800340a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800340e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003412:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003416:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800341a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800341e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003422:	e049      	b.n	80034b8 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003424:	69bb      	ldr	r3, [r7, #24]
 8003426:	ee07 3a90 	vmov	s15, r3
 800342a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800342e:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80035f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8003432:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003436:	6a3b      	ldr	r3, [r7, #32]
 8003438:	ee07 3a90 	vmov	s15, r3
 800343c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003440:	ed97 6a04 	vldr	s12, [r7, #16]
 8003444:	eddf 5a68 	vldr	s11, [pc, #416]	@ 80035e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 8003448:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800344c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003450:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003454:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003458:	ee67 7a27 	vmul.f32	s15, s14, s15
 800345c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003460:	e02a      	b.n	80034b8 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003462:	4b5f      	ldr	r3, [pc, #380]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	08db      	lsrs	r3, r3, #3
 8003468:	f003 0303 	and.w	r3, r3, #3
 800346c:	4a5d      	ldr	r2, [pc, #372]	@ (80035e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800346e:	fa22 f303 	lsr.w	r3, r2, r3
 8003472:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	ee07 3a90 	vmov	s15, r3
 800347a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	ee07 3a90 	vmov	s15, r3
 8003484:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003488:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800348c:	6a3b      	ldr	r3, [r7, #32]
 800348e:	ee07 3a90 	vmov	s15, r3
 8003492:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003496:	ed97 6a04 	vldr	s12, [r7, #16]
 800349a:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80035e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 800349e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80034a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034b2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80034b6:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80034b8:	4b49      	ldr	r3, [pc, #292]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80034c4:	d121      	bne.n	800350a <HAL_RCCEx_GetPLL1ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80034c6:	4b46      	ldr	r3, [pc, #280]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80034c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d017      	beq.n	8003502 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80034d2:	4b43      	ldr	r3, [pc, #268]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80034d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034d6:	0a5b      	lsrs	r3, r3, #9
 80034d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80034dc:	ee07 3a90 	vmov	s15, r3
 80034e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80034e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80034e8:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80034ec:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80034f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034f8:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	601a      	str	r2, [r3, #0]
 8003500:	e006      	b.n	8003510 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	601a      	str	r2, [r3, #0]
 8003508:	e002      	b.n	8003510 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003510:	4b33      	ldr	r3, [pc, #204]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003518:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800351c:	d121      	bne.n	8003562 <HAL_RCCEx_GetPLL1ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800351e:	4b30      	ldr	r3, [pc, #192]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8003520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d017      	beq.n	800355a <HAL_RCCEx_GetPLL1ClockFreq+0x23a>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800352a:	4b2d      	ldr	r3, [pc, #180]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800352c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800352e:	0c1b      	lsrs	r3, r3, #16
 8003530:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003534:	ee07 3a90 	vmov	s15, r3
 8003538:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800353c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003540:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8003544:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003548:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800354c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003550:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	605a      	str	r2, [r3, #4]
 8003558:	e006      	b.n	8003568 <HAL_RCCEx_GetPLL1ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	605a      	str	r2, [r3, #4]
 8003560:	e002      	b.n	8003568 <HAL_RCCEx_GetPLL1ClockFreq+0x248>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003568:	4b1d      	ldr	r3, [pc, #116]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003570:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003574:	d121      	bne.n	80035ba <HAL_RCCEx_GetPLL1ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8003576:	4b1a      	ldr	r3, [pc, #104]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8003578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800357a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d017      	beq.n	80035b2 <HAL_RCCEx_GetPLL1ClockFreq+0x292>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003582:	4b17      	ldr	r3, [pc, #92]	@ (80035e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8003584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003586:	0e1b      	lsrs	r3, r3, #24
 8003588:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800358c:	ee07 3a90 	vmov	s15, r3
 8003590:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8003594:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003598:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800359c:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80035a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035a8:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80035b0:	e010      	b.n	80035d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	609a      	str	r2, [r3, #8]
}
 80035b8:	e00c      	b.n	80035d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	609a      	str	r2, [r3, #8]
}
 80035c0:	e008      	b.n	80035d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	609a      	str	r2, [r3, #8]
}
 80035d4:	bf00      	nop
 80035d6:	372c      	adds	r7, #44	@ 0x2c
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr
 80035e0:	44020c00 	.word	0x44020c00
 80035e4:	03d09000 	.word	0x03d09000
 80035e8:	46000000 	.word	0x46000000
 80035ec:	4a742400 	.word	0x4a742400
 80035f0:	4bb71b00 	.word	0x4bb71b00

080035f4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b08b      	sub	sp, #44	@ 0x2c
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80035fc:	4bad      	ldr	r3, [pc, #692]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80035fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003600:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003604:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8003606:	4bab      	ldr	r3, [pc, #684]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8003608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800360a:	f003 0303 	and.w	r3, r3, #3
 800360e:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8003610:	4ba8      	ldr	r3, [pc, #672]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8003612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003614:	0a1b      	lsrs	r3, r3, #8
 8003616:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800361a:	61bb      	str	r3, [r7, #24]
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 800361c:	4ba5      	ldr	r3, [pc, #660]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 800361e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003620:	f003 0310 	and.w	r3, r3, #16
 8003624:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003626:	4ba3      	ldr	r3, [pc, #652]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8003628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362a:	08db      	lsrs	r3, r3, #3
 800362c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003630:	697a      	ldr	r2, [r7, #20]
 8003632:	fb02 f303 	mul.w	r3, r2, r3
 8003636:	ee07 3a90 	vmov	s15, r3
 800363a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800363e:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	2b00      	cmp	r3, #0
 8003646:	f000 8126 	beq.w	8003896 <HAL_RCCEx_GetPLL2ClockFreq+0x2a2>
  {
    switch (pll2source)
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	2b03      	cmp	r3, #3
 800364e:	d053      	beq.n	80036f8 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	2b03      	cmp	r3, #3
 8003654:	d86f      	bhi.n	8003736 <HAL_RCCEx_GetPLL2ClockFreq+0x142>
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d003      	beq.n	8003664 <HAL_RCCEx_GetPLL2ClockFreq+0x70>
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	2b02      	cmp	r3, #2
 8003660:	d02b      	beq.n	80036ba <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
 8003662:	e068      	b.n	8003736 <HAL_RCCEx_GetPLL2ClockFreq+0x142>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003664:	4b93      	ldr	r3, [pc, #588]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	08db      	lsrs	r3, r3, #3
 800366a:	f003 0303 	and.w	r3, r3, #3
 800366e:	4a92      	ldr	r2, [pc, #584]	@ (80038b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003670:	fa22 f303 	lsr.w	r3, r2, r3
 8003674:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	ee07 3a90 	vmov	s15, r3
 800367c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003680:	69bb      	ldr	r3, [r7, #24]
 8003682:	ee07 3a90 	vmov	s15, r3
 8003686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800368a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800368e:	6a3b      	ldr	r3, [r7, #32]
 8003690:	ee07 3a90 	vmov	s15, r3
 8003694:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003698:	ed97 6a04 	vldr	s12, [r7, #16]
 800369c:	eddf 5a87 	vldr	s11, [pc, #540]	@ 80038bc <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 80036a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036b4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80036b8:	e068      	b.n	800378c <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	ee07 3a90 	vmov	s15, r3
 80036c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036c4:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 80038c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80036c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036cc:	6a3b      	ldr	r3, [r7, #32]
 80036ce:	ee07 3a90 	vmov	s15, r3
 80036d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036d6:	ed97 6a04 	vldr	s12, [r7, #16]
 80036da:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80038bc <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 80036de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036f2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80036f6:	e049      	b.n	800378c <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	ee07 3a90 	vmov	s15, r3
 80036fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003702:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80038c4 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8003706:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800370a:	6a3b      	ldr	r3, [r7, #32]
 800370c:	ee07 3a90 	vmov	s15, r3
 8003710:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003714:	ed97 6a04 	vldr	s12, [r7, #16]
 8003718:	eddf 5a68 	vldr	s11, [pc, #416]	@ 80038bc <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 800371c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003720:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003724:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003728:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800372c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003730:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003734:	e02a      	b.n	800378c <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003736:	4b5f      	ldr	r3, [pc, #380]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	08db      	lsrs	r3, r3, #3
 800373c:	f003 0303 	and.w	r3, r3, #3
 8003740:	4a5d      	ldr	r2, [pc, #372]	@ (80038b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003742:	fa22 f303 	lsr.w	r3, r2, r3
 8003746:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	ee07 3a90 	vmov	s15, r3
 800374e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003752:	69bb      	ldr	r3, [r7, #24]
 8003754:	ee07 3a90 	vmov	s15, r3
 8003758:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800375c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003760:	6a3b      	ldr	r3, [r7, #32]
 8003762:	ee07 3a90 	vmov	s15, r3
 8003766:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800376a:	ed97 6a04 	vldr	s12, [r7, #16]
 800376e:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80038bc <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 8003772:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003776:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800377a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800377e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003786:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800378a:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800378c:	4b49      	ldr	r3, [pc, #292]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003794:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003798:	d121      	bne.n	80037de <HAL_RCCEx_GetPLL2ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800379a:	4b46      	ldr	r3, [pc, #280]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 800379c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800379e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d017      	beq.n	80037d6 <HAL_RCCEx_GetPLL2ClockFreq+0x1e2>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80037a6:	4b43      	ldr	r3, [pc, #268]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80037a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037aa:	0a5b      	lsrs	r3, r3, #9
 80037ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037b0:	ee07 3a90 	vmov	s15, r3
 80037b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 80037b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80037bc:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80037c0:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80037c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037cc:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	601a      	str	r2, [r3, #0]
 80037d4:	e006      	b.n	80037e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	601a      	str	r2, [r3, #0]
 80037dc:	e002      	b.n	80037e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80037e4:	4b33      	ldr	r3, [pc, #204]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037f0:	d121      	bne.n	8003836 <HAL_RCCEx_GetPLL2ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80037f2:	4b30      	ldr	r3, [pc, #192]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80037f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d017      	beq.n	800382e <HAL_RCCEx_GetPLL2ClockFreq+0x23a>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80037fe:	4b2d      	ldr	r3, [pc, #180]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8003800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003802:	0c1b      	lsrs	r3, r3, #16
 8003804:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003808:	ee07 3a90 	vmov	s15, r3
 800380c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8003810:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003814:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8003818:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800381c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003820:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003824:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	605a      	str	r2, [r3, #4]
 800382c:	e006      	b.n	800383c <HAL_RCCEx_GetPLL2ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	605a      	str	r2, [r3, #4]
 8003834:	e002      	b.n	800383c <HAL_RCCEx_GetPLL2ClockFreq+0x248>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800383c:	4b1d      	ldr	r3, [pc, #116]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003844:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003848:	d121      	bne.n	800388e <HAL_RCCEx_GetPLL2ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800384a:	4b1a      	ldr	r3, [pc, #104]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 800384c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800384e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d017      	beq.n	8003886 <HAL_RCCEx_GetPLL2ClockFreq+0x292>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003856:	4b17      	ldr	r3, [pc, #92]	@ (80038b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8003858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800385a:	0e1b      	lsrs	r3, r3, #24
 800385c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003860:	ee07 3a90 	vmov	s15, r3
 8003864:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8003868:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800386c:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8003870:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003874:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003878:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800387c:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003884:	e010      	b.n	80038a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	609a      	str	r2, [r3, #8]
}
 800388c:	e00c      	b.n	80038a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	609a      	str	r2, [r3, #8]
}
 8003894:	e008      	b.n	80038a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	609a      	str	r2, [r3, #8]
}
 80038a8:	bf00      	nop
 80038aa:	372c      	adds	r7, #44	@ 0x2c
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr
 80038b4:	44020c00 	.word	0x44020c00
 80038b8:	03d09000 	.word	0x03d09000
 80038bc:	46000000 	.word	0x46000000
 80038c0:	4a742400 	.word	0x4a742400
 80038c4:	4bb71b00 	.word	0x4bb71b00

080038c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b08c      	sub	sp, #48	@ 0x30
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80038d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80038d6:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 80038da:	430b      	orrs	r3, r1
 80038dc:	d14b      	bne.n	8003976 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80038de:	4bc4      	ldr	r3, [pc, #784]	@ (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80038e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038e8:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80038ea:	4bc1      	ldr	r3, [pc, #772]	@ (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80038ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038f0:	f003 0302 	and.w	r3, r3, #2
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d108      	bne.n	800390a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80038f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038fe:	d104      	bne.n	800390a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8003900:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003904:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003906:	f000 bf14 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800390a:	4bb9      	ldr	r3, [pc, #740]	@ (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800390c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003910:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003914:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003918:	d108      	bne.n	800392c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800391a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800391c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003920:	d104      	bne.n	800392c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8003922:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003926:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003928:	f000 bf03 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 800392c:	4bb0      	ldr	r3, [pc, #704]	@ (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003934:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003938:	d119      	bne.n	800396e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 800393a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800393c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003940:	d115      	bne.n	800396e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8003942:	4bab      	ldr	r3, [pc, #684]	@ (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003944:	69db      	ldr	r3, [r3, #28]
 8003946:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800394a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800394e:	d30a      	bcc.n	8003966 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8003950:	4ba7      	ldr	r3, [pc, #668]	@ (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003952:	69db      	ldr	r3, [r3, #28]
 8003954:	0a1b      	lsrs	r3, r3, #8
 8003956:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800395a:	4aa6      	ldr	r2, [pc, #664]	@ (8003bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 800395c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003960:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8003962:	f000 bee6 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 8003966:	2300      	movs	r3, #0
 8003968:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800396a:	f000 bee2 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800396e:	2300      	movs	r3, #0
 8003970:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003972:	f000 bede 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8003976:	e9d7 2300 	ldrd	r2, r3, [r7]
 800397a:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 800397e:	ea52 0301 	orrs.w	r3, r2, r1
 8003982:	f000 838e 	beq.w	80040a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8003986:	e9d7 2300 	ldrd	r2, r3, [r7]
 800398a:	2a01      	cmp	r2, #1
 800398c:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8003990:	f080 86cc 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003994:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003998:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 800399c:	ea52 0301 	orrs.w	r3, r2, r1
 80039a0:	f000 82aa 	beq.w	8003ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 80039a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039a8:	2a01      	cmp	r2, #1
 80039aa:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 80039ae:	f080 86bd 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80039b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039b6:	f1a3 0110 	sub.w	r1, r3, #16
 80039ba:	ea52 0301 	orrs.w	r3, r2, r1
 80039be:	f000 8681 	beq.w	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 80039c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039c6:	2a01      	cmp	r2, #1
 80039c8:	f173 0310 	sbcs.w	r3, r3, #16
 80039cc:	f080 86ae 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80039d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039d4:	1f19      	subs	r1, r3, #4
 80039d6:	ea52 0301 	orrs.w	r3, r2, r1
 80039da:	f000 84b1 	beq.w	8004340 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 80039de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039e2:	2a01      	cmp	r2, #1
 80039e4:	f173 0304 	sbcs.w	r3, r3, #4
 80039e8:	f080 86a0 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80039ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039f0:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 80039f4:	430b      	orrs	r3, r1
 80039f6:	f000 85aa 	beq.w	800454e <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 80039fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039fe:	497e      	ldr	r1, [pc, #504]	@ (8003bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8003a00:	428a      	cmp	r2, r1
 8003a02:	f173 0300 	sbcs.w	r3, r3, #0
 8003a06:	f080 8691 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003a0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a0e:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8003a12:	430b      	orrs	r3, r1
 8003a14:	f000 8532 	beq.w	800447c <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8003a18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a1c:	4977      	ldr	r1, [pc, #476]	@ (8003bfc <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8003a1e:	428a      	cmp	r2, r1
 8003a20:	f173 0300 	sbcs.w	r3, r3, #0
 8003a24:	f080 8682 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003a28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a2c:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8003a30:	430b      	orrs	r3, r1
 8003a32:	f000 84bc 	beq.w	80043ae <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 8003a36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a3a:	4971      	ldr	r1, [pc, #452]	@ (8003c00 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8003a3c:	428a      	cmp	r2, r1
 8003a3e:	f173 0300 	sbcs.w	r3, r3, #0
 8003a42:	f080 8673 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003a46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a4a:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8003a4e:	430b      	orrs	r3, r1
 8003a50:	f000 85f2 	beq.w	8004638 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 8003a54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a58:	496a      	ldr	r1, [pc, #424]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8003a5a:	428a      	cmp	r2, r1
 8003a5c:	f173 0300 	sbcs.w	r3, r3, #0
 8003a60:	f080 8664 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003a64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a68:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8003a6c:	430b      	orrs	r3, r1
 8003a6e:	f000 81e5 	beq.w	8003e3c <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8003a72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a76:	4964      	ldr	r1, [pc, #400]	@ (8003c08 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8003a78:	428a      	cmp	r2, r1
 8003a7a:	f173 0300 	sbcs.w	r3, r3, #0
 8003a7e:	f080 8655 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003a82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a86:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8003a8a:	430b      	orrs	r3, r1
 8003a8c:	f000 83cc 	beq.w	8004228 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8003a90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a94:	495d      	ldr	r1, [pc, #372]	@ (8003c0c <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8003a96:	428a      	cmp	r2, r1
 8003a98:	f173 0300 	sbcs.w	r3, r3, #0
 8003a9c:	f080 8646 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003aa0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003aa4:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8003aa8:	430b      	orrs	r3, r1
 8003aaa:	f000 8331 	beq.w	8004110 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8003aae:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ab2:	4957      	ldr	r1, [pc, #348]	@ (8003c10 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8003ab4:	428a      	cmp	r2, r1
 8003ab6:	f173 0300 	sbcs.w	r3, r3, #0
 8003aba:	f080 8637 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003abe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ac2:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8003ac6:	430b      	orrs	r3, r1
 8003ac8:	f000 82bb 	beq.w	8004042 <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8003acc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ad0:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8003ad4:	f173 0300 	sbcs.w	r3, r3, #0
 8003ad8:	f080 8628 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003adc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ae0:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8003ae4:	430b      	orrs	r3, r1
 8003ae6:	f000 826d 	beq.w	8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8003aea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003aee:	f244 0101 	movw	r1, #16385	@ 0x4001
 8003af2:	428a      	cmp	r2, r1
 8003af4:	f173 0300 	sbcs.w	r3, r3, #0
 8003af8:	f080 8618 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003afc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b00:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8003b04:	430b      	orrs	r3, r1
 8003b06:	f000 821e 	beq.w	8003f46 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8003b0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b0e:	f242 0101 	movw	r1, #8193	@ 0x2001
 8003b12:	428a      	cmp	r2, r1
 8003b14:	f173 0300 	sbcs.w	r3, r3, #0
 8003b18:	f080 8608 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003b1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b20:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8003b24:	430b      	orrs	r3, r1
 8003b26:	f000 8137 	beq.w	8003d98 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8003b2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b2e:	f241 0101 	movw	r1, #4097	@ 0x1001
 8003b32:	428a      	cmp	r2, r1
 8003b34:	f173 0300 	sbcs.w	r3, r3, #0
 8003b38:	f080 85f8 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003b3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b40:	1f11      	subs	r1, r2, #4
 8003b42:	430b      	orrs	r3, r1
 8003b44:	f000 80d2 	beq.w	8003cec <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8003b48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b4c:	2a05      	cmp	r2, #5
 8003b4e:	f173 0300 	sbcs.w	r3, r3, #0
 8003b52:	f080 85eb 	bcs.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003b56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b5a:	1e51      	subs	r1, r2, #1
 8003b5c:	430b      	orrs	r3, r1
 8003b5e:	d006      	beq.n	8003b6e <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8003b60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b64:	1e91      	subs	r1, r2, #2
 8003b66:	430b      	orrs	r3, r1
 8003b68:	d06c      	beq.n	8003c44 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8003b6a:	f000 bddf 	b.w	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003b6e:	4b20      	ldr	r3, [pc, #128]	@ (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003b70:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8003b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d104      	bne.n	8003b8a <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8003b80:	f7fe fd46 	bl	8002610 <HAL_RCC_GetPCLK2Freq>
 8003b84:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8003b86:	f000 bdd4 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8003b8a:	4b19      	ldr	r3, [pc, #100]	@ (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b96:	d10a      	bne.n	8003bae <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8003b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d107      	bne.n	8003bae <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003b9e:	f107 030c 	add.w	r3, r7, #12
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7ff fd26 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bac:	e048      	b.n	8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8003bae:	4b10      	ldr	r3, [pc, #64]	@ (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d10c      	bne.n	8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8003bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bbc:	2b03      	cmp	r3, #3
 8003bbe:	d109      	bne.n	8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	08db      	lsrs	r3, r3, #3
 8003bc6:	f003 0303 	and.w	r3, r3, #3
 8003bca:	4a12      	ldr	r2, [pc, #72]	@ (8003c14 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8003bcc:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bd2:	e035      	b.n	8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8003bd4:	4b06      	ldr	r3, [pc, #24]	@ (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003be0:	d11c      	bne.n	8003c1c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8003be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003be4:	2b04      	cmp	r3, #4
 8003be6:	d119      	bne.n	8003c1c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8003be8:	4b0b      	ldr	r3, [pc, #44]	@ (8003c18 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8003bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bec:	e028      	b.n	8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8003bee:	bf00      	nop
 8003bf0:	44020c00 	.word	0x44020c00
 8003bf4:	016e3600 	.word	0x016e3600
 8003bf8:	20000001 	.word	0x20000001
 8003bfc:	10000001 	.word	0x10000001
 8003c00:	08000001 	.word	0x08000001
 8003c04:	04000001 	.word	0x04000001
 8003c08:	00200001 	.word	0x00200001
 8003c0c:	00040001 	.word	0x00040001
 8003c10:	00020001 	.word	0x00020001
 8003c14:	03d09000 	.word	0x03d09000
 8003c18:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8003c1c:	4b9f      	ldr	r3, [pc, #636]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003c1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d106      	bne.n	8003c38 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8003c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c2c:	2b05      	cmp	r3, #5
 8003c2e:	d103      	bne.n	8003c38 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 8003c30:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c36:	e003      	b.n	8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003c3c:	f000 bd79 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003c40:	f000 bd77 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003c44:	4b95      	ldr	r3, [pc, #596]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003c46:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003c4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c4e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8003c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d104      	bne.n	8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8003c56:	f7fe fcc5 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
 8003c5a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8003c5c:	f000 bd69 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8003c60:	4b8e      	ldr	r3, [pc, #568]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c6c:	d10a      	bne.n	8003c84 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8003c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c70:	2b08      	cmp	r3, #8
 8003c72:	d107      	bne.n	8003c84 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003c74:	f107 030c 	add.w	r3, r7, #12
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7ff fcbb 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c82:	e031      	b.n	8003ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8003c84:	4b85      	ldr	r3, [pc, #532]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0302 	and.w	r3, r3, #2
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d10c      	bne.n	8003caa <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8003c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c92:	2b18      	cmp	r3, #24
 8003c94:	d109      	bne.n	8003caa <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003c96:	4b81      	ldr	r3, [pc, #516]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	08db      	lsrs	r3, r3, #3
 8003c9c:	f003 0303 	and.w	r3, r3, #3
 8003ca0:	4a7f      	ldr	r2, [pc, #508]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8003ca2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ca8:	e01e      	b.n	8003ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8003caa:	4b7c      	ldr	r3, [pc, #496]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cb6:	d105      	bne.n	8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8003cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cba:	2b20      	cmp	r3, #32
 8003cbc:	d102      	bne.n	8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8003cbe:	4b79      	ldr	r3, [pc, #484]	@ (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8003cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cc2:	e011      	b.n	8003ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8003cc4:	4b75      	ldr	r3, [pc, #468]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003cc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d106      	bne.n	8003ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8003cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cd4:	2b28      	cmp	r3, #40	@ 0x28
 8003cd6:	d103      	bne.n	8003ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8003cd8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cde:	e003      	b.n	8003ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003ce4:	f000 bd25 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003ce8:	f000 bd23 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003cec:	4b6b      	ldr	r3, [pc, #428]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003cee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003cf2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8003cf6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8003cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d104      	bne.n	8003d08 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8003cfe:	f7fe fc71 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
 8003d02:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8003d04:	f000 bd15 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8003d08:	4b64      	ldr	r3, [pc, #400]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d14:	d10a      	bne.n	8003d2c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 8003d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d18:	2b40      	cmp	r3, #64	@ 0x40
 8003d1a:	d107      	bne.n	8003d2c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003d1c:	f107 030c 	add.w	r3, r7, #12
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7ff fc67 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d2a:	e033      	b.n	8003d94 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8003d2c:	4b5b      	ldr	r3, [pc, #364]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 0302 	and.w	r3, r3, #2
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d10c      	bne.n	8003d52 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8003d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d3c:	d109      	bne.n	8003d52 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003d3e:	4b57      	ldr	r3, [pc, #348]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	08db      	lsrs	r3, r3, #3
 8003d44:	f003 0303 	and.w	r3, r3, #3
 8003d48:	4a55      	ldr	r2, [pc, #340]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8003d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d50:	e020      	b.n	8003d94 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8003d52:	4b52      	ldr	r3, [pc, #328]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d5e:	d106      	bne.n	8003d6e <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8003d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d66:	d102      	bne.n	8003d6e <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8003d68:	4b4e      	ldr	r3, [pc, #312]	@ (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8003d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d6c:	e012      	b.n	8003d94 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8003d6e:	4b4b      	ldr	r3, [pc, #300]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d107      	bne.n	8003d8c <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8003d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d7e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003d82:	d103      	bne.n	8003d8c <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 8003d84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d8a:	e003      	b.n	8003d94 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003d90:	f000 bccf 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003d94:	f000 bccd 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003d98:	4b40      	ldr	r3, [pc, #256]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d9e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8003da2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8003da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d104      	bne.n	8003db4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8003daa:	f7fe fc47 	bl	800263c <HAL_RCC_GetPCLK3Freq>
 8003dae:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8003db0:	f000 bcbf 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8003db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003db6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003dba:	d108      	bne.n	8003dce <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003dbc:	f107 030c 	add.w	r3, r7, #12
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7ff fc17 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003dca:	f000 bcb2 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8003dce:	4b33      	ldr	r3, [pc, #204]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d10d      	bne.n	8003df6 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8003dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ddc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003de0:	d109      	bne.n	8003df6 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003de2:	4b2e      	ldr	r3, [pc, #184]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	08db      	lsrs	r3, r3, #3
 8003de8:	f003 0303 	and.w	r3, r3, #3
 8003dec:	4a2c      	ldr	r2, [pc, #176]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8003dee:	fa22 f303 	lsr.w	r3, r2, r3
 8003df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003df4:	e020      	b.n	8003e38 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8003df6:	4b29      	ldr	r3, [pc, #164]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e02:	d106      	bne.n	8003e12 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8003e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e06:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e0a:	d102      	bne.n	8003e12 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 8003e0c:	4b25      	ldr	r3, [pc, #148]	@ (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8003e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e10:	e012      	b.n	8003e38 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8003e12:	4b22      	ldr	r3, [pc, #136]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003e14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e18:	f003 0302 	and.w	r3, r3, #2
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d107      	bne.n	8003e30 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 8003e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e22:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003e26:	d103      	bne.n	8003e30 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 8003e28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e2e:	e003      	b.n	8003e38 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 8003e30:	2300      	movs	r3, #0
 8003e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003e34:	f000 bc7d 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003e38:	f000 bc7b 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8003e3c:	4b17      	ldr	r3, [pc, #92]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003e3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003e42:	f003 0307 	and.w	r3, r3, #7
 8003e46:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8003e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d104      	bne.n	8003e58 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8003e4e:	f7fe fbad 	bl	80025ac <HAL_RCC_GetHCLKFreq>
 8003e52:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8003e54:	f000 bc6d 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8003e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d104      	bne.n	8003e68 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003e5e:	f7fe fa79 	bl	8002354 <HAL_RCC_GetSysClockFreq>
 8003e62:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 8003e64:	f000 bc65 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8003e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d108      	bne.n	8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003e6e:	f107 030c 	add.w	r3, r7, #12
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7ff fbbe 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003e7c:	f000 bc59 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8003e80:	4b06      	ldr	r3, [pc, #24]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e8c:	d10e      	bne.n	8003eac <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8003e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e90:	2b03      	cmp	r3, #3
 8003e92:	d10b      	bne.n	8003eac <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 8003e94:	4b04      	ldr	r3, [pc, #16]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8003e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e98:	e02c      	b.n	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8003e9a:	bf00      	nop
 8003e9c:	44020c00 	.word	0x44020c00
 8003ea0:	03d09000 	.word	0x03d09000
 8003ea4:	003d0900 	.word	0x003d0900
 8003ea8:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8003eac:	4b95      	ldr	r3, [pc, #596]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0302 	and.w	r3, r3, #2
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d10c      	bne.n	8003ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8003eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eba:	2b04      	cmp	r3, #4
 8003ebc:	d109      	bne.n	8003ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003ebe:	4b91      	ldr	r3, [pc, #580]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	08db      	lsrs	r3, r3, #3
 8003ec4:	f003 0303 	and.w	r3, r3, #3
 8003ec8:	4a8f      	ldr	r2, [pc, #572]	@ (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8003eca:	fa22 f303 	lsr.w	r3, r2, r3
 8003ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ed0:	e010      	b.n	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8003ed2:	4b8c      	ldr	r3, [pc, #560]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003eda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ede:	d105      	bne.n	8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8003ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ee2:	2b05      	cmp	r3, #5
 8003ee4:	d102      	bne.n	8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 8003ee6:	4b89      	ldr	r3, [pc, #548]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8003ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003eea:	e003      	b.n	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8003eec:	2300      	movs	r3, #0
 8003eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003ef0:	f000 bc1f 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003ef4:	f000 bc1d 	b.w	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8003ef8:	4b82      	ldr	r3, [pc, #520]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003efa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003efe:	f003 0308 	and.w	r3, r3, #8
 8003f02:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8003f04:	4b7f      	ldr	r3, [pc, #508]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003f06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d106      	bne.n	8003f20 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8003f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d103      	bne.n	8003f20 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 8003f18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f1e:	e011      	b.n	8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8003f20:	4b78      	ldr	r3, [pc, #480]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003f22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f2e:	d106      	bne.n	8003f3e <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 8003f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f32:	2b08      	cmp	r3, #8
 8003f34:	d103      	bne.n	8003f3e <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 8003f36:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f3c:	e002      	b.n	8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8003f42:	e3f6      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003f44:	e3f5      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003f46:	4b6f      	ldr	r3, [pc, #444]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003f48:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003f4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f50:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8003f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d103      	bne.n	8003f60 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8003f58:	f7fe fb44 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
 8003f5c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8003f5e:	e3e8      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8003f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f66:	d107      	bne.n	8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003f68:	f107 030c 	add.w	r3, r7, #12
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7ff fb41 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003f76:	e3dc      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8003f78:	4b62      	ldr	r3, [pc, #392]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d10d      	bne.n	8003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8003f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f86:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f8a:	d109      	bne.n	8003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003f8c:	4b5d      	ldr	r3, [pc, #372]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	08db      	lsrs	r3, r3, #3
 8003f92:	f003 0303 	and.w	r3, r3, #3
 8003f96:	4a5c      	ldr	r2, [pc, #368]	@ (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8003f98:	fa22 f303 	lsr.w	r3, r2, r3
 8003f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f9e:	e010      	b.n	8003fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8003fa0:	4b58      	ldr	r3, [pc, #352]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fac:	d106      	bne.n	8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8003fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003fb4:	d102      	bne.n	8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 8003fb6:	4b55      	ldr	r3, [pc, #340]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8003fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fba:	e002      	b.n	8003fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003fc0:	e3b7      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003fc2:	e3b6      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003fc4:	4b4f      	ldr	r3, [pc, #316]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003fc6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003fca:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003fce:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8003fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d103      	bne.n	8003fde <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8003fd6:	f7fe fb05 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
 8003fda:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8003fdc:	e3a9      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8003fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fe0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003fe4:	d107      	bne.n	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003fe6:	f107 030c 	add.w	r3, r7, #12
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7ff fb02 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003ff4:	e39d      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8003ff6:	4b43      	ldr	r3, [pc, #268]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d10d      	bne.n	800401e <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8004002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004004:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004008:	d109      	bne.n	800401e <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800400a:	4b3e      	ldr	r3, [pc, #248]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	08db      	lsrs	r3, r3, #3
 8004010:	f003 0303 	and.w	r3, r3, #3
 8004014:	4a3c      	ldr	r2, [pc, #240]	@ (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004016:	fa22 f303 	lsr.w	r3, r2, r3
 800401a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800401c:	e010      	b.n	8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800401e:	4b39      	ldr	r3, [pc, #228]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004026:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800402a:	d106      	bne.n	800403a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 800402c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800402e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004032:	d102      	bne.n	800403a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 8004034:	4b35      	ldr	r3, [pc, #212]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004036:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004038:	e002      	b.n	8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 800403a:	2300      	movs	r3, #0
 800403c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800403e:	e378      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004040:	e377      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8004042:	4b30      	ldr	r3, [pc, #192]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004044:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004048:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800404c:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800404e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004050:	2b00      	cmp	r3, #0
 8004052:	d103      	bne.n	800405c <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004054:	f7fe fac6 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
 8004058:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800405a:	e36a      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 800405c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800405e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004062:	d107      	bne.n	8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004064:	f107 030c 	add.w	r3, r7, #12
 8004068:	4618      	mov	r0, r3
 800406a:	f7ff fac3 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004072:	e35e      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8004074:	4b23      	ldr	r3, [pc, #140]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0302 	and.w	r3, r3, #2
 800407c:	2b02      	cmp	r3, #2
 800407e:	d10d      	bne.n	800409c <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8004080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004082:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004086:	d109      	bne.n	800409c <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004088:	4b1e      	ldr	r3, [pc, #120]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	08db      	lsrs	r3, r3, #3
 800408e:	f003 0303 	and.w	r3, r3, #3
 8004092:	4a1d      	ldr	r2, [pc, #116]	@ (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004094:	fa22 f303 	lsr.w	r3, r2, r3
 8004098:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800409a:	e34a      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 800409c:	2300      	movs	r3, #0
 800409e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80040a0:	e347      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 80040a2:	4b18      	ldr	r3, [pc, #96]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80040a4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80040a8:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80040ac:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 80040ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d103      	bne.n	80040bc <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80040b4:	f7fe fac2 	bl	800263c <HAL_RCC_GetPCLK3Freq>
 80040b8:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80040ba:	e33a      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 80040bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040c2:	d107      	bne.n	80040d4 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80040c4:	f107 030c 	add.w	r3, r7, #12
 80040c8:	4618      	mov	r0, r3
 80040ca:	f7ff fa93 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80040d2:	e32e      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 80040d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d10d      	bne.n	80040fc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 80040e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040e6:	d109      	bne.n	80040fc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80040e8:	4b06      	ldr	r3, [pc, #24]	@ (8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	08db      	lsrs	r3, r3, #3
 80040ee:	f003 0303 	and.w	r3, r3, #3
 80040f2:	4a05      	ldr	r2, [pc, #20]	@ (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80040f4:	fa22 f303 	lsr.w	r3, r2, r3
 80040f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80040fa:	e31a      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 80040fc:	2300      	movs	r3, #0
 80040fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004100:	e317      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004102:	bf00      	nop
 8004104:	44020c00 	.word	0x44020c00
 8004108:	03d09000 	.word	0x03d09000
 800410c:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004110:	4b9b      	ldr	r3, [pc, #620]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004112:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004116:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800411a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800411c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800411e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004122:	d044      	beq.n	80041ae <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8004124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004126:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800412a:	d879      	bhi.n	8004220 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 800412c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800412e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004132:	d02d      	beq.n	8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8004134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004136:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800413a:	d871      	bhi.n	8004220 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 800413c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800413e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004142:	d017      	beq.n	8004174 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 8004144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004146:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800414a:	d869      	bhi.n	8004220 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 800414c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800414e:	2b00      	cmp	r3, #0
 8004150:	d004      	beq.n	800415c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8004152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004154:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004158:	d004      	beq.n	8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 800415a:	e061      	b.n	8004220 <HAL_RCCEx_GetPeriphCLKFreq+0x958>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800415c:	f7fe fa6e 	bl	800263c <HAL_RCC_GetPCLK3Freq>
 8004160:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8004162:	e060      	b.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004164:	f107 030c 	add.w	r3, r7, #12
 8004168:	4618      	mov	r0, r3
 800416a:	f7ff fa43 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004172:	e058      	b.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004174:	4b82      	ldr	r3, [pc, #520]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004176:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800417a:	f003 0302 	and.w	r3, r3, #2
 800417e:	2b02      	cmp	r3, #2
 8004180:	d103      	bne.n	800418a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 8004182:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004186:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004188:	e04d      	b.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 800418a:	2300      	movs	r3, #0
 800418c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800418e:	e04a      	b.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8004190:	4b7b      	ldr	r3, [pc, #492]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004192:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004196:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800419a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800419e:	d103      	bne.n	80041a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 80041a0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80041a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80041a6:	e03e      	b.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 80041a8:	2300      	movs	r3, #0
 80041aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80041ac:	e03b      	b.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80041ae:	4b74      	ldr	r3, [pc, #464]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80041b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80041b4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80041b8:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80041ba:	4b71      	ldr	r3, [pc, #452]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d10c      	bne.n	80041e0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 80041c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d109      	bne.n	80041e0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80041cc:	4b6c      	ldr	r3, [pc, #432]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	08db      	lsrs	r3, r3, #3
 80041d2:	f003 0303 	and.w	r3, r3, #3
 80041d6:	4a6b      	ldr	r2, [pc, #428]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 80041d8:	fa22 f303 	lsr.w	r3, r2, r3
 80041dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041de:	e01e      	b.n	800421e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80041e0:	4b67      	ldr	r3, [pc, #412]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041ec:	d106      	bne.n	80041fc <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 80041ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041f4:	d102      	bne.n	80041fc <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80041f6:	4b64      	ldr	r3, [pc, #400]	@ (8004388 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80041f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041fa:	e010      	b.n	800421e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80041fc:	4b60      	ldr	r3, [pc, #384]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004204:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004208:	d106      	bne.n	8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 800420a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800420c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004210:	d102      	bne.n	8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004212:	4b5e      	ldr	r3, [pc, #376]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004214:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004216:	e002      	b.n	800421e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004218:	2300      	movs	r3, #0
 800421a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 800421c:	e003      	b.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 800421e:	e002      	b.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 8004220:	2300      	movs	r3, #0
 8004222:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004224:	bf00      	nop
          }
        }
        break;
 8004226:	e284      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004228:	4b55      	ldr	r3, [pc, #340]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800422a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800422e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004232:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004236:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800423a:	d044      	beq.n	80042c6 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 800423c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800423e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004242:	d879      	bhi.n	8004338 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004246:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800424a:	d02d      	beq.n	80042a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 800424c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800424e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004252:	d871      	bhi.n	8004338 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004256:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800425a:	d017      	beq.n	800428c <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 800425c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800425e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004262:	d869      	bhi.n	8004338 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004266:	2b00      	cmp	r3, #0
 8004268:	d004      	beq.n	8004274 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 800426a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800426c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004270:	d004      	beq.n	800427c <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8004272:	e061      	b.n	8004338 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8004274:	f7fe f9b6 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
 8004278:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 800427a:	e060      	b.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800427c:	f107 030c 	add.w	r3, r7, #12
 8004280:	4618      	mov	r0, r3
 8004282:	f7ff f9b7 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800428a:	e058      	b.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800428c:	4b3c      	ldr	r3, [pc, #240]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800428e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b02      	cmp	r3, #2
 8004298:	d103      	bne.n	80042a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 800429a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800429e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80042a0:	e04d      	b.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80042a6:	e04a      	b.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80042a8:	4b35      	ldr	r3, [pc, #212]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80042aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042b6:	d103      	bne.n	80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 80042b8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80042bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80042be:	e03e      	b.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 80042c0:	2300      	movs	r3, #0
 80042c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80042c4:	e03b      	b.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80042c6:	4b2e      	ldr	r3, [pc, #184]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80042c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80042cc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80042d0:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80042d2:	4b2b      	ldr	r3, [pc, #172]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0302 	and.w	r3, r3, #2
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d10c      	bne.n	80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 80042de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d109      	bne.n	80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80042e4:	4b26      	ldr	r3, [pc, #152]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	08db      	lsrs	r3, r3, #3
 80042ea:	f003 0303 	and.w	r3, r3, #3
 80042ee:	4a25      	ldr	r2, [pc, #148]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 80042f0:	fa22 f303 	lsr.w	r3, r2, r3
 80042f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042f6:	e01e      	b.n	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80042f8:	4b21      	ldr	r3, [pc, #132]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004300:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004304:	d106      	bne.n	8004314 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8004306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800430c:	d102      	bne.n	8004314 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800430e:	4b1e      	ldr	r3, [pc, #120]	@ (8004388 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8004310:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004312:	e010      	b.n	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004314:	4b1a      	ldr	r3, [pc, #104]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800431c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004320:	d106      	bne.n	8004330 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8004322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004324:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004328:	d102      	bne.n	8004330 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800432a:	4b18      	ldr	r3, [pc, #96]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 800432c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800432e:	e002      	b.n	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004330:	2300      	movs	r3, #0
 8004332:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004334:	e003      	b.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8004336:	e002      	b.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 8004338:	2300      	movs	r3, #0
 800433a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800433c:	bf00      	nop
          }
        }
        break;
 800433e:	e1f8      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8004340:	4b0f      	ldr	r3, [pc, #60]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004342:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004346:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800434a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800434c:	4b0c      	ldr	r3, [pc, #48]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004354:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004358:	d105      	bne.n	8004366 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 800435a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800435c:	2b00      	cmp	r3, #0
 800435e:	d102      	bne.n	8004366 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8004360:	4b0a      	ldr	r3, [pc, #40]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004362:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8004364:	e1e5      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8004366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004368:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800436c:	d110      	bne.n	8004390 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800436e:	f107 0318 	add.w	r3, r7, #24
 8004372:	4618      	mov	r0, r3
 8004374:	f7fe ffd4 	bl	8003320 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800437c:	e1d9      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800437e:	bf00      	nop
 8004380:	44020c00 	.word	0x44020c00
 8004384:	03d09000 	.word	0x03d09000
 8004388:	003d0900 	.word	0x003d0900
 800438c:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8004390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004392:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004396:	d107      	bne.n	80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004398:	f107 030c 	add.w	r3, r7, #12
 800439c:	4618      	mov	r0, r3
 800439e:	f7ff f929 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80043a6:	e1c4      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 80043a8:	2300      	movs	r3, #0
 80043aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80043ac:	e1c1      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80043ae:	4b9d      	ldr	r3, [pc, #628]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80043b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043b4:	f003 0307 	and.w	r3, r3, #7
 80043b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043bc:	2b04      	cmp	r3, #4
 80043be:	d859      	bhi.n	8004474 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 80043c0:	a201      	add	r2, pc, #4	@ (adr r2, 80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80043c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043c6:	bf00      	nop
 80043c8:	080043dd 	.word	0x080043dd
 80043cc:	080043ed 	.word	0x080043ed
 80043d0:	08004475 	.word	0x08004475
 80043d4:	080043fd 	.word	0x080043fd
 80043d8:	08004403 	.word	0x08004403
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80043dc:	f107 0318 	add.w	r3, r7, #24
 80043e0:	4618      	mov	r0, r3
 80043e2:	f7fe ff9d 	bl	8003320 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80043ea:	e046      	b.n	800447a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80043ec:	f107 030c 	add.w	r3, r7, #12
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7ff f8ff 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80043fa:	e03e      	b.n	800447a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80043fc:	4b8a      	ldr	r3, [pc, #552]	@ (8004628 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80043fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004400:	e03b      	b.n	800447a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004402:	4b88      	ldr	r3, [pc, #544]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004404:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004408:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800440c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800440e:	4b85      	ldr	r3, [pc, #532]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0302 	and.w	r3, r3, #2
 8004416:	2b02      	cmp	r3, #2
 8004418:	d10c      	bne.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800441a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441c:	2b00      	cmp	r3, #0
 800441e:	d109      	bne.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004420:	4b80      	ldr	r3, [pc, #512]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	08db      	lsrs	r3, r3, #3
 8004426:	f003 0303 	and.w	r3, r3, #3
 800442a:	4a80      	ldr	r2, [pc, #512]	@ (800462c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800442c:	fa22 f303 	lsr.w	r3, r2, r3
 8004430:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004432:	e01e      	b.n	8004472 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004434:	4b7b      	ldr	r3, [pc, #492]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800443c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004440:	d106      	bne.n	8004450 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8004442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004444:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004448:	d102      	bne.n	8004450 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800444a:	4b79      	ldr	r3, [pc, #484]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 800444c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800444e:	e010      	b.n	8004472 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004450:	4b74      	ldr	r3, [pc, #464]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004458:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800445c:	d106      	bne.n	800446c <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 800445e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004460:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004464:	d102      	bne.n	800446c <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004466:	4b73      	ldr	r3, [pc, #460]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8004468:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800446a:	e002      	b.n	8004472 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800446c:	2300      	movs	r3, #0
 800446e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004470:	e003      	b.n	800447a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 8004472:	e002      	b.n	800447a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 8004474:	2300      	movs	r3, #0
 8004476:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004478:	bf00      	nop
          }
        }
        break;
 800447a:	e15a      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800447c:	4b69      	ldr	r3, [pc, #420]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800447e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004482:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004486:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800448a:	2b20      	cmp	r3, #32
 800448c:	d022      	beq.n	80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 800448e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004490:	2b20      	cmp	r3, #32
 8004492:	d858      	bhi.n	8004546 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8004494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004496:	2b18      	cmp	r3, #24
 8004498:	d019      	beq.n	80044ce <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 800449a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800449c:	2b18      	cmp	r3, #24
 800449e:	d852      	bhi.n	8004546 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 80044a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d003      	beq.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 80044a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044a8:	2b08      	cmp	r3, #8
 80044aa:	d008      	beq.n	80044be <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 80044ac:	e04b      	b.n	8004546 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80044ae:	f107 0318 	add.w	r3, r7, #24
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7fe ff34 	bl	8003320 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80044bc:	e046      	b.n	800454c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80044be:	f107 030c 	add.w	r3, r7, #12
 80044c2:	4618      	mov	r0, r3
 80044c4:	f7ff f896 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80044cc:	e03e      	b.n	800454c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80044ce:	4b56      	ldr	r3, [pc, #344]	@ (8004628 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80044d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80044d2:	e03b      	b.n	800454c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80044d4:	4b53      	ldr	r3, [pc, #332]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80044d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044da:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80044de:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80044e0:	4b50      	ldr	r3, [pc, #320]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d10c      	bne.n	8004506 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 80044ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d109      	bne.n	8004506 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80044f2:	4b4c      	ldr	r3, [pc, #304]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	08db      	lsrs	r3, r3, #3
 80044f8:	f003 0303 	and.w	r3, r3, #3
 80044fc:	4a4b      	ldr	r2, [pc, #300]	@ (800462c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80044fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004502:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004504:	e01e      	b.n	8004544 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004506:	4b47      	ldr	r3, [pc, #284]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800450e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004512:	d106      	bne.n	8004522 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8004514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004516:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800451a:	d102      	bne.n	8004522 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800451c:	4b44      	ldr	r3, [pc, #272]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 800451e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004520:	e010      	b.n	8004544 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004522:	4b40      	ldr	r3, [pc, #256]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800452a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800452e:	d106      	bne.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 8004530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004532:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004536:	d102      	bne.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004538:	4b3e      	ldr	r3, [pc, #248]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 800453a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800453c:	e002      	b.n	8004544 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800453e:	2300      	movs	r3, #0
 8004540:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004542:	e003      	b.n	800454c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8004544:	e002      	b.n	800454c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 8004546:	2300      	movs	r3, #0
 8004548:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800454a:	bf00      	nop
          }
        }
        break;
 800454c:	e0f1      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800454e:	4b35      	ldr	r3, [pc, #212]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004550:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004554:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8004558:	62bb      	str	r3, [r7, #40]	@ 0x28
 800455a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800455c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004560:	d023      	beq.n	80045aa <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8004562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004564:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004568:	d858      	bhi.n	800461c <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 800456a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800456c:	2bc0      	cmp	r3, #192	@ 0xc0
 800456e:	d019      	beq.n	80045a4 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8004570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004572:	2bc0      	cmp	r3, #192	@ 0xc0
 8004574:	d852      	bhi.n	800461c <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8004576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004578:	2b00      	cmp	r3, #0
 800457a:	d003      	beq.n	8004584 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 800457c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800457e:	2b40      	cmp	r3, #64	@ 0x40
 8004580:	d008      	beq.n	8004594 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8004582:	e04b      	b.n	800461c <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004584:	f107 0318 	add.w	r3, r7, #24
 8004588:	4618      	mov	r0, r3
 800458a:	f7fe fec9 	bl	8003320 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004592:	e046      	b.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004594:	f107 030c 	add.w	r3, r7, #12
 8004598:	4618      	mov	r0, r3
 800459a:	f7ff f82b 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80045a2:	e03e      	b.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80045a4:	4b20      	ldr	r3, [pc, #128]	@ (8004628 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80045a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80045a8:	e03b      	b.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80045aa:	4b1e      	ldr	r3, [pc, #120]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80045ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045b0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80045b4:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80045b6:	4b1b      	ldr	r3, [pc, #108]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0302 	and.w	r3, r3, #2
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d10c      	bne.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 80045c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d109      	bne.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80045c8:	4b16      	ldr	r3, [pc, #88]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	08db      	lsrs	r3, r3, #3
 80045ce:	f003 0303 	and.w	r3, r3, #3
 80045d2:	4a16      	ldr	r2, [pc, #88]	@ (800462c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80045d4:	fa22 f303 	lsr.w	r3, r2, r3
 80045d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045da:	e01e      	b.n	800461a <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80045dc:	4b11      	ldr	r3, [pc, #68]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045e8:	d106      	bne.n	80045f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 80045ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045f0:	d102      	bne.n	80045f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80045f2:	4b0f      	ldr	r3, [pc, #60]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80045f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045f6:	e010      	b.n	800461a <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80045f8:	4b0a      	ldr	r3, [pc, #40]	@ (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004600:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004604:	d106      	bne.n	8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 8004606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004608:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800460c:	d102      	bne.n	8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800460e:	4b09      	ldr	r3, [pc, #36]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8004610:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004612:	e002      	b.n	800461a <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004614:	2300      	movs	r3, #0
 8004616:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004618:	e003      	b.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 800461a:	e002      	b.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 800461c:	2300      	movs	r3, #0
 800461e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004620:	bf00      	nop
          }
        }
        break;
 8004622:	e086      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004624:	44020c00 	.word	0x44020c00
 8004628:	00bb8000 	.word	0x00bb8000
 800462c:	03d09000 	.word	0x03d09000
 8004630:	003d0900 	.word	0x003d0900
 8004634:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8004638:	4b40      	ldr	r3, [pc, #256]	@ (800473c <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800463a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800463e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004642:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8004644:	4b3d      	ldr	r3, [pc, #244]	@ (800473c <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800464c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004650:	d105      	bne.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 8004652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004654:	2b00      	cmp	r3, #0
 8004656:	d102      	bne.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 8004658:	4b39      	ldr	r3, [pc, #228]	@ (8004740 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 800465a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800465c:	e031      	b.n	80046c2 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800465e:	4b37      	ldr	r3, [pc, #220]	@ (800473c <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004666:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800466a:	d10a      	bne.n	8004682 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 800466c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800466e:	2b10      	cmp	r3, #16
 8004670:	d107      	bne.n	8004682 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004672:	f107 0318 	add.w	r3, r7, #24
 8004676:	4618      	mov	r0, r3
 8004678:	f7fe fe52 	bl	8003320 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004680:	e01f      	b.n	80046c2 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8004682:	4b2e      	ldr	r3, [pc, #184]	@ (800473c <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004684:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004688:	f003 0302 	and.w	r3, r3, #2
 800468c:	2b02      	cmp	r3, #2
 800468e:	d106      	bne.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8004690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004692:	2b20      	cmp	r3, #32
 8004694:	d103      	bne.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 8004696:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800469a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800469c:	e011      	b.n	80046c2 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800469e:	4b27      	ldr	r3, [pc, #156]	@ (800473c <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80046a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046ac:	d106      	bne.n	80046bc <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 80046ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b0:	2b30      	cmp	r3, #48	@ 0x30
 80046b2:	d103      	bne.n	80046bc <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 80046b4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80046b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046ba:	e002      	b.n	80046c2 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 80046bc:	2300      	movs	r3, #0
 80046be:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 80046c0:	e037      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80046c2:	e036      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 80046c4:	4b1d      	ldr	r3, [pc, #116]	@ (800473c <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80046c6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80046ca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80046ce:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 80046d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046d2:	2b10      	cmp	r3, #16
 80046d4:	d107      	bne.n	80046e6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80046d6:	f107 0318 	add.w	r3, r7, #24
 80046da:	4618      	mov	r0, r3
 80046dc:	f7fe fe20 	bl	8003320 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 80046e4:	e025      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 80046e6:	4b15      	ldr	r3, [pc, #84]	@ (800473c <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046f2:	d10a      	bne.n	800470a <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 80046f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f6:	2b20      	cmp	r3, #32
 80046f8:	d107      	bne.n	800470a <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80046fa:	f107 030c 	add.w	r3, r7, #12
 80046fe:	4618      	mov	r0, r3
 8004700:	f7fe ff78 	bl	80035f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004708:	e00f      	b.n	800472a <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800470a:	4b0c      	ldr	r3, [pc, #48]	@ (800473c <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004712:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004716:	d105      	bne.n	8004724 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 8004718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800471a:	2b30      	cmp	r3, #48	@ 0x30
 800471c:	d102      	bne.n	8004724 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 800471e:	4b08      	ldr	r3, [pc, #32]	@ (8004740 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8004720:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004722:	e002      	b.n	800472a <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8004724:	2300      	movs	r3, #0
 8004726:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8004728:	e003      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800472a:	e002      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 800472c:	2300      	movs	r3, #0
 800472e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004730:	bf00      	nop
    }
  }

  return (frequency);
 8004732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004734:	4618      	mov	r0, r3
 8004736:	3730      	adds	r7, #48	@ 0x30
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}
 800473c:	44020c00 	.word	0x44020c00
 8004740:	02dc6c00 	.word	0x02dc6c00

08004744 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800474c:	4b48      	ldr	r3, [pc, #288]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a47      	ldr	r2, [pc, #284]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 8004752:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004756:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004758:	f7fc fc5a 	bl	8001010 <HAL_GetTick>
 800475c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800475e:	e008      	b.n	8004772 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004760:	f7fc fc56 	bl	8001010 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	2b02      	cmp	r3, #2
 800476c:	d901      	bls.n	8004772 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e07a      	b.n	8004868 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004772:	4b3f      	ldr	r3, [pc, #252]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d1f0      	bne.n	8004760 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800477e:	4b3c      	ldr	r3, [pc, #240]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 8004780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004782:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004786:	f023 0303 	bic.w	r3, r3, #3
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	6811      	ldr	r1, [r2, #0]
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	6852      	ldr	r2, [r2, #4]
 8004792:	0212      	lsls	r2, r2, #8
 8004794:	430a      	orrs	r2, r1
 8004796:	4936      	ldr	r1, [pc, #216]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 8004798:	4313      	orrs	r3, r2
 800479a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	3b01      	subs	r3, #1
 80047a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	3b01      	subs	r3, #1
 80047ac:	025b      	lsls	r3, r3, #9
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	431a      	orrs	r2, r3
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	3b01      	subs	r3, #1
 80047b8:	041b      	lsls	r3, r3, #16
 80047ba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80047be:	431a      	orrs	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	695b      	ldr	r3, [r3, #20]
 80047c4:	3b01      	subs	r3, #1
 80047c6:	061b      	lsls	r3, r3, #24
 80047c8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80047cc:	4928      	ldr	r1, [pc, #160]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80047d2:	4b27      	ldr	r3, [pc, #156]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 80047d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d6:	f023 020c 	bic.w	r2, r3, #12
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	4924      	ldr	r1, [pc, #144]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 80047e4:	4b22      	ldr	r3, [pc, #136]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 80047e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e8:	f023 0220 	bic.w	r2, r3, #32
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	69db      	ldr	r3, [r3, #28]
 80047f0:	491f      	ldr	r1, [pc, #124]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80047f6:	4b1e      	ldr	r3, [pc, #120]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 80047f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fe:	491c      	ldr	r1, [pc, #112]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 8004800:	4313      	orrs	r3, r2
 8004802:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8004804:	4b1a      	ldr	r3, [pc, #104]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 8004806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004808:	4a19      	ldr	r2, [pc, #100]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 800480a:	f023 0310 	bic.w	r3, r3, #16
 800480e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8004810:	4b17      	ldr	r3, [pc, #92]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 8004812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004814:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004818:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	6a12      	ldr	r2, [r2, #32]
 8004820:	00d2      	lsls	r2, r2, #3
 8004822:	4913      	ldr	r1, [pc, #76]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 8004824:	4313      	orrs	r3, r2
 8004826:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8004828:	4b11      	ldr	r3, [pc, #68]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 800482a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800482c:	4a10      	ldr	r2, [pc, #64]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 800482e:	f043 0310 	orr.w	r3, r3, #16
 8004832:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8004834:	4b0e      	ldr	r3, [pc, #56]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a0d      	ldr	r2, [pc, #52]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 800483a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800483e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004840:	f7fc fbe6 	bl	8001010 <HAL_GetTick>
 8004844:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004846:	e008      	b.n	800485a <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004848:	f7fc fbe2 	bl	8001010 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b02      	cmp	r3, #2
 8004854:	d901      	bls.n	800485a <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e006      	b.n	8004868 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800485a:	4b05      	ldr	r3, [pc, #20]	@ (8004870 <RCCEx_PLL2_Config+0x12c>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d0f0      	beq.n	8004848 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8004866:	2300      	movs	r3, #0

}
 8004868:	4618      	mov	r0, r3
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	44020c00 	.word	0x44020c00

08004874 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b082      	sub	sp, #8
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e049      	b.n	800491a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b00      	cmp	r3, #0
 8004890:	d106      	bne.n	80048a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 f841 	bl	8004922 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2202      	movs	r2, #2
 80048a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	3304      	adds	r3, #4
 80048b0:	4619      	mov	r1, r3
 80048b2:	4610      	mov	r0, r2
 80048b4:	f000 fa0c 	bl	8004cd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3708      	adds	r7, #8
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}

08004922 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004922:	b480      	push	{r7}
 8004924:	b083      	sub	sp, #12
 8004926:	af00      	add	r7, sp, #0
 8004928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800492a:	bf00      	nop
 800492c:	370c      	adds	r7, #12
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
	...

08004938 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004938:	b480      	push	{r7}
 800493a:	b085      	sub	sp, #20
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004946:	b2db      	uxtb	r3, r3
 8004948:	2b01      	cmp	r3, #1
 800494a:	d001      	beq.n	8004950 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e03b      	b.n	80049c8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2202      	movs	r2, #2
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68da      	ldr	r2, [r3, #12]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f042 0201 	orr.w	r2, r2, #1
 8004966:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a19      	ldr	r2, [pc, #100]	@ (80049d4 <HAL_TIM_Base_Start_IT+0x9c>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d009      	beq.n	8004986 <HAL_TIM_Base_Start_IT+0x4e>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800497a:	d004      	beq.n	8004986 <HAL_TIM_Base_Start_IT+0x4e>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a15      	ldr	r2, [pc, #84]	@ (80049d8 <HAL_TIM_Base_Start_IT+0xa0>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d115      	bne.n	80049b2 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	689a      	ldr	r2, [r3, #8]
 800498c:	4b13      	ldr	r3, [pc, #76]	@ (80049dc <HAL_TIM_Base_Start_IT+0xa4>)
 800498e:	4013      	ands	r3, r2
 8004990:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2b06      	cmp	r3, #6
 8004996:	d015      	beq.n	80049c4 <HAL_TIM_Base_Start_IT+0x8c>
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800499e:	d011      	beq.n	80049c4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f042 0201 	orr.w	r2, r2, #1
 80049ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b0:	e008      	b.n	80049c4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f042 0201 	orr.w	r2, r2, #1
 80049c0:	601a      	str	r2, [r3, #0]
 80049c2:	e000      	b.n	80049c6 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3714      	adds	r7, #20
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr
 80049d4:	40012c00 	.word	0x40012c00
 80049d8:	40000400 	.word	0x40000400
 80049dc:	00010007 	.word	0x00010007

080049e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	691b      	ldr	r3, [r3, #16]
 80049f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	f003 0302 	and.w	r3, r3, #2
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d020      	beq.n	8004a44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f003 0302 	and.w	r3, r3, #2
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d01b      	beq.n	8004a44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f06f 0202 	mvn.w	r2, #2
 8004a14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2201      	movs	r2, #1
 8004a1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	f003 0303 	and.w	r3, r3, #3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d003      	beq.n	8004a32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 f931 	bl	8004c92 <HAL_TIM_IC_CaptureCallback>
 8004a30:	e005      	b.n	8004a3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 f923 	bl	8004c7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 f934 	bl	8004ca6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	f003 0304 	and.w	r3, r3, #4
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d020      	beq.n	8004a90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f003 0304 	and.w	r3, r3, #4
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d01b      	beq.n	8004a90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f06f 0204 	mvn.w	r2, #4
 8004a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2202      	movs	r2, #2
 8004a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d003      	beq.n	8004a7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f90b 	bl	8004c92 <HAL_TIM_IC_CaptureCallback>
 8004a7c:	e005      	b.n	8004a8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f8fd 	bl	8004c7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 f90e 	bl	8004ca6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	f003 0308 	and.w	r3, r3, #8
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d020      	beq.n	8004adc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f003 0308 	and.w	r3, r3, #8
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d01b      	beq.n	8004adc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f06f 0208 	mvn.w	r2, #8
 8004aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2204      	movs	r2, #4
 8004ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	69db      	ldr	r3, [r3, #28]
 8004aba:	f003 0303 	and.w	r3, r3, #3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 f8e5 	bl	8004c92 <HAL_TIM_IC_CaptureCallback>
 8004ac8:	e005      	b.n	8004ad6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 f8d7 	bl	8004c7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f8e8 	bl	8004ca6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	f003 0310 	and.w	r3, r3, #16
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d020      	beq.n	8004b28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f003 0310 	and.w	r3, r3, #16
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d01b      	beq.n	8004b28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f06f 0210 	mvn.w	r2, #16
 8004af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2208      	movs	r2, #8
 8004afe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	69db      	ldr	r3, [r3, #28]
 8004b06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 f8bf 	bl	8004c92 <HAL_TIM_IC_CaptureCallback>
 8004b14:	e005      	b.n	8004b22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f8b1 	bl	8004c7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 f8c2 	bl	8004ca6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00c      	beq.n	8004b4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f003 0301 	and.w	r3, r3, #1
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d007      	beq.n	8004b4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f06f 0201 	mvn.w	r2, #1
 8004b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7fb ffe0 	bl	8000b0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d104      	bne.n	8004b60 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00c      	beq.n	8004b7a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d007      	beq.n	8004b7a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004b72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f000 f91b 	bl	8004db0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d00c      	beq.n	8004b9e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d007      	beq.n	8004b9e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004b96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f000 f913 	bl	8004dc4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d00c      	beq.n	8004bc2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d007      	beq.n	8004bc2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f000 f87c 	bl	8004cba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	f003 0320 	and.w	r3, r3, #32
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00c      	beq.n	8004be6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f003 0320 	and.w	r3, r3, #32
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d007      	beq.n	8004be6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f06f 0220 	mvn.w	r2, #32
 8004bde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f000 f8db 	bl	8004d9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00c      	beq.n	8004c0a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d007      	beq.n	8004c0a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8004c02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f000 f8e7 	bl	8004dd8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d00c      	beq.n	8004c2e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d007      	beq.n	8004c2e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004c26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f000 f8df 	bl	8004dec <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00c      	beq.n	8004c52 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d007      	beq.n	8004c52 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004c4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f000 f8d7 	bl	8004e00 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d00c      	beq.n	8004c76 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d007      	beq.n	8004c76 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004c6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f000 f8cf 	bl	8004e14 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c76:	bf00      	nop
 8004c78:	3710      	adds	r7, #16
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c7e:	b480      	push	{r7}
 8004c80:	b083      	sub	sp, #12
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c86:	bf00      	nop
 8004c88:	370c      	adds	r7, #12
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr

08004c92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c92:	b480      	push	{r7}
 8004c94:	b083      	sub	sp, #12
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c9a:	bf00      	nop
 8004c9c:	370c      	adds	r7, #12
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr

08004ca6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	b083      	sub	sp, #12
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cae:	bf00      	nop
 8004cb0:	370c      	adds	r7, #12
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr

08004cba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cba:	b480      	push	{r7}
 8004cbc:	b083      	sub	sp, #12
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cc2:	bf00      	nop
 8004cc4:	370c      	adds	r7, #12
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr
	...

08004cd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b085      	sub	sp, #20
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a2c      	ldr	r2, [pc, #176]	@ (8004d94 <TIM_Base_SetConfig+0xc4>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d007      	beq.n	8004cf8 <TIM_Base_SetConfig+0x28>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cee:	d003      	beq.n	8004cf8 <TIM_Base_SetConfig+0x28>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a29      	ldr	r2, [pc, #164]	@ (8004d98 <TIM_Base_SetConfig+0xc8>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d108      	bne.n	8004d0a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a21      	ldr	r2, [pc, #132]	@ (8004d94 <TIM_Base_SetConfig+0xc4>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d007      	beq.n	8004d22 <TIM_Base_SetConfig+0x52>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d18:	d003      	beq.n	8004d22 <TIM_Base_SetConfig+0x52>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a1e      	ldr	r2, [pc, #120]	@ (8004d98 <TIM_Base_SetConfig+0xc8>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d108      	bne.n	8004d34 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	689a      	ldr	r2, [r3, #8]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a0e      	ldr	r2, [pc, #56]	@ (8004d94 <TIM_Base_SetConfig+0xc4>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d103      	bne.n	8004d68 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	691a      	ldr	r2, [r3, #16]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	691b      	ldr	r3, [r3, #16]
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	d105      	bne.n	8004d86 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	f023 0201 	bic.w	r2, r3, #1
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	611a      	str	r2, [r3, #16]
  }
}
 8004d86:	bf00      	nop
 8004d88:	3714      	adds	r7, #20
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	40012c00 	.word	0x40012c00
 8004d98:	40000400 	.word	0x40000400

08004d9c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004da4:	bf00      	nop
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004db8:	bf00      	nop
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004dcc:	bf00      	nop
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b083      	sub	sp, #12
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004de0:	bf00      	nop
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b083      	sub	sp, #12
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004df4:	bf00      	nop
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr

08004e00 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b083      	sub	sp, #12
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004e1c:	bf00      	nop
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d101      	bne.n	8004e3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e042      	b.n	8004ec0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d106      	bne.n	8004e52 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f7fb fe7d 	bl	8000b4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2224      	movs	r2, #36	@ 0x24
 8004e56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f022 0201 	bic.w	r2, r2, #1
 8004e68:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d002      	beq.n	8004e78 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 fa44 	bl	8005300 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f000 f8c3 	bl	8005004 <UART_SetConfig>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d101      	bne.n	8004e88 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e01b      	b.n	8004ec0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	685a      	ldr	r2, [r3, #4]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	689a      	ldr	r2, [r3, #8]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ea6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f042 0201 	orr.w	r2, r2, #1
 8004eb6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f000 fac3 	bl	8005444 <UART_CheckIdleState>
 8004ebe:	4603      	mov	r3, r0
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3708      	adds	r7, #8
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b08a      	sub	sp, #40	@ 0x28
 8004ecc:	af02      	add	r7, sp, #8
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	603b      	str	r3, [r7, #0]
 8004ed4:	4613      	mov	r3, r2
 8004ed6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ede:	2b20      	cmp	r3, #32
 8004ee0:	f040 808b 	bne.w	8004ffa <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d002      	beq.n	8004ef0 <HAL_UART_Transmit+0x28>
 8004eea:	88fb      	ldrh	r3, [r7, #6]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d101      	bne.n	8004ef4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e083      	b.n	8004ffc <HAL_UART_Transmit+0x134>
    }

    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004efe:	2b80      	cmp	r3, #128	@ 0x80
 8004f00:	d107      	bne.n	8004f12 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	689a      	ldr	r2, [r3, #8]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f10:	609a      	str	r2, [r3, #8]
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2221      	movs	r2, #33	@ 0x21
 8004f1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f22:	f7fc f875 	bl	8001010 <HAL_GetTick>
 8004f26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	88fa      	ldrh	r2, [r7, #6]
 8004f2c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	88fa      	ldrh	r2, [r7, #6]
 8004f34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f40:	d108      	bne.n	8004f54 <HAL_UART_Transmit+0x8c>
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d104      	bne.n	8004f54 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	61bb      	str	r3, [r7, #24]
 8004f52:	e003      	b.n	8004f5c <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f5c:	e030      	b.n	8004fc0 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	9300      	str	r3, [sp, #0]
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	2200      	movs	r2, #0
 8004f66:	2180      	movs	r1, #128	@ 0x80
 8004f68:	68f8      	ldr	r0, [r7, #12]
 8004f6a:	f000 fb15 	bl	8005598 <UART_WaitOnFlagUntilTimeout>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d005      	beq.n	8004f80 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2220      	movs	r2, #32
 8004f78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e03d      	b.n	8004ffc <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d10b      	bne.n	8004f9e <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	881b      	ldrh	r3, [r3, #0]
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f94:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	3302      	adds	r3, #2
 8004f9a:	61bb      	str	r3, [r7, #24]
 8004f9c:	e007      	b.n	8004fae <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	781a      	ldrb	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	3301      	adds	r3, #1
 8004fac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	b29a      	uxth	r2, r3
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d1c8      	bne.n	8004f5e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	9300      	str	r3, [sp, #0]
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	2140      	movs	r1, #64	@ 0x40
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	f000 fade 	bl	8005598 <UART_WaitOnFlagUntilTimeout>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d005      	beq.n	8004fee <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2220      	movs	r2, #32
 8004fe6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e006      	b.n	8004ffc <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2220      	movs	r2, #32
 8004ff2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	e000      	b.n	8004ffc <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8004ffa:	2302      	movs	r3, #2
  }
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3720      	adds	r7, #32
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005004:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005008:	b094      	sub	sp, #80	@ 0x50
 800500a:	af00      	add	r7, sp, #0
 800500c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800500e:	2300      	movs	r3, #0
 8005010:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005016:	689a      	ldr	r2, [r3, #8]
 8005018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800501a:	691b      	ldr	r3, [r3, #16]
 800501c:	431a      	orrs	r2, r3
 800501e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005020:	695b      	ldr	r3, [r3, #20]
 8005022:	431a      	orrs	r2, r3
 8005024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005026:	69db      	ldr	r3, [r3, #28]
 8005028:	4313      	orrs	r3, r2
 800502a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800502c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	498a      	ldr	r1, [pc, #552]	@ (800525c <UART_SetConfig+0x258>)
 8005034:	4019      	ands	r1, r3
 8005036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800503c:	430b      	orrs	r3, r1
 800503e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800504a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800504c:	68d9      	ldr	r1, [r3, #12]
 800504e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	ea40 0301 	orr.w	r3, r0, r1
 8005056:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800505e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	4b7f      	ldr	r3, [pc, #508]	@ (8005260 <UART_SetConfig+0x25c>)
 8005064:	429a      	cmp	r2, r3
 8005066:	d004      	beq.n	8005072 <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800506a:	6a1a      	ldr	r2, [r3, #32]
 800506c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800506e:	4313      	orrs	r3, r2
 8005070:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800507c:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8005080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005086:	430b      	orrs	r3, r1
 8005088:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800508a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005090:	f023 000f 	bic.w	r0, r3, #15
 8005094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005096:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	ea40 0301 	orr.w	r3, r0, r1
 80050a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	4b6f      	ldr	r3, [pc, #444]	@ (8005264 <UART_SetConfig+0x260>)
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d102      	bne.n	80050b2 <UART_SetConfig+0xae>
 80050ac:	2301      	movs	r3, #1
 80050ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050b0:	e01a      	b.n	80050e8 <UART_SetConfig+0xe4>
 80050b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	4b6c      	ldr	r3, [pc, #432]	@ (8005268 <UART_SetConfig+0x264>)
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d102      	bne.n	80050c2 <UART_SetConfig+0xbe>
 80050bc:	2302      	movs	r3, #2
 80050be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050c0:	e012      	b.n	80050e8 <UART_SetConfig+0xe4>
 80050c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	4b69      	ldr	r3, [pc, #420]	@ (800526c <UART_SetConfig+0x268>)
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d102      	bne.n	80050d2 <UART_SetConfig+0xce>
 80050cc:	2304      	movs	r3, #4
 80050ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050d0:	e00a      	b.n	80050e8 <UART_SetConfig+0xe4>
 80050d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	4b62      	ldr	r3, [pc, #392]	@ (8005260 <UART_SetConfig+0x25c>)
 80050d8:	429a      	cmp	r2, r3
 80050da:	d103      	bne.n	80050e4 <UART_SetConfig+0xe0>
 80050dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80050e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050e2:	e001      	b.n	80050e8 <UART_SetConfig+0xe4>
 80050e4:	2300      	movs	r3, #0
 80050e6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80050e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	4b5c      	ldr	r3, [pc, #368]	@ (8005260 <UART_SetConfig+0x25c>)
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d171      	bne.n	80051d6 <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80050f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050f4:	2200      	movs	r2, #0
 80050f6:	623b      	str	r3, [r7, #32]
 80050f8:	627a      	str	r2, [r7, #36]	@ 0x24
 80050fa:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80050fe:	f7fe fbe3 	bl	80038c8 <HAL_RCCEx_GetPeriphCLKFreq>
 8005102:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8005104:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005106:	2b00      	cmp	r3, #0
 8005108:	f000 80e2 	beq.w	80052d0 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800510c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800510e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005110:	4a57      	ldr	r2, [pc, #348]	@ (8005270 <UART_SetConfig+0x26c>)
 8005112:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005116:	461a      	mov	r2, r3
 8005118:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800511a:	fbb3 f3f2 	udiv	r3, r3, r2
 800511e:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005122:	685a      	ldr	r2, [r3, #4]
 8005124:	4613      	mov	r3, r2
 8005126:	005b      	lsls	r3, r3, #1
 8005128:	4413      	add	r3, r2
 800512a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800512c:	429a      	cmp	r2, r3
 800512e:	d305      	bcc.n	800513c <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005136:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005138:	429a      	cmp	r2, r3
 800513a:	d903      	bls.n	8005144 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005142:	e0c5      	b.n	80052d0 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005144:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005146:	2200      	movs	r2, #0
 8005148:	61bb      	str	r3, [r7, #24]
 800514a:	61fa      	str	r2, [r7, #28]
 800514c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800514e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005150:	4a47      	ldr	r2, [pc, #284]	@ (8005270 <UART_SetConfig+0x26c>)
 8005152:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005156:	b29b      	uxth	r3, r3
 8005158:	2200      	movs	r2, #0
 800515a:	613b      	str	r3, [r7, #16]
 800515c:	617a      	str	r2, [r7, #20]
 800515e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005162:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005166:	f7fb f8e5 	bl	8000334 <__aeabi_uldivmod>
 800516a:	4602      	mov	r2, r0
 800516c:	460b      	mov	r3, r1
 800516e:	4610      	mov	r0, r2
 8005170:	4619      	mov	r1, r3
 8005172:	f04f 0200 	mov.w	r2, #0
 8005176:	f04f 0300 	mov.w	r3, #0
 800517a:	020b      	lsls	r3, r1, #8
 800517c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005180:	0202      	lsls	r2, r0, #8
 8005182:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005184:	6849      	ldr	r1, [r1, #4]
 8005186:	0849      	lsrs	r1, r1, #1
 8005188:	2000      	movs	r0, #0
 800518a:	460c      	mov	r4, r1
 800518c:	4605      	mov	r5, r0
 800518e:	eb12 0804 	adds.w	r8, r2, r4
 8005192:	eb43 0905 	adc.w	r9, r3, r5
 8005196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	60bb      	str	r3, [r7, #8]
 800519e:	60fa      	str	r2, [r7, #12]
 80051a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051a4:	4640      	mov	r0, r8
 80051a6:	4649      	mov	r1, r9
 80051a8:	f7fb f8c4 	bl	8000334 <__aeabi_uldivmod>
 80051ac:	4602      	mov	r2, r0
 80051ae:	460b      	mov	r3, r1
 80051b0:	4613      	mov	r3, r2
 80051b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80051b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051ba:	d308      	bcc.n	80051ce <UART_SetConfig+0x1ca>
 80051bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051c2:	d204      	bcs.n	80051ce <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 80051c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80051ca:	60da      	str	r2, [r3, #12]
 80051cc:	e080      	b.n	80052d0 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80051d4:	e07c      	b.n	80052d0 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051d8:	69db      	ldr	r3, [r3, #28]
 80051da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051de:	d149      	bne.n	8005274 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80051e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051e2:	2200      	movs	r2, #0
 80051e4:	603b      	str	r3, [r7, #0]
 80051e6:	607a      	str	r2, [r7, #4]
 80051e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80051ec:	f7fe fb6c 	bl	80038c8 <HAL_RCCEx_GetPeriphCLKFreq>
 80051f0:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d06b      	beq.n	80052d0 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fc:	4a1c      	ldr	r2, [pc, #112]	@ (8005270 <UART_SetConfig+0x26c>)
 80051fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005202:	461a      	mov	r2, r3
 8005204:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005206:	fbb3 f3f2 	udiv	r3, r3, r2
 800520a:	005a      	lsls	r2, r3, #1
 800520c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	085b      	lsrs	r3, r3, #1
 8005212:	441a      	add	r2, r3
 8005214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	fbb2 f3f3 	udiv	r3, r2, r3
 800521c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800521e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005220:	2b0f      	cmp	r3, #15
 8005222:	d916      	bls.n	8005252 <UART_SetConfig+0x24e>
 8005224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005226:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800522a:	d212      	bcs.n	8005252 <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800522c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800522e:	b29b      	uxth	r3, r3
 8005230:	f023 030f 	bic.w	r3, r3, #15
 8005234:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005238:	085b      	lsrs	r3, r3, #1
 800523a:	b29b      	uxth	r3, r3
 800523c:	f003 0307 	and.w	r3, r3, #7
 8005240:	b29a      	uxth	r2, r3
 8005242:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005244:	4313      	orrs	r3, r2
 8005246:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8005248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800524e:	60da      	str	r2, [r3, #12]
 8005250:	e03e      	b.n	80052d0 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005258:	e03a      	b.n	80052d0 <UART_SetConfig+0x2cc>
 800525a:	bf00      	nop
 800525c:	cfff69f3 	.word	0xcfff69f3
 8005260:	44002400 	.word	0x44002400
 8005264:	40013800 	.word	0x40013800
 8005268:	40004400 	.word	0x40004400
 800526c:	40004800 	.word	0x40004800
 8005270:	08008384 	.word	0x08008384
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005274:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005276:	2200      	movs	r2, #0
 8005278:	469a      	mov	sl, r3
 800527a:	4693      	mov	fp, r2
 800527c:	4650      	mov	r0, sl
 800527e:	4659      	mov	r1, fp
 8005280:	f7fe fb22 	bl	80038c8 <HAL_RCCEx_GetPeriphCLKFreq>
 8005284:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8005286:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005288:	2b00      	cmp	r3, #0
 800528a:	d021      	beq.n	80052d0 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800528c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800528e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005290:	4a1a      	ldr	r2, [pc, #104]	@ (80052fc <UART_SetConfig+0x2f8>)
 8005292:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005296:	461a      	mov	r2, r3
 8005298:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800529a:	fbb3 f2f2 	udiv	r2, r3, r2
 800529e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	085b      	lsrs	r3, r3, #1
 80052a4:	441a      	add	r2, r3
 80052a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052b2:	2b0f      	cmp	r3, #15
 80052b4:	d909      	bls.n	80052ca <UART_SetConfig+0x2c6>
 80052b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052bc:	d205      	bcs.n	80052ca <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80052be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052c0:	b29a      	uxth	r2, r3
 80052c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	60da      	str	r2, [r3, #12]
 80052c8:	e002      	b.n	80052d0 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80052d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052d2:	2201      	movs	r2, #1
 80052d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80052d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052da:	2201      	movs	r2, #1
 80052dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052e2:	2200      	movs	r2, #0
 80052e4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80052e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052e8:	2200      	movs	r2, #0
 80052ea:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80052ec:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3750      	adds	r7, #80	@ 0x50
 80052f4:	46bd      	mov	sp, r7
 80052f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052fa:	bf00      	nop
 80052fc:	08008384 	.word	0x08008384

08005300 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800530c:	f003 0308 	and.w	r3, r3, #8
 8005310:	2b00      	cmp	r3, #0
 8005312:	d00a      	beq.n	800532a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	430a      	orrs	r2, r1
 8005328:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800532e:	f003 0301 	and.w	r3, r3, #1
 8005332:	2b00      	cmp	r3, #0
 8005334:	d00a      	beq.n	800534c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	430a      	orrs	r2, r1
 800534a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005350:	f003 0302 	and.w	r3, r3, #2
 8005354:	2b00      	cmp	r3, #0
 8005356:	d00a      	beq.n	800536e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	430a      	orrs	r2, r1
 800536c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005372:	f003 0304 	and.w	r3, r3, #4
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00a      	beq.n	8005390 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	430a      	orrs	r2, r1
 800538e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005394:	f003 0310 	and.w	r3, r3, #16
 8005398:	2b00      	cmp	r3, #0
 800539a:	d00a      	beq.n	80053b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	430a      	orrs	r2, r1
 80053b0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b6:	f003 0320 	and.w	r3, r3, #32
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d00a      	beq.n	80053d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	430a      	orrs	r2, r1
 80053d2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d01a      	beq.n	8005416 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	430a      	orrs	r2, r1
 80053f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053fe:	d10a      	bne.n	8005416 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	430a      	orrs	r2, r1
 8005414:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800541a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00a      	beq.n	8005438 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	430a      	orrs	r2, r1
 8005436:	605a      	str	r2, [r3, #4]
  }
}
 8005438:	bf00      	nop
 800543a:	370c      	adds	r7, #12
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr

08005444 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b098      	sub	sp, #96	@ 0x60
 8005448:	af02      	add	r7, sp, #8
 800544a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005454:	f7fb fddc 	bl	8001010 <HAL_GetTick>
 8005458:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 0308 	and.w	r3, r3, #8
 8005464:	2b08      	cmp	r3, #8
 8005466:	d12f      	bne.n	80054c8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005468:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800546c:	9300      	str	r3, [sp, #0]
 800546e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005470:	2200      	movs	r2, #0
 8005472:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 f88e 	bl	8005598 <UART_WaitOnFlagUntilTimeout>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d022      	beq.n	80054c8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800548a:	e853 3f00 	ldrex	r3, [r3]
 800548e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005492:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005496:	653b      	str	r3, [r7, #80]	@ 0x50
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	461a      	mov	r2, r3
 800549e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80054a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80054a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054a8:	e841 2300 	strex	r3, r2, [r1]
 80054ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80054ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d1e6      	bne.n	8005482 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2220      	movs	r2, #32
 80054b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054c4:	2303      	movs	r3, #3
 80054c6:	e063      	b.n	8005590 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 0304 	and.w	r3, r3, #4
 80054d2:	2b04      	cmp	r3, #4
 80054d4:	d149      	bne.n	800556a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054d6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80054da:	9300      	str	r3, [sp, #0]
 80054dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054de:	2200      	movs	r2, #0
 80054e0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	f000 f857 	bl	8005598 <UART_WaitOnFlagUntilTimeout>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d03c      	beq.n	800556a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f8:	e853 3f00 	ldrex	r3, [r3]
 80054fc:	623b      	str	r3, [r7, #32]
   return(result);
 80054fe:	6a3b      	ldr	r3, [r7, #32]
 8005500:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005504:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	461a      	mov	r2, r3
 800550c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800550e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005510:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005512:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005514:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005516:	e841 2300 	strex	r3, r2, [r1]
 800551a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800551c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800551e:	2b00      	cmp	r3, #0
 8005520:	d1e6      	bne.n	80054f0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	3308      	adds	r3, #8
 8005528:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	e853 3f00 	ldrex	r3, [r3]
 8005530:	60fb      	str	r3, [r7, #12]
   return(result);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f023 0301 	bic.w	r3, r3, #1
 8005538:	64bb      	str	r3, [r7, #72]	@ 0x48
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	3308      	adds	r3, #8
 8005540:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005542:	61fa      	str	r2, [r7, #28]
 8005544:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005546:	69b9      	ldr	r1, [r7, #24]
 8005548:	69fa      	ldr	r2, [r7, #28]
 800554a:	e841 2300 	strex	r3, r2, [r1]
 800554e:	617b      	str	r3, [r7, #20]
   return(result);
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d1e5      	bne.n	8005522 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2220      	movs	r2, #32
 800555a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e012      	b.n	8005590 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2220      	movs	r2, #32
 800556e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2220      	movs	r2, #32
 8005576:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800558e:	2300      	movs	r3, #0
}
 8005590:	4618      	mov	r0, r3
 8005592:	3758      	adds	r7, #88	@ 0x58
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}

08005598 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	603b      	str	r3, [r7, #0]
 80055a4:	4613      	mov	r3, r2
 80055a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055a8:	e04f      	b.n	800564a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b0:	d04b      	beq.n	800564a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055b2:	f7fb fd2d 	bl	8001010 <HAL_GetTick>
 80055b6:	4602      	mov	r2, r0
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	69ba      	ldr	r2, [r7, #24]
 80055be:	429a      	cmp	r2, r3
 80055c0:	d302      	bcc.n	80055c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80055c2:	69bb      	ldr	r3, [r7, #24]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d101      	bne.n	80055cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80055c8:	2303      	movs	r3, #3
 80055ca:	e04e      	b.n	800566a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f003 0304 	and.w	r3, r3, #4
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d037      	beq.n	800564a <UART_WaitOnFlagUntilTimeout+0xb2>
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	2b80      	cmp	r3, #128	@ 0x80
 80055de:	d034      	beq.n	800564a <UART_WaitOnFlagUntilTimeout+0xb2>
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	2b40      	cmp	r3, #64	@ 0x40
 80055e4:	d031      	beq.n	800564a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	69db      	ldr	r3, [r3, #28]
 80055ec:	f003 0308 	and.w	r3, r3, #8
 80055f0:	2b08      	cmp	r3, #8
 80055f2:	d110      	bne.n	8005616 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2208      	movs	r2, #8
 80055fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055fc:	68f8      	ldr	r0, [r7, #12]
 80055fe:	f000 f838 	bl	8005672 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2208      	movs	r2, #8
 8005606:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e029      	b.n	800566a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	69db      	ldr	r3, [r3, #28]
 800561c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005620:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005624:	d111      	bne.n	800564a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800562e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005630:	68f8      	ldr	r0, [r7, #12]
 8005632:	f000 f81e 	bl	8005672 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2220      	movs	r2, #32
 800563a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	e00f      	b.n	800566a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	69da      	ldr	r2, [r3, #28]
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	4013      	ands	r3, r2
 8005654:	68ba      	ldr	r2, [r7, #8]
 8005656:	429a      	cmp	r2, r3
 8005658:	bf0c      	ite	eq
 800565a:	2301      	moveq	r3, #1
 800565c:	2300      	movne	r3, #0
 800565e:	b2db      	uxtb	r3, r3
 8005660:	461a      	mov	r2, r3
 8005662:	79fb      	ldrb	r3, [r7, #7]
 8005664:	429a      	cmp	r2, r3
 8005666:	d0a0      	beq.n	80055aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005672:	b480      	push	{r7}
 8005674:	b095      	sub	sp, #84	@ 0x54
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005680:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005682:	e853 3f00 	ldrex	r3, [r3]
 8005686:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800568a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800568e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	461a      	mov	r2, r3
 8005696:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005698:	643b      	str	r3, [r7, #64]	@ 0x40
 800569a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800569e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80056a0:	e841 2300 	strex	r3, r2, [r1]
 80056a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80056a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1e6      	bne.n	800567a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	3308      	adds	r3, #8
 80056b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b4:	6a3b      	ldr	r3, [r7, #32]
 80056b6:	e853 3f00 	ldrex	r3, [r3]
 80056ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056c2:	f023 0301 	bic.w	r3, r3, #1
 80056c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	3308      	adds	r3, #8
 80056ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056d8:	e841 2300 	strex	r3, r2, [r1]
 80056dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80056de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d1e3      	bne.n	80056ac <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d118      	bne.n	800571e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	e853 3f00 	ldrex	r3, [r3]
 80056f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	f023 0310 	bic.w	r3, r3, #16
 8005700:	647b      	str	r3, [r7, #68]	@ 0x44
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	461a      	mov	r2, r3
 8005708:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800570a:	61bb      	str	r3, [r7, #24]
 800570c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800570e:	6979      	ldr	r1, [r7, #20]
 8005710:	69ba      	ldr	r2, [r7, #24]
 8005712:	e841 2300 	strex	r3, r2, [r1]
 8005716:	613b      	str	r3, [r7, #16]
   return(result);
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d1e6      	bne.n	80056ec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2220      	movs	r2, #32
 8005722:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005732:	bf00      	nop
 8005734:	3754      	adds	r7, #84	@ 0x54
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr

0800573e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800573e:	b480      	push	{r7}
 8005740:	b085      	sub	sp, #20
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800574c:	2b01      	cmp	r3, #1
 800574e:	d101      	bne.n	8005754 <HAL_UARTEx_DisableFifoMode+0x16>
 8005750:	2302      	movs	r3, #2
 8005752:	e027      	b.n	80057a4 <HAL_UARTEx_DisableFifoMode+0x66>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2224      	movs	r2, #36	@ 0x24
 8005760:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 0201 	bic.w	r2, r2, #1
 800577a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005782:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2220      	movs	r2, #32
 8005796:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3714      	adds	r7, #20
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr

080057b0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d101      	bne.n	80057c8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80057c4:	2302      	movs	r3, #2
 80057c6:	e02d      	b.n	8005824 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2201      	movs	r2, #1
 80057cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2224      	movs	r2, #36	@ 0x24
 80057d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f022 0201 	bic.w	r2, r2, #1
 80057ee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	683a      	ldr	r2, [r7, #0]
 8005800:	430a      	orrs	r2, r1
 8005802:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 f84f 	bl	80058a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2220      	movs	r2, #32
 8005816:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005822:	2300      	movs	r3, #0
}
 8005824:	4618      	mov	r0, r3
 8005826:	3710      	adds	r7, #16
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800583c:	2b01      	cmp	r3, #1
 800583e:	d101      	bne.n	8005844 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005840:	2302      	movs	r3, #2
 8005842:	e02d      	b.n	80058a0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2224      	movs	r2, #36	@ 0x24
 8005850:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f022 0201 	bic.w	r2, r2, #1
 800586a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	683a      	ldr	r2, [r7, #0]
 800587c:	430a      	orrs	r2, r1
 800587e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f000 f811 	bl	80058a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68fa      	ldr	r2, [r7, #12]
 800588c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2220      	movs	r2, #32
 8005892:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2200      	movs	r2, #0
 800589a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800589e:	2300      	movs	r3, #0
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3710      	adds	r7, #16
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b085      	sub	sp, #20
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d108      	bne.n	80058ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80058c8:	e031      	b.n	800592e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80058ca:	2308      	movs	r3, #8
 80058cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80058ce:	2308      	movs	r3, #8
 80058d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	0e5b      	lsrs	r3, r3, #25
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	f003 0307 	and.w	r3, r3, #7
 80058e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	0f5b      	lsrs	r3, r3, #29
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	f003 0307 	and.w	r3, r3, #7
 80058f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058f2:	7bbb      	ldrb	r3, [r7, #14]
 80058f4:	7b3a      	ldrb	r2, [r7, #12]
 80058f6:	4911      	ldr	r1, [pc, #68]	@ (800593c <UARTEx_SetNbDataToProcess+0x94>)
 80058f8:	5c8a      	ldrb	r2, [r1, r2]
 80058fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80058fe:	7b3a      	ldrb	r2, [r7, #12]
 8005900:	490f      	ldr	r1, [pc, #60]	@ (8005940 <UARTEx_SetNbDataToProcess+0x98>)
 8005902:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005904:	fb93 f3f2 	sdiv	r3, r3, r2
 8005908:	b29a      	uxth	r2, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005910:	7bfb      	ldrb	r3, [r7, #15]
 8005912:	7b7a      	ldrb	r2, [r7, #13]
 8005914:	4909      	ldr	r1, [pc, #36]	@ (800593c <UARTEx_SetNbDataToProcess+0x94>)
 8005916:	5c8a      	ldrb	r2, [r1, r2]
 8005918:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800591c:	7b7a      	ldrb	r2, [r7, #13]
 800591e:	4908      	ldr	r1, [pc, #32]	@ (8005940 <UARTEx_SetNbDataToProcess+0x98>)
 8005920:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005922:	fb93 f3f2 	sdiv	r3, r3, r2
 8005926:	b29a      	uxth	r2, r3
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800592e:	bf00      	nop
 8005930:	3714      	adds	r7, #20
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr
 800593a:	bf00      	nop
 800593c:	0800839c 	.word	0x0800839c
 8005940:	080083a4 	.word	0x080083a4

08005944 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8005944:	b480      	push	{r7}
 8005946:	b085      	sub	sp, #20
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800594c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8005950:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	43db      	mvns	r3, r3
 800595a:	401a      	ands	r2, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3714      	adds	r7, #20
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr

0800596e <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 800596e:	b480      	push	{r7}
 8005970:	b083      	sub	sp, #12
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
 8005976:	460b      	mov	r3, r1
 8005978:	70fb      	strb	r3, [r7, #3]
  if (mode == USB_DEVICE_MODE)
 800597a:	78fb      	ldrb	r3, [r7, #3]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d106      	bne.n	800598e <USB_SetCurrentMode+0x20>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005984:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	641a      	str	r2, [r3, #64]	@ 0x40
 800598c:	e00b      	b.n	80059a6 <USB_SetCurrentMode+0x38>
  }
  else if (mode == USB_HOST_MODE)
 800598e:	78fb      	ldrb	r3, [r7, #3]
 8005990:	2b01      	cmp	r3, #1
 8005992:	d106      	bne.n	80059a2 <USB_SetCurrentMode+0x34>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005998:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	641a      	str	r2, [r3, #64]	@ 0x40
 80059a0:	e001      	b.n	80059a6 <USB_SetCurrentMode+0x38>
  }
  else
  {
    return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e000      	b.n	80059a8 <USB_SetCurrentMode+0x3a>
  }

  return HAL_OK;
 80059a6:	2300      	movs	r3, #0
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 80059b4:	b084      	sub	sp, #16
 80059b6:	b580      	push	{r7, lr}
 80059b8:	b084      	sub	sp, #16
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
 80059be:	f107 001c 	add.w	r0, r7, #28
 80059c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2201      	movs	r2, #1
 80059ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d0:	f023 0201 	bic.w	r2, r3, #1
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 80059d8:	2100      	movs	r1, #0
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f7ff ffc7 	bl	800596e <USB_SetCurrentMode>
 80059e0:	4603      	mov	r3, r0
 80059e2:	73fb      	strb	r3, [r7, #15]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 80059ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3710      	adds	r7, #16
 80059f0:	46bd      	mov	sp, r7
 80059f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80059f6:	b004      	add	sp, #16
 80059f8:	4770      	bx	lr

080059fa <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80059fa:	b480      	push	{r7}
 80059fc:	b083      	sub	sp, #12
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f103 0208 	add.w	r2, r3, #8
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f04f 32ff 	mov.w	r2, #4294967295
 8005a12:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f103 0208 	add.w	r2, r3, #8
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f103 0208 	add.w	r2, r3, #8
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005a2e:	bf00      	nop
 8005a30:	370c      	adds	r7, #12
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr

08005a3a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005a3a:	b480      	push	{r7}
 8005a3c:	b083      	sub	sp, #12
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005a48:	bf00      	nop
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8005a54:	b480      	push	{r7}
 8005a56:	b085      	sub	sp, #20
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	689a      	ldr	r2, [r3, #8]
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	683a      	ldr	r2, [r7, #0]
 8005a78:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	683a      	ldr	r2, [r7, #0]
 8005a7e:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	1c5a      	adds	r2, r3, #1
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	601a      	str	r2, [r3, #0]
}
 8005a90:	bf00      	nop
 8005a92:	3714      	adds	r7, #20
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b085      	sub	sp, #20
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	6892      	ldr	r2, [r2, #8]
 8005ab2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	6852      	ldr	r2, [r2, #4]
 8005abc:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d103      	bne.n	8005ad0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	689a      	ldr	r2, [r3, #8]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	1e5a      	subs	r2, r3, #1
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3714      	adds	r7, #20
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b08c      	sub	sp, #48	@ 0x30
 8005af4:	af04      	add	r7, sp, #16
 8005af6:	60f8      	str	r0, [r7, #12]
 8005af8:	60b9      	str	r1, [r7, #8]
 8005afa:	603b      	str	r3, [r7, #0]
 8005afc:	4613      	mov	r3, r2
 8005afe:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005b00:	88fb      	ldrh	r3, [r7, #6]
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	4618      	mov	r0, r3
 8005b06:	f000 fe17 	bl	8006738 <pvPortMalloc>
 8005b0a:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00e      	beq.n	8005b30 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005b12:	2054      	movs	r0, #84	@ 0x54
 8005b14:	f000 fe10 	bl	8006738 <pvPortMalloc>
 8005b18:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d003      	beq.n	8005b28 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	697a      	ldr	r2, [r7, #20]
 8005b24:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b26:	e005      	b.n	8005b34 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8005b28:	6978      	ldr	r0, [r7, #20]
 8005b2a:	f000 fecf 	bl	80068cc <vPortFree>
 8005b2e:	e001      	b.n	8005b34 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8005b30:	2300      	movs	r3, #0
 8005b32:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d013      	beq.n	8005b62 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b3a:	88fa      	ldrh	r2, [r7, #6]
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	9303      	str	r3, [sp, #12]
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	9302      	str	r3, [sp, #8]
 8005b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b46:	9301      	str	r3, [sp, #4]
 8005b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b4a:	9300      	str	r3, [sp, #0]
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	68b9      	ldr	r1, [r7, #8]
 8005b50:	68f8      	ldr	r0, [r7, #12]
 8005b52:	f000 f80e 	bl	8005b72 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8005b56:	69f8      	ldr	r0, [r7, #28]
 8005b58:	f000 f894 	bl	8005c84 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	61bb      	str	r3, [r7, #24]
 8005b60:	e002      	b.n	8005b68 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005b62:	f04f 33ff 	mov.w	r3, #4294967295
 8005b66:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8005b68:	69bb      	ldr	r3, [r7, #24]
    }
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3720      	adds	r7, #32
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}

08005b72 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8005b72:	b580      	push	{r7, lr}
 8005b74:	b086      	sub	sp, #24
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	60f8      	str	r0, [r7, #12]
 8005b7a:	60b9      	str	r1, [r7, #8]
 8005b7c:	607a      	str	r2, [r7, #4]
 8005b7e:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	4413      	add	r3, r2
 8005b90:	613b      	str	r3, [r7, #16]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	f023 0307 	bic.w	r3, r3, #7
 8005b98:	613b      	str	r3, [r7, #16]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	f003 0307 	and.w	r3, r3, #7
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d003      	beq.n	8005bac <prvInitialiseNewTask+0x3a>
 8005ba4:	f000 fd60 	bl	8006668 <ulSetInterruptMask>
 8005ba8:	bf00      	nop
 8005baa:	e7fd      	b.n	8005ba8 <prvInitialiseNewTask+0x36>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d01f      	beq.n	8005bf2 <prvInitialiseNewTask+0x80>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	617b      	str	r3, [r7, #20]
 8005bb6:	e012      	b.n	8005bde <prvInitialiseNewTask+0x6c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	4413      	add	r3, r2
 8005bbe:	7819      	ldrb	r1, [r3, #0]
 8005bc0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	4413      	add	r3, r2
 8005bc6:	3334      	adds	r3, #52	@ 0x34
 8005bc8:	460a      	mov	r2, r1
 8005bca:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8005bcc:	68ba      	ldr	r2, [r7, #8]
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	4413      	add	r3, r2
 8005bd2:	781b      	ldrb	r3, [r3, #0]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d006      	beq.n	8005be6 <prvInitialiseNewTask+0x74>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	3301      	adds	r3, #1
 8005bdc:	617b      	str	r3, [r7, #20]
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	2b0f      	cmp	r3, #15
 8005be2:	d9e9      	bls.n	8005bb8 <prvInitialiseNewTask+0x46>
 8005be4:	e000      	b.n	8005be8 <prvInitialiseNewTask+0x76>
            {
                break;
 8005be6:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bea:	2200      	movs	r2, #0
 8005bec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005bf0:	e003      	b.n	8005bfa <prvInitialiseNewTask+0x88>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	2b06      	cmp	r3, #6
 8005bfe:	d901      	bls.n	8005c04 <prvInitialiseNewTask+0x92>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c00:	2306      	movs	r3, #6
 8005c02:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8005c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c06:	6a3a      	ldr	r2, [r7, #32]
 8005c08:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8005c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0c:	6a3a      	ldr	r2, [r7, #32]
 8005c0e:	645a      	str	r2, [r3, #68]	@ 0x44
            pxNewTCB->uxMutexesHeld = 0;
 8005c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c12:	2200      	movs	r2, #0
 8005c14:	649a      	str	r2, [r3, #72]	@ 0x48
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c18:	3304      	adds	r3, #4
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f7ff ff0d 	bl	8005a3a <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c22:	3318      	adds	r3, #24
 8005c24:	4618      	mov	r0, r3
 8005c26:	f7ff ff08 	bl	8005a3a <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c2e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c30:	6a3b      	ldr	r3, [r7, #32]
 8005c32:	f1c3 0207 	rsb	r2, r3, #7
 8005c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c38:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c3e:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8005c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c42:	334c      	adds	r3, #76	@ 0x4c
 8005c44:	2204      	movs	r2, #4
 8005c46:	2100      	movs	r1, #0
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f002 fad1 	bl	80081f0 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8005c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c50:	3350      	adds	r3, #80	@ 0x50
 8005c52:	2201      	movs	r2, #1
 8005c54:	2100      	movs	r1, #0
 8005c56:	4618      	mov	r0, r3
 8005c58:	f002 faca 	bl	80081f0 <memset>
             * function as well. */
            #if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )
                {
                    #if ( portSTACK_GROWTH < 0 )
                        {
                            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8005c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c5e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	6938      	ldr	r0, [r7, #16]
 8005c66:	f000 fc1b 	bl	80064a0 <pxPortInitialiseStack>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c6e:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8005c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d002      	beq.n	8005c7c <prvInitialiseNewTask+0x10a>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c7a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005c7c:	bf00      	nop
 8005c7e:	3718      	adds	r7, #24
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8005c84:	b5b0      	push	{r4, r5, r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af02      	add	r7, sp, #8
 8005c8a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8005c8c:	f000 fba8 	bl	80063e0 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8005c90:	4b37      	ldr	r3, [pc, #220]	@ (8005d70 <prvAddNewTaskToReadyList+0xec>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	3301      	adds	r3, #1
 8005c96:	4a36      	ldr	r2, [pc, #216]	@ (8005d70 <prvAddNewTaskToReadyList+0xec>)
 8005c98:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8005c9a:	4b36      	ldr	r3, [pc, #216]	@ (8005d74 <prvAddNewTaskToReadyList+0xf0>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d109      	bne.n	8005cb6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8005ca2:	4a34      	ldr	r2, [pc, #208]	@ (8005d74 <prvAddNewTaskToReadyList+0xf0>)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005ca8:	4b31      	ldr	r3, [pc, #196]	@ (8005d70 <prvAddNewTaskToReadyList+0xec>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d110      	bne.n	8005cd2 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8005cb0:	f000 fa92 	bl	80061d8 <prvInitialiseTaskLists>
 8005cb4:	e00d      	b.n	8005cd2 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8005cb6:	4b30      	ldr	r3, [pc, #192]	@ (8005d78 <prvAddNewTaskToReadyList+0xf4>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d109      	bne.n	8005cd2 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005cbe:	4b2d      	ldr	r3, [pc, #180]	@ (8005d74 <prvAddNewTaskToReadyList+0xf0>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d802      	bhi.n	8005cd2 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8005ccc:	4a29      	ldr	r2, [pc, #164]	@ (8005d74 <prvAddNewTaskToReadyList+0xf0>)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8005cd2:	4b2a      	ldr	r3, [pc, #168]	@ (8005d7c <prvAddNewTaskToReadyList+0xf8>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	4a28      	ldr	r2, [pc, #160]	@ (8005d7c <prvAddNewTaskToReadyList+0xf8>)
 8005cda:	6013      	str	r3, [r2, #0]
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d016      	beq.n	8005d10 <prvAddNewTaskToReadyList+0x8c>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f002 f86b 	bl	8007dc0 <SEGGER_SYSVIEW_OnTaskCreate>
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cfa:	461d      	mov	r5, r3
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	461c      	mov	r4, r3
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d06:	1ae3      	subs	r3, r4, r3
 8005d08:	9300      	str	r3, [sp, #0]
 8005d0a:	462b      	mov	r3, r5
 8005d0c:	f000 ff9e 	bl	8006c4c <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4618      	mov	r0, r3
 8005d14:	f002 f8d8 	bl	8007ec8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d1c:	4b18      	ldr	r3, [pc, #96]	@ (8005d80 <prvAddNewTaskToReadyList+0xfc>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d903      	bls.n	8005d2c <prvAddNewTaskToReadyList+0xa8>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d28:	4a15      	ldr	r2, [pc, #84]	@ (8005d80 <prvAddNewTaskToReadyList+0xfc>)
 8005d2a:	6013      	str	r3, [r2, #0]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d30:	4613      	mov	r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	4413      	add	r3, r2
 8005d36:	009b      	lsls	r3, r3, #2
 8005d38:	4a12      	ldr	r2, [pc, #72]	@ (8005d84 <prvAddNewTaskToReadyList+0x100>)
 8005d3a:	441a      	add	r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	3304      	adds	r3, #4
 8005d40:	4619      	mov	r1, r3
 8005d42:	4610      	mov	r0, r2
 8005d44:	f7ff fe86 	bl	8005a54 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8005d48:	f000 fb5c 	bl	8006404 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8005d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d78 <prvAddNewTaskToReadyList+0xf4>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d008      	beq.n	8005d66 <prvAddNewTaskToReadyList+0xe2>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005d54:	4b07      	ldr	r3, [pc, #28]	@ (8005d74 <prvAddNewTaskToReadyList+0xf0>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d201      	bcs.n	8005d66 <prvAddNewTaskToReadyList+0xe2>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8005d62:	f000 fb2b 	bl	80063bc <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005d66:	bf00      	nop
 8005d68:	3708      	adds	r7, #8
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bdb0      	pop	{r4, r5, r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	20000588 	.word	0x20000588
 8005d74:	20000488 	.word	0x20000488
 8005d78:	20000594 	.word	0x20000594
 8005d7c:	200005a4 	.word	0x200005a4
 8005d80:	20000590 	.word	0x20000590
 8005d84:	2000048c 	.word	0x2000048c

08005d88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b084      	sub	sp, #16
 8005d8c:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8005d8e:	4b1c      	ldr	r3, [pc, #112]	@ (8005e00 <vTaskStartScheduler+0x78>)
 8005d90:	9301      	str	r3, [sp, #4]
 8005d92:	2300      	movs	r3, #0
 8005d94:	9300      	str	r3, [sp, #0]
 8005d96:	2300      	movs	r3, #0
 8005d98:	2280      	movs	r2, #128	@ 0x80
 8005d9a:	491a      	ldr	r1, [pc, #104]	@ (8005e04 <vTaskStartScheduler+0x7c>)
 8005d9c:	481a      	ldr	r0, [pc, #104]	@ (8005e08 <vTaskStartScheduler+0x80>)
 8005d9e:	f7ff fea7 	bl	8005af0 <xTaskCreate>
 8005da2:	6078      	str	r0, [r7, #4]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d11c      	bne.n	8005de4 <vTaskStartScheduler+0x5c>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 8005daa:	f000 fc5d 	bl	8006668 <ulSetInterruptMask>
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8005dae:	4b17      	ldr	r3, [pc, #92]	@ (8005e0c <vTaskStartScheduler+0x84>)
 8005db0:	f04f 32ff 	mov.w	r2, #4294967295
 8005db4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8005db6:	4b16      	ldr	r3, [pc, #88]	@ (8005e10 <vTaskStartScheduler+0x88>)
 8005db8:	2201      	movs	r2, #1
 8005dba:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005dbc:	4b15      	ldr	r3, [pc, #84]	@ (8005e14 <vTaskStartScheduler+0x8c>)
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8005dc2:	4b15      	ldr	r3, [pc, #84]	@ (8005e18 <vTaskStartScheduler+0x90>)
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8005e00 <vTaskStartScheduler+0x78>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d102      	bne.n	8005dd4 <vTaskStartScheduler+0x4c>
 8005dce:	f001 ffdb 	bl	8007d88 <SEGGER_SYSVIEW_OnIdle>
 8005dd2:	e004      	b.n	8005dde <vTaskStartScheduler+0x56>
 8005dd4:	4b10      	ldr	r3, [pc, #64]	@ (8005e18 <vTaskStartScheduler+0x90>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f002 f833 	bl	8007e44 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8005dde:	f000 fbe9 	bl	80065b4 <xPortStartScheduler>
 8005de2:	e007      	b.n	8005df4 <vTaskStartScheduler+0x6c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dea:	d103      	bne.n	8005df4 <vTaskStartScheduler+0x6c>
 8005dec:	f000 fc3c 	bl	8006668 <ulSetInterruptMask>
 8005df0:	bf00      	nop
 8005df2:	e7fd      	b.n	8005df0 <vTaskStartScheduler+0x68>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8005df4:	4b09      	ldr	r3, [pc, #36]	@ (8005e1c <vTaskStartScheduler+0x94>)
 8005df6:	681b      	ldr	r3, [r3, #0]
}
 8005df8:	bf00      	nop
 8005dfa:	3708      	adds	r7, #8
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}
 8005e00:	200005ac 	.word	0x200005ac
 8005e04:	080082a4 	.word	0x080082a4
 8005e08:	080061b9 	.word	0x080061b9
 8005e0c:	200005a8 	.word	0x200005a8
 8005e10:	20000594 	.word	0x20000594
 8005e14:	2000058c 	.word	0x2000058c
 8005e18:	20000488 	.word	0x20000488
 8005e1c:	2000000c 	.word	0x2000000c

08005e20 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005e20:	b480      	push	{r7}
 8005e22:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8005e24:	4b04      	ldr	r3, [pc, #16]	@ (8005e38 <vTaskSuspendAll+0x18>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	3301      	adds	r3, #1
 8005e2a:	4a03      	ldr	r2, [pc, #12]	@ (8005e38 <vTaskSuspendAll+0x18>)
 8005e2c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8005e2e:	bf00      	nop
 8005e30:	46bd      	mov	sp, r7
 8005e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e36:	4770      	bx	lr
 8005e38:	200005b0 	.word	0x200005b0

08005e3c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b084      	sub	sp, #16
 8005e40:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8005e42:	2300      	movs	r3, #0
 8005e44:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8005e46:	2300      	movs	r3, #0
 8005e48:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8005e4a:	4b3d      	ldr	r3, [pc, #244]	@ (8005f40 <xTaskResumeAll+0x104>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d103      	bne.n	8005e5a <xTaskResumeAll+0x1e>
 8005e52:	f000 fc09 	bl	8006668 <ulSetInterruptMask>
 8005e56:	bf00      	nop
 8005e58:	e7fd      	b.n	8005e56 <xTaskResumeAll+0x1a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8005e5a:	f000 fac1 	bl	80063e0 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8005e5e:	4b38      	ldr	r3, [pc, #224]	@ (8005f40 <xTaskResumeAll+0x104>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	3b01      	subs	r3, #1
 8005e64:	4a36      	ldr	r2, [pc, #216]	@ (8005f40 <xTaskResumeAll+0x104>)
 8005e66:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e68:	4b35      	ldr	r3, [pc, #212]	@ (8005f40 <xTaskResumeAll+0x104>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d160      	bne.n	8005f32 <xTaskResumeAll+0xf6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e70:	4b34      	ldr	r3, [pc, #208]	@ (8005f44 <xTaskResumeAll+0x108>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d05c      	beq.n	8005f32 <xTaskResumeAll+0xf6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e78:	e033      	b.n	8005ee2 <xTaskResumeAll+0xa6>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e7a:	4b33      	ldr	r3, [pc, #204]	@ (8005f48 <xTaskResumeAll+0x10c>)
 8005e7c:	68db      	ldr	r3, [r3, #12]
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	3318      	adds	r3, #24
 8005e86:	4618      	mov	r0, r3
 8005e88:	f7ff fe08 	bl	8005a9c <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	3304      	adds	r3, #4
 8005e90:	4618      	mov	r0, r3
 8005e92:	f7ff fe03 	bl	8005a9c <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f002 f815 	bl	8007ec8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ea2:	4b2a      	ldr	r3, [pc, #168]	@ (8005f4c <xTaskResumeAll+0x110>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d903      	bls.n	8005eb2 <xTaskResumeAll+0x76>
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eae:	4a27      	ldr	r2, [pc, #156]	@ (8005f4c <xTaskResumeAll+0x110>)
 8005eb0:	6013      	str	r3, [r2, #0]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	009b      	lsls	r3, r3, #2
 8005eba:	4413      	add	r3, r2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4a24      	ldr	r2, [pc, #144]	@ (8005f50 <xTaskResumeAll+0x114>)
 8005ec0:	441a      	add	r2, r3
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	3304      	adds	r3, #4
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	4610      	mov	r0, r2
 8005eca:	f7ff fdc3 	bl	8005a54 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ed2:	4b20      	ldr	r3, [pc, #128]	@ (8005f54 <xTaskResumeAll+0x118>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d302      	bcc.n	8005ee2 <xTaskResumeAll+0xa6>
                    {
                        xYieldPending = pdTRUE;
 8005edc:	4b1e      	ldr	r3, [pc, #120]	@ (8005f58 <xTaskResumeAll+0x11c>)
 8005ede:	2201      	movs	r2, #1
 8005ee0:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ee2:	4b19      	ldr	r3, [pc, #100]	@ (8005f48 <xTaskResumeAll+0x10c>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d1c7      	bne.n	8005e7a <xTaskResumeAll+0x3e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d001      	beq.n	8005ef4 <xTaskResumeAll+0xb8>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8005ef0:	f000 f9f0 	bl	80062d4 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005ef4:	4b19      	ldr	r3, [pc, #100]	@ (8005f5c <xTaskResumeAll+0x120>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d010      	beq.n	8005f22 <xTaskResumeAll+0xe6>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8005f00:	f000 f840 	bl	8005f84 <xTaskIncrementTick>
 8005f04:	4603      	mov	r3, r0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d002      	beq.n	8005f10 <xTaskResumeAll+0xd4>
                            {
                                xYieldPending = pdTRUE;
 8005f0a:	4b13      	ldr	r3, [pc, #76]	@ (8005f58 <xTaskResumeAll+0x11c>)
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	3b01      	subs	r3, #1
 8005f14:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d1f1      	bne.n	8005f00 <xTaskResumeAll+0xc4>

                        xPendedTicks = 0;
 8005f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8005f5c <xTaskResumeAll+0x120>)
 8005f1e:	2200      	movs	r2, #0
 8005f20:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8005f22:	4b0d      	ldr	r3, [pc, #52]	@ (8005f58 <xTaskResumeAll+0x11c>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d003      	beq.n	8005f32 <xTaskResumeAll+0xf6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8005f2e:	f000 fa45 	bl	80063bc <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8005f32:	f000 fa67 	bl	8006404 <vPortExitCritical>

    return xAlreadyYielded;
 8005f36:	68bb      	ldr	r3, [r7, #8]
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3710      	adds	r7, #16
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	200005b0 	.word	0x200005b0
 8005f44:	20000588 	.word	0x20000588
 8005f48:	20000548 	.word	0x20000548
 8005f4c:	20000590 	.word	0x20000590
 8005f50:	2000048c 	.word	0x2000048c
 8005f54:	20000488 	.word	0x20000488
 8005f58:	2000059c 	.word	0x2000059c
 8005f5c:	20000598 	.word	0x20000598

08005f60 <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005f60:	b480      	push	{r7}
 8005f62:	b083      	sub	sp, #12
 8005f64:	af00      	add	r7, sp, #0
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005f66:	2300      	movs	r3, #0
 8005f68:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8005f6a:	4b05      	ldr	r3, [pc, #20]	@ (8005f80 <xTaskGetTickCountFromISR+0x20>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8005f70:	683b      	ldr	r3, [r7, #0]
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	370c      	adds	r7, #12
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr
 8005f7e:	bf00      	nop
 8005f80:	2000058c 	.word	0x2000058c

08005f84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b086      	sub	sp, #24
 8005f88:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f8e:	4b4d      	ldr	r3, [pc, #308]	@ (80060c4 <xTaskIncrementTick+0x140>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	f040 808c 	bne.w	80060b0 <xTaskIncrementTick+0x12c>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f98:	4b4b      	ldr	r3, [pc, #300]	@ (80060c8 <xTaskIncrementTick+0x144>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	3301      	adds	r3, #1
 8005f9e:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8005fa0:	4a49      	ldr	r2, [pc, #292]	@ (80060c8 <xTaskIncrementTick+0x144>)
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d119      	bne.n	8005fe0 <xTaskIncrementTick+0x5c>
        {
            taskSWITCH_DELAYED_LISTS();
 8005fac:	4b47      	ldr	r3, [pc, #284]	@ (80060cc <xTaskIncrementTick+0x148>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d003      	beq.n	8005fbe <xTaskIncrementTick+0x3a>
 8005fb6:	f000 fb57 	bl	8006668 <ulSetInterruptMask>
 8005fba:	bf00      	nop
 8005fbc:	e7fd      	b.n	8005fba <xTaskIncrementTick+0x36>
 8005fbe:	4b43      	ldr	r3, [pc, #268]	@ (80060cc <xTaskIncrementTick+0x148>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	60fb      	str	r3, [r7, #12]
 8005fc4:	4b42      	ldr	r3, [pc, #264]	@ (80060d0 <xTaskIncrementTick+0x14c>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a40      	ldr	r2, [pc, #256]	@ (80060cc <xTaskIncrementTick+0x148>)
 8005fca:	6013      	str	r3, [r2, #0]
 8005fcc:	4a40      	ldr	r2, [pc, #256]	@ (80060d0 <xTaskIncrementTick+0x14c>)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	6013      	str	r3, [r2, #0]
 8005fd2:	4b40      	ldr	r3, [pc, #256]	@ (80060d4 <xTaskIncrementTick+0x150>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	3301      	adds	r3, #1
 8005fd8:	4a3e      	ldr	r2, [pc, #248]	@ (80060d4 <xTaskIncrementTick+0x150>)
 8005fda:	6013      	str	r3, [r2, #0]
 8005fdc:	f000 f97a 	bl	80062d4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8005fe0:	4b3d      	ldr	r3, [pc, #244]	@ (80060d8 <xTaskIncrementTick+0x154>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	693a      	ldr	r2, [r7, #16]
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d34d      	bcc.n	8006086 <xTaskIncrementTick+0x102>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fea:	4b38      	ldr	r3, [pc, #224]	@ (80060cc <xTaskIncrementTick+0x148>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d104      	bne.n	8005ffe <xTaskIncrementTick+0x7a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ff4:	4b38      	ldr	r3, [pc, #224]	@ (80060d8 <xTaskIncrementTick+0x154>)
 8005ff6:	f04f 32ff 	mov.w	r2, #4294967295
 8005ffa:	601a      	str	r2, [r3, #0]
                    break;
 8005ffc:	e043      	b.n	8006086 <xTaskIncrementTick+0x102>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ffe:	4b33      	ldr	r3, [pc, #204]	@ (80060cc <xTaskIncrementTick+0x148>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800600e:	693a      	ldr	r2, [r7, #16]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	429a      	cmp	r2, r3
 8006014:	d203      	bcs.n	800601e <xTaskIncrementTick+0x9a>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8006016:	4a30      	ldr	r2, [pc, #192]	@ (80060d8 <xTaskIncrementTick+0x154>)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800601c:	e033      	b.n	8006086 <xTaskIncrementTick+0x102>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	3304      	adds	r3, #4
 8006022:	4618      	mov	r0, r3
 8006024:	f7ff fd3a 	bl	8005a9c <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800602c:	2b00      	cmp	r3, #0
 800602e:	d004      	beq.n	800603a <xTaskIncrementTick+0xb6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	3318      	adds	r3, #24
 8006034:	4618      	mov	r0, r3
 8006036:	f7ff fd31 	bl	8005a9c <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	4618      	mov	r0, r3
 800603e:	f001 ff43 	bl	8007ec8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006046:	4b25      	ldr	r3, [pc, #148]	@ (80060dc <xTaskIncrementTick+0x158>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	429a      	cmp	r2, r3
 800604c:	d903      	bls.n	8006056 <xTaskIncrementTick+0xd2>
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006052:	4a22      	ldr	r2, [pc, #136]	@ (80060dc <xTaskIncrementTick+0x158>)
 8006054:	6013      	str	r3, [r2, #0]
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800605a:	4613      	mov	r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	4413      	add	r3, r2
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	4a1f      	ldr	r2, [pc, #124]	@ (80060e0 <xTaskIncrementTick+0x15c>)
 8006064:	441a      	add	r2, r3
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	3304      	adds	r3, #4
 800606a:	4619      	mov	r1, r3
 800606c:	4610      	mov	r0, r2
 800606e:	f7ff fcf1 	bl	8005a54 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006076:	4b1b      	ldr	r3, [pc, #108]	@ (80060e4 <xTaskIncrementTick+0x160>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800607c:	429a      	cmp	r2, r3
 800607e:	d3b4      	bcc.n	8005fea <xTaskIncrementTick+0x66>
                            {
                                xSwitchRequired = pdTRUE;
 8006080:	2301      	movs	r3, #1
 8006082:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006084:	e7b1      	b.n	8005fea <xTaskIncrementTick+0x66>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006086:	4b17      	ldr	r3, [pc, #92]	@ (80060e4 <xTaskIncrementTick+0x160>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800608c:	4914      	ldr	r1, [pc, #80]	@ (80060e0 <xTaskIncrementTick+0x15c>)
 800608e:	4613      	mov	r3, r2
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	4413      	add	r3, r2
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	440b      	add	r3, r1
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	2b01      	cmp	r3, #1
 800609c:	d901      	bls.n	80060a2 <xTaskIncrementTick+0x11e>
                {
                    xSwitchRequired = pdTRUE;
 800609e:	2301      	movs	r3, #1
 80060a0:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80060a2:	4b11      	ldr	r3, [pc, #68]	@ (80060e8 <xTaskIncrementTick+0x164>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d007      	beq.n	80060ba <xTaskIncrementTick+0x136>
                {
                    xSwitchRequired = pdTRUE;
 80060aa:	2301      	movs	r3, #1
 80060ac:	617b      	str	r3, [r7, #20]
 80060ae:	e004      	b.n	80060ba <xTaskIncrementTick+0x136>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80060b0:	4b0e      	ldr	r3, [pc, #56]	@ (80060ec <xTaskIncrementTick+0x168>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	3301      	adds	r3, #1
 80060b6:	4a0d      	ldr	r2, [pc, #52]	@ (80060ec <xTaskIncrementTick+0x168>)
 80060b8:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80060ba:	697b      	ldr	r3, [r7, #20]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3718      	adds	r7, #24
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}
 80060c4:	200005b0 	.word	0x200005b0
 80060c8:	2000058c 	.word	0x2000058c
 80060cc:	20000540 	.word	0x20000540
 80060d0:	20000544 	.word	0x20000544
 80060d4:	200005a0 	.word	0x200005a0
 80060d8:	200005a8 	.word	0x200005a8
 80060dc:	20000590 	.word	0x20000590
 80060e0:	2000048c 	.word	0x2000048c
 80060e4:	20000488 	.word	0x20000488
 80060e8:	2000059c 	.word	0x2000059c
 80060ec:	20000598 	.word	0x20000598

080060f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80060f6:	4b2a      	ldr	r3, [pc, #168]	@ (80061a0 <vTaskSwitchContext+0xb0>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d003      	beq.n	8006106 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80060fe:	4b29      	ldr	r3, [pc, #164]	@ (80061a4 <vTaskSwitchContext+0xb4>)
 8006100:	2201      	movs	r2, #1
 8006102:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8006104:	e048      	b.n	8006198 <vTaskSwitchContext+0xa8>
        xYieldPending = pdFALSE;
 8006106:	4b27      	ldr	r3, [pc, #156]	@ (80061a4 <vTaskSwitchContext+0xb4>)
 8006108:	2200      	movs	r2, #0
 800610a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800610c:	4b26      	ldr	r3, [pc, #152]	@ (80061a8 <vTaskSwitchContext+0xb8>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	607b      	str	r3, [r7, #4]
 8006112:	e009      	b.n	8006128 <vTaskSwitchContext+0x38>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d103      	bne.n	8006122 <vTaskSwitchContext+0x32>
 800611a:	f000 faa5 	bl	8006668 <ulSetInterruptMask>
 800611e:	bf00      	nop
 8006120:	e7fd      	b.n	800611e <vTaskSwitchContext+0x2e>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	3b01      	subs	r3, #1
 8006126:	607b      	str	r3, [r7, #4]
 8006128:	4920      	ldr	r1, [pc, #128]	@ (80061ac <vTaskSwitchContext+0xbc>)
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	4613      	mov	r3, r2
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	4413      	add	r3, r2
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	440b      	add	r3, r1
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d0eb      	beq.n	8006114 <vTaskSwitchContext+0x24>
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	4613      	mov	r3, r2
 8006140:	009b      	lsls	r3, r3, #2
 8006142:	4413      	add	r3, r2
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	4a19      	ldr	r2, [pc, #100]	@ (80061ac <vTaskSwitchContext+0xbc>)
 8006148:	4413      	add	r3, r2
 800614a:	603b      	str	r3, [r7, #0]
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	685a      	ldr	r2, [r3, #4]
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	605a      	str	r2, [r3, #4]
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	685a      	ldr	r2, [r3, #4]
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	3308      	adds	r3, #8
 800615e:	429a      	cmp	r2, r3
 8006160:	d104      	bne.n	800616c <vTaskSwitchContext+0x7c>
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	685a      	ldr	r2, [r3, #4]
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	605a      	str	r2, [r3, #4]
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	4a0f      	ldr	r2, [pc, #60]	@ (80061b0 <vTaskSwitchContext+0xc0>)
 8006174:	6013      	str	r3, [r2, #0]
 8006176:	4a0c      	ldr	r2, [pc, #48]	@ (80061a8 <vTaskSwitchContext+0xb8>)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 800617c:	4b0c      	ldr	r3, [pc, #48]	@ (80061b0 <vTaskSwitchContext+0xc0>)
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	4b0c      	ldr	r3, [pc, #48]	@ (80061b4 <vTaskSwitchContext+0xc4>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	429a      	cmp	r2, r3
 8006186:	d102      	bne.n	800618e <vTaskSwitchContext+0x9e>
 8006188:	f001 fdfe 	bl	8007d88 <SEGGER_SYSVIEW_OnIdle>
}
 800618c:	e004      	b.n	8006198 <vTaskSwitchContext+0xa8>
        traceTASK_SWITCHED_IN();
 800618e:	4b08      	ldr	r3, [pc, #32]	@ (80061b0 <vTaskSwitchContext+0xc0>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4618      	mov	r0, r3
 8006194:	f001 fe56 	bl	8007e44 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8006198:	bf00      	nop
 800619a:	3708      	adds	r7, #8
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	200005b0 	.word	0x200005b0
 80061a4:	2000059c 	.word	0x2000059c
 80061a8:	20000590 	.word	0x20000590
 80061ac:	2000048c 	.word	0x2000048c
 80061b0:	20000488 	.word	0x20000488
 80061b4:	200005ac 	.word	0x200005ac

080061b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80061c0:	f000 f84a 	bl	8006258 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80061c4:	4b03      	ldr	r3, [pc, #12]	@ (80061d4 <prvIdleTask+0x1c>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d9f9      	bls.n	80061c0 <prvIdleTask+0x8>
                {
                    taskYIELD();
 80061cc:	f000 f8f6 	bl	80063bc <vPortYield>
        prvCheckTasksWaitingTermination();
 80061d0:	e7f6      	b.n	80061c0 <prvIdleTask+0x8>
 80061d2:	bf00      	nop
 80061d4:	2000048c 	.word	0x2000048c

080061d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b082      	sub	sp, #8
 80061dc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80061de:	2300      	movs	r3, #0
 80061e0:	607b      	str	r3, [r7, #4]
 80061e2:	e00c      	b.n	80061fe <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	4613      	mov	r3, r2
 80061e8:	009b      	lsls	r3, r3, #2
 80061ea:	4413      	add	r3, r2
 80061ec:	009b      	lsls	r3, r3, #2
 80061ee:	4a12      	ldr	r2, [pc, #72]	@ (8006238 <prvInitialiseTaskLists+0x60>)
 80061f0:	4413      	add	r3, r2
 80061f2:	4618      	mov	r0, r3
 80061f4:	f7ff fc01 	bl	80059fa <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	3301      	adds	r3, #1
 80061fc:	607b      	str	r3, [r7, #4]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2b06      	cmp	r3, #6
 8006202:	d9ef      	bls.n	80061e4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8006204:	480d      	ldr	r0, [pc, #52]	@ (800623c <prvInitialiseTaskLists+0x64>)
 8006206:	f7ff fbf8 	bl	80059fa <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800620a:	480d      	ldr	r0, [pc, #52]	@ (8006240 <prvInitialiseTaskLists+0x68>)
 800620c:	f7ff fbf5 	bl	80059fa <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8006210:	480c      	ldr	r0, [pc, #48]	@ (8006244 <prvInitialiseTaskLists+0x6c>)
 8006212:	f7ff fbf2 	bl	80059fa <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8006216:	480c      	ldr	r0, [pc, #48]	@ (8006248 <prvInitialiseTaskLists+0x70>)
 8006218:	f7ff fbef 	bl	80059fa <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 800621c:	480b      	ldr	r0, [pc, #44]	@ (800624c <prvInitialiseTaskLists+0x74>)
 800621e:	f7ff fbec 	bl	80059fa <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8006222:	4b0b      	ldr	r3, [pc, #44]	@ (8006250 <prvInitialiseTaskLists+0x78>)
 8006224:	4a05      	ldr	r2, [pc, #20]	@ (800623c <prvInitialiseTaskLists+0x64>)
 8006226:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006228:	4b0a      	ldr	r3, [pc, #40]	@ (8006254 <prvInitialiseTaskLists+0x7c>)
 800622a:	4a05      	ldr	r2, [pc, #20]	@ (8006240 <prvInitialiseTaskLists+0x68>)
 800622c:	601a      	str	r2, [r3, #0]
}
 800622e:	bf00      	nop
 8006230:	3708      	adds	r7, #8
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}
 8006236:	bf00      	nop
 8006238:	2000048c 	.word	0x2000048c
 800623c:	20000518 	.word	0x20000518
 8006240:	2000052c 	.word	0x2000052c
 8006244:	20000548 	.word	0x20000548
 8006248:	2000055c 	.word	0x2000055c
 800624c:	20000574 	.word	0x20000574
 8006250:	20000540 	.word	0x20000540
 8006254:	20000544 	.word	0x20000544

08006258 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b082      	sub	sp, #8
 800625c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800625e:	e019      	b.n	8006294 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8006260:	f000 f8be 	bl	80063e0 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006264:	4b10      	ldr	r3, [pc, #64]	@ (80062a8 <prvCheckTasksWaitingTermination+0x50>)
 8006266:	68db      	ldr	r3, [r3, #12]
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	3304      	adds	r3, #4
 8006270:	4618      	mov	r0, r3
 8006272:	f7ff fc13 	bl	8005a9c <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8006276:	4b0d      	ldr	r3, [pc, #52]	@ (80062ac <prvCheckTasksWaitingTermination+0x54>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	3b01      	subs	r3, #1
 800627c:	4a0b      	ldr	r2, [pc, #44]	@ (80062ac <prvCheckTasksWaitingTermination+0x54>)
 800627e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8006280:	4b0b      	ldr	r3, [pc, #44]	@ (80062b0 <prvCheckTasksWaitingTermination+0x58>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	3b01      	subs	r3, #1
 8006286:	4a0a      	ldr	r2, [pc, #40]	@ (80062b0 <prvCheckTasksWaitingTermination+0x58>)
 8006288:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800628a:	f000 f8bb 	bl	8006404 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f000 f810 	bl	80062b4 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006294:	4b06      	ldr	r3, [pc, #24]	@ (80062b0 <prvCheckTasksWaitingTermination+0x58>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d1e1      	bne.n	8006260 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 800629c:	bf00      	nop
 800629e:	bf00      	nop
 80062a0:	3708      	adds	r7, #8
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}
 80062a6:	bf00      	nop
 80062a8:	2000055c 	.word	0x2000055c
 80062ac:	20000588 	.word	0x20000588
 80062b0:	20000570 	.word	0x20000570

080062b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b082      	sub	sp, #8
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062c0:	4618      	mov	r0, r3
 80062c2:	f000 fb03 	bl	80068cc <vPortFree>
                vPortFree( pxTCB );
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f000 fb00 	bl	80068cc <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80062cc:	bf00      	nop
 80062ce:	3708      	adds	r7, #8
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80062d4:	b480      	push	{r7}
 80062d6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80062d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006304 <prvResetNextTaskUnblockTime+0x30>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d104      	bne.n	80062ec <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80062e2:	4b09      	ldr	r3, [pc, #36]	@ (8006308 <prvResetNextTaskUnblockTime+0x34>)
 80062e4:	f04f 32ff 	mov.w	r2, #4294967295
 80062e8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80062ea:	e005      	b.n	80062f8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80062ec:	4b05      	ldr	r3, [pc, #20]	@ (8006304 <prvResetNextTaskUnblockTime+0x30>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a04      	ldr	r2, [pc, #16]	@ (8006308 <prvResetNextTaskUnblockTime+0x34>)
 80062f6:	6013      	str	r3, [r2, #0]
}
 80062f8:	bf00      	nop
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop
 8006304:	20000540 	.word	0x20000540
 8006308:	200005a8 	.word	0x200005a8

0800630c <vPortSetupTimerInterrupt>:
    }
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 800630c:	b480      	push	{r7}
 800630e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006310:	4b0b      	ldr	r3, [pc, #44]	@ (8006340 <vPortSetupTimerInterrupt+0x34>)
 8006312:	2200      	movs	r2, #0
 8006314:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006316:	4b0b      	ldr	r3, [pc, #44]	@ (8006344 <vPortSetupTimerInterrupt+0x38>)
 8006318:	2200      	movs	r2, #0
 800631a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800631c:	4b0a      	ldr	r3, [pc, #40]	@ (8006348 <vPortSetupTimerInterrupt+0x3c>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a0a      	ldr	r2, [pc, #40]	@ (800634c <vPortSetupTimerInterrupt+0x40>)
 8006322:	fba2 2303 	umull	r2, r3, r2, r3
 8006326:	099b      	lsrs	r3, r3, #6
 8006328:	4a09      	ldr	r2, [pc, #36]	@ (8006350 <vPortSetupTimerInterrupt+0x44>)
 800632a:	3b01      	subs	r3, #1
 800632c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 800632e:	4b04      	ldr	r3, [pc, #16]	@ (8006340 <vPortSetupTimerInterrupt+0x34>)
 8006330:	2207      	movs	r2, #7
 8006332:	601a      	str	r2, [r3, #0]
}
 8006334:	bf00      	nop
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop
 8006340:	e000e010 	.word	0xe000e010
 8006344:	e000e018 	.word	0xe000e018
 8006348:	20000000 	.word	0x20000000
 800634c:	10624dd3 	.word	0x10624dd3
 8006350:	e000e014 	.word	0xe000e014

08006354 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b082      	sub	sp, #8
 8006358:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 800635a:	2300      	movs	r3, #0
 800635c:	607b      	str	r3, [r7, #4]
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 800635e:	4b0a      	ldr	r3, [pc, #40]	@ (8006388 <prvTaskExitError+0x34>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006366:	d003      	beq.n	8006370 <prvTaskExitError+0x1c>
 8006368:	f000 f97e 	bl	8006668 <ulSetInterruptMask>
 800636c:	bf00      	nop
 800636e:	e7fd      	b.n	800636c <prvTaskExitError+0x18>
    portDISABLE_INTERRUPTS();
 8006370:	f000 f97a 	bl	8006668 <ulSetInterruptMask>

    while( ulDummy == 0 )
 8006374:	bf00      	nop
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d0fc      	beq.n	8006376 <prvTaskExitError+0x22>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 800637c:	bf00      	nop
 800637e:	bf00      	nop
 8006380:	3708      	adds	r7, #8
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}
 8006386:	bf00      	nop
 8006388:	20000010 	.word	0x20000010

0800638c <prvSetupFPU>:
#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

#if ( configENABLE_FPU == 1 )
    static void prvSetupFPU( void ) /* PRIVILEGED_FUNCTION */
    {
 800638c:	b480      	push	{r7}
 800638e:	af00      	add	r7, sp, #0
        #endif /* configENABLE_TRUSTZONE */

        /* CP10 = 11 ==> Full access to FPU i.e. both privileged and
         * unprivileged code should be able to access FPU. CP11 should be
         * programmed to the same value as CP10. */
        *( portCPACR ) |= ( ( portCPACR_CP10_VALUE << portCPACR_CP10_POS ) |
 8006390:	4b08      	ldr	r3, [pc, #32]	@ (80063b4 <prvSetupFPU+0x28>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a07      	ldr	r2, [pc, #28]	@ (80063b4 <prvSetupFPU+0x28>)
 8006396:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800639a:	6013      	str	r3, [r2, #0]
                            );

        /* ASPEN = 1 ==> Hardware should automatically preserve floating point
         * context on exception entry and restore on exception return.
         * LSPEN = 1 ==> Enable lazy context save of FP state. */
        *( portFPCCR ) |= ( portFPCCR_ASPEN_MASK | portFPCCR_LSPEN_MASK );
 800639c:	4b06      	ldr	r3, [pc, #24]	@ (80063b8 <prvSetupFPU+0x2c>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a05      	ldr	r2, [pc, #20]	@ (80063b8 <prvSetupFPU+0x2c>)
 80063a2:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80063a6:	6013      	str	r3, [r2, #0]
    }
 80063a8:	bf00      	nop
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr
 80063b2:	bf00      	nop
 80063b4:	e000ed88 	.word	0xe000ed88
 80063b8:	e000ef34 	.word	0xe000ef34

080063bc <vPortYield>:
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 80063bc:	b480      	push	{r7}
 80063be:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80063c0:	4b06      	ldr	r3, [pc, #24]	@ (80063dc <vPortYield+0x20>)
 80063c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063c6:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 80063c8:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 80063cc:	f3bf 8f6f 	isb	sy
}
 80063d0:	bf00      	nop
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop
 80063dc:	e000ed04 	.word	0xe000ed04

080063e0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 80063e4:	f000 f940 	bl	8006668 <ulSetInterruptMask>
    ulCriticalNesting++;
 80063e8:	4b05      	ldr	r3, [pc, #20]	@ (8006400 <vPortEnterCritical+0x20>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	3301      	adds	r3, #1
 80063ee:	4a04      	ldr	r2, [pc, #16]	@ (8006400 <vPortEnterCritical+0x20>)
 80063f0:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 80063f2:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 80063f6:	f3bf 8f6f 	isb	sy
}
 80063fa:	bf00      	nop
 80063fc:	bd80      	pop	{r7, pc}
 80063fe:	bf00      	nop
 8006400:	20000010 	.word	0x20000010

08006404 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8006404:	b580      	push	{r7, lr}
 8006406:	af00      	add	r7, sp, #0
    configASSERT( ulCriticalNesting );
 8006408:	4b0a      	ldr	r3, [pc, #40]	@ (8006434 <vPortExitCritical+0x30>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d103      	bne.n	8006418 <vPortExitCritical+0x14>
 8006410:	f000 f92a 	bl	8006668 <ulSetInterruptMask>
 8006414:	bf00      	nop
 8006416:	e7fd      	b.n	8006414 <vPortExitCritical+0x10>
    ulCriticalNesting--;
 8006418:	4b06      	ldr	r3, [pc, #24]	@ (8006434 <vPortExitCritical+0x30>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	3b01      	subs	r3, #1
 800641e:	4a05      	ldr	r2, [pc, #20]	@ (8006434 <vPortExitCritical+0x30>)
 8006420:	6013      	str	r3, [r2, #0]

    if( ulCriticalNesting == 0 )
 8006422:	4b04      	ldr	r3, [pc, #16]	@ (8006434 <vPortExitCritical+0x30>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d102      	bne.n	8006430 <vPortExitCritical+0x2c>
    {
        portENABLE_INTERRUPTS();
 800642a:	2000      	movs	r0, #0
 800642c:	f000 f929 	bl	8006682 <vClearInterruptMask>
    }
}
 8006430:	bf00      	nop
 8006432:	bd80      	pop	{r7, pc}
 8006434:	20000010 	.word	0x20000010

08006438 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b082      	sub	sp, #8
 800643c:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800643e:	f000 f913 	bl	8006668 <ulSetInterruptMask>
 8006442:	6078      	str	r0, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8006444:	f7ff fd9e 	bl	8005f84 <xTaskIncrementTick>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d003      	beq.n	8006456 <SysTick_Handler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800644e:	4b05      	ldr	r3, [pc, #20]	@ (8006464 <SysTick_Handler+0x2c>)
 8006450:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006454:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f000 f913 	bl	8006682 <vClearInterruptMask>
}
 800645c:	bf00      	nop
 800645e:	3708      	adds	r7, #8
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	e000ed04 	.word	0xe000ed04

08006468 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b084      	sub	sp, #16
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
    #endif /* configENABLE_TRUSTZONE */
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ 6 ];
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	699b      	ldr	r3, [r3, #24]
 8006474:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	3b02      	subs	r3, #2
 800647a:	781b      	ldrb	r3, [r3, #0]
 800647c:	72fb      	strb	r3, [r7, #11]

    switch( ucSVCNumber )
 800647e:	7afb      	ldrb	r3, [r7, #11]
 8006480:	2b02      	cmp	r3, #2
 8006482:	d104      	bne.n	800648e <vPortSVCHandler_C+0x26>
            #endif /* configENABLE_TRUSTZONE */

            #if ( configENABLE_FPU == 1 )
                {
                    /* Setup the Floating Point Unit (FPU). */
                    prvSetupFPU();
 8006484:	f7ff ff82 	bl	800638c <prvSetupFPU>
                }
            #endif /* configENABLE_FPU */

            /* Setup the context of the first task so that the first task starts
             * executing. */
            vRestoreContextOfFirstTask();
 8006488:	f000 f8ba 	bl	8006600 <vRestoreContextOfFirstTask>
            break;
 800648c:	e003      	b.n	8006496 <vPortSVCHandler_C+0x2e>
                    break;
            #endif /* configENABLE_MPU */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 800648e:	f000 f8eb 	bl	8006668 <ulSetInterruptMask>
 8006492:	bf00      	nop
 8006494:	e7fd      	b.n	8006492 <vPortSVCHandler_C+0x2a>
    }
}
 8006496:	bf00      	nop
 8006498:	3710      	adds	r7, #16
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}
	...

080064a0 <pxPortInitialiseStack>:
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
#endif /* configENABLE_MPU */
/* *INDENT-ON* */
{
 80064a0:	b480      	push	{r7}
 80064a2:	b085      	sub	sp, #20
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	60f8      	str	r0, [r7, #12]
 80064a8:	60b9      	str	r1, [r7, #8]
 80064aa:	607a      	str	r2, [r7, #4]
 80064ac:	603b      	str	r3, [r7, #0]
                }
            #endif /* configENABLE_TRUSTZONE */
        }
    #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	3b04      	subs	r3, #4
 80064b2:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR */
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80064ba:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	3b04      	subs	r3, #4
 80064c0:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC */
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	3b04      	subs	r3, #4
 80064cc:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR */
 80064ce:	4a38      	ldr	r2, [pc, #224]	@ (80065b0 <pxPortInitialiseStack+0x110>)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	3b04      	subs	r3, #4
 80064d8:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12 */
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 80064e0:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	3b04      	subs	r3, #4
 80064e6:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3 */
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 80064ee:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	3b04      	subs	r3, #4
 80064f4:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2 */
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 80064fc:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	3b04      	subs	r3, #4
 8006502:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1 */
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 800650a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	3b04      	subs	r3, #4
 8006510:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0 */
 8006512:	683a      	ldr	r2, [r7, #0]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	3b04      	subs	r3, #4
 800651c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11 */
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 8006524:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	3b04      	subs	r3, #4
 800652a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10 */
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 8006532:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	3b04      	subs	r3, #4
 8006538:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09 */
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 8006540:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	3b04      	subs	r3, #4
 8006546:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08 */
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 800654e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	3b04      	subs	r3, #4
 8006554:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07 */
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 800655c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	3b04      	subs	r3, #4
 8006562:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06 */
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 800656a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	3b04      	subs	r3, #4
 8006570:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05 */
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 8006578:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	3b04      	subs	r3, #4
 800657e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04 */
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 8006586:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	3b04      	subs	r3, #4
 800658c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN */
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 8006594:	601a      	str	r2, [r3, #0]
                        *pxTopOfStack = portINITIAL_CONTROL_UNPRIVILEGED; /* Slot used to hold this task's CONTROL value. */
                    }
                }
            #endif /* configENABLE_MPU */

            pxTopOfStack--;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	3b04      	subs	r3, #4
 800659a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxEndOfStack; /* Slot used to hold this task's PSPLIM value. */
 800659c:	68ba      	ldr	r2, [r7, #8]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	601a      	str	r2, [r3, #0]
                }
            #endif /* configENABLE_TRUSTZONE */
        }
    #endif /* portPRELOAD_REGISTERS */

    return pxTopOfStack;
 80065a2:	68fb      	ldr	r3, [r7, #12]
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	3714      	adds	r7, #20
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr
 80065b0:	08006355 	.word	0x08006355

080065b4 <xPortStartScheduler>:
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	af00      	add	r7, sp, #0
    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80065b8:	4b0c      	ldr	r3, [pc, #48]	@ (80065ec <xPortStartScheduler+0x38>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a0b      	ldr	r2, [pc, #44]	@ (80065ec <xPortStartScheduler+0x38>)
 80065be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065c2:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80065c4:	4b09      	ldr	r3, [pc, #36]	@ (80065ec <xPortStartScheduler+0x38>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a08      	ldr	r2, [pc, #32]	@ (80065ec <xPortStartScheduler+0x38>)
 80065ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065ce:	6013      	str	r3, [r2, #0]
        }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80065d0:	f7ff fe9c 	bl	800630c <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 80065d4:	4b06      	ldr	r3, [pc, #24]	@ (80065f0 <xPortStartScheduler+0x3c>)
 80065d6:	2200      	movs	r2, #0
 80065d8:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    vStartFirstTask();
 80065da:	f000 f831 	bl	8006640 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 80065de:	f7ff fd87 	bl	80060f0 <vTaskSwitchContext>
    prvTaskExitError();
 80065e2:	f7ff feb7 	bl	8006354 <prvTaskExitError>

    /* Should not get here. */
    return 0;
 80065e6:	2300      	movs	r3, #0
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	e000ed20 	.word	0xe000ed20
 80065f0:	20000010 	.word	0x20000010
	...

08006600 <vRestoreContextOfFirstTask>:
 * header files. */
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8006600:	4a0b      	ldr	r2, [pc, #44]	@ (8006630 <pxCurrentTCBConst2>)
 8006602:	6811      	ldr	r1, [r2, #0]
 8006604:	6808      	ldr	r0, [r1, #0]
 8006606:	c806      	ldmia	r0!, {r1, r2}
 8006608:	f381 880b 	msr	PSPLIM, r1
 800660c:	2102      	movs	r1, #2
 800660e:	f381 8814 	msr	CONTROL, r1
 8006612:	3020      	adds	r0, #32
 8006614:	f380 8809 	msr	PSP, r0
 8006618:	f3bf 8f6f 	isb	sy
 800661c:	f04f 0000 	mov.w	r0, #0
 8006620:	f380 8811 	msr	BASEPRI, r0
 8006624:	4710      	bx	r2
 8006626:	bf00      	nop
 8006628:	f3af 8000 	nop.w
 800662c:	f3af 8000 	nop.w

08006630 <pxCurrentTCBConst2>:
 8006630:	20000488 	.word	0x20000488
            "xMAIR0Const2: .word 0xe000edc0						\n"
            "xRNRConst2: .word 0xe000ed98						\n"
            "xRBARConst2: .word 0xe000ed9c						\n"
        #endif /* configENABLE_MPU */
    );
}
 8006634:	bf00      	nop
 8006636:	bf00      	nop
	...

08006640 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8006640:	4807      	ldr	r0, [pc, #28]	@ (8006660 <xVTORConst>)
 8006642:	6800      	ldr	r0, [r0, #0]
 8006644:	6800      	ldr	r0, [r0, #0]
 8006646:	f380 8808 	msr	MSP, r0
 800664a:	b662      	cpsie	i
 800664c:	b661      	cpsie	f
 800664e:	f3bf 8f4f 	dsb	sy
 8006652:	f3bf 8f6f 	isb	sy
 8006656:	df02      	svc	2
 8006658:	bf00      	nop
 800665a:	bf00      	nop
 800665c:	f3af 8000 	nop.w

08006660 <xVTORConst>:
 8006660:	e000ed08 	.word	0xe000ed08
        "													\n"
        "   .align 4										\n"
        "xVTORConst: .word 0xe000ed08						\n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 8006664:	bf00      	nop
 8006666:	bf00      	nop

08006668 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8006668:	f3ef 8011 	mrs	r0, BASEPRI
 800666c:	f04f 0150 	mov.w	r1, #80	@ 0x50
 8006670:	f381 8811 	msr	BASEPRI, r1
 8006674:	f3bf 8f4f 	dsb	sy
 8006678:	f3bf 8f6f 	isb	sy
 800667c:	4770      	bx	lr
        "	dsb												\n"
        "	isb												\n"
        "	bx lr											\n"/* Return. */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800667e:	bf00      	nop
 8006680:	4618      	mov	r0, r3

08006682 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8006682:	f380 8811 	msr	BASEPRI, r0
 8006686:	f3bf 8f4f 	dsb	sy
 800668a:	f3bf 8f6f 	isb	sy
 800668e:	4770      	bx	lr
        "	dsb												\n"
        "	isb												\n"
        "	bx lr											\n"/* Return. */
        ::: "memory"
    );
}
 8006690:	bf00      	nop
	...

080066a0 <PendSV_Handler>:
/*-----------------------------------------------------------*/

void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80066a0:	f3ef 8009 	mrs	r0, PSP
 80066a4:	f01e 0f10 	tst.w	lr, #16
 80066a8:	bf08      	it	eq
 80066aa:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80066ae:	f3ef 820b 	mrs	r2, PSPLIM
 80066b2:	4673      	mov	r3, lr
 80066b4:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80066b8:	4a11      	ldr	r2, [pc, #68]	@ (8006700 <pxCurrentTCBConst>)
 80066ba:	6811      	ldr	r1, [r2, #0]
 80066bc:	6008      	str	r0, [r1, #0]
 80066be:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80066c2:	f380 8811 	msr	BASEPRI, r0
 80066c6:	f3bf 8f4f 	dsb	sy
 80066ca:	f3bf 8f6f 	isb	sy
 80066ce:	f7ff fd0f 	bl	80060f0 <vTaskSwitchContext>
 80066d2:	f04f 0000 	mov.w	r0, #0
 80066d6:	f380 8811 	msr	BASEPRI, r0
 80066da:	4a09      	ldr	r2, [pc, #36]	@ (8006700 <pxCurrentTCBConst>)
 80066dc:	6811      	ldr	r1, [r2, #0]
 80066de:	6808      	ldr	r0, [r1, #0]
 80066e0:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80066e4:	f013 0f10 	tst.w	r3, #16
 80066e8:	bf08      	it	eq
 80066ea:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80066ee:	f382 880b 	msr	PSPLIM, r2
 80066f2:	f380 8809 	msr	PSP, r0
 80066f6:	4718      	bx	r3
 80066f8:	f3af 8000 	nop.w
 80066fc:	f3af 8000 	nop.w

08006700 <pxCurrentTCBConst>:
 8006700:	20000488 	.word	0x20000488
            "xRNRConst: .word 0xe000ed98						\n"
            "xRBARConst: .word 0xe000ed9c						\n"
        #endif /* configENABLE_MPU */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8006704:	bf00      	nop
 8006706:	bf00      	nop
	...

08006710 <SVC_Handler>:
/*-----------------------------------------------------------*/

void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8006710:	f01e 0f04 	tst.w	lr, #4
 8006714:	bf0c      	ite	eq
 8006716:	f3ef 8008 	mrseq	r0, MSP
 800671a:	f3ef 8009 	mrsne	r0, PSP
 800671e:	4904      	ldr	r1, [pc, #16]	@ (8006730 <svchandler_address_const>)
 8006720:	4708      	bx	r1
 8006722:	bf00      	nop
 8006724:	f3af 8000 	nop.w
 8006728:	f3af 8000 	nop.w
 800672c:	f3af 8000 	nop.w

08006730 <svchandler_address_const>:
 8006730:	08006469 	.word	0x08006469
        "	bx r1											\n"
        "													\n"
        "	.align 4										\n"
        "svchandler_address_const: .word vPortSVCHandler_C	\n"
    );
}
 8006734:	bf00      	nop
 8006736:	bf00      	nop

08006738 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b086      	sub	sp, #24
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8006740:	2300      	movs	r3, #0
 8006742:	60fb      	str	r3, [r7, #12]

    vTaskSuspendAll();
 8006744:	f7ff fb6c 	bl	8005e20 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8006748:	4b5a      	ldr	r3, [pc, #360]	@ (80068b4 <pvPortMalloc+0x17c>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d101      	bne.n	8006754 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8006750:	f000 f910 	bl	8006974 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006754:	4b58      	ldr	r3, [pc, #352]	@ (80068b8 <pvPortMalloc+0x180>)
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4013      	ands	r3, r2
 800675c:	2b00      	cmp	r3, #0
 800675e:	f040 8099 	bne.w	8006894 <pvPortMalloc+0x15c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d026      	beq.n	80067b6 <pvPortMalloc+0x7e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8006768:	2208      	movs	r2, #8
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	429a      	cmp	r2, r3
 8006772:	d220      	bcs.n	80067b6 <pvPortMalloc+0x7e>
            {
                xWantedSize += xHeapStructSize;
 8006774:	2208      	movs	r2, #8
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4413      	add	r3, r2
 800677a:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f003 0307 	and.w	r3, r3, #7
 8006782:	2b00      	cmp	r3, #0
 8006784:	d01a      	beq.n	80067bc <pvPortMalloc+0x84>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f023 0307 	bic.w	r3, r3, #7
 800678c:	3308      	adds	r3, #8
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	429a      	cmp	r2, r3
 8006792:	d20d      	bcs.n	80067b0 <pvPortMalloc+0x78>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f023 0307 	bic.w	r3, r3, #7
 800679a:	3308      	adds	r3, #8
 800679c:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f003 0307 	and.w	r3, r3, #7
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d009      	beq.n	80067bc <pvPortMalloc+0x84>
 80067a8:	f7ff ff5e 	bl	8006668 <ulSetInterruptMask>
 80067ac:	bf00      	nop
 80067ae:	e7fd      	b.n	80067ac <pvPortMalloc+0x74>
                    }
                    else
                    {
                        xWantedSize = 0;
 80067b0:	2300      	movs	r3, #0
 80067b2:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80067b4:	e002      	b.n	80067bc <pvPortMalloc+0x84>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80067b6:	2300      	movs	r3, #0
 80067b8:	607b      	str	r3, [r7, #4]
 80067ba:	e000      	b.n	80067be <pvPortMalloc+0x86>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80067bc:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d067      	beq.n	8006894 <pvPortMalloc+0x15c>
 80067c4:	4b3d      	ldr	r3, [pc, #244]	@ (80068bc <pvPortMalloc+0x184>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d862      	bhi.n	8006894 <pvPortMalloc+0x15c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80067ce:	4b3c      	ldr	r3, [pc, #240]	@ (80068c0 <pvPortMalloc+0x188>)
 80067d0:	613b      	str	r3, [r7, #16]
                pxBlock = xStart.pxNextFreeBlock;
 80067d2:	4b3b      	ldr	r3, [pc, #236]	@ (80068c0 <pvPortMalloc+0x188>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	617b      	str	r3, [r7, #20]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80067d8:	e004      	b.n	80067e4 <pvPortMalloc+0xac>
                {
                    pxPreviousBlock = pxBlock;
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	613b      	str	r3, [r7, #16]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	617b      	str	r3, [r7, #20]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	429a      	cmp	r2, r3
 80067ec:	d903      	bls.n	80067f6 <pvPortMalloc+0xbe>
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1f1      	bne.n	80067da <pvPortMalloc+0xa2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80067f6:	4b2f      	ldr	r3, [pc, #188]	@ (80068b4 <pvPortMalloc+0x17c>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	697a      	ldr	r2, [r7, #20]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d049      	beq.n	8006894 <pvPortMalloc+0x15c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	2208      	movs	r2, #8
 8006806:	4413      	add	r3, r2
 8006808:	60fb      	str	r3, [r7, #12]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	681a      	ldr	r2, [r3, #0]
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	685a      	ldr	r2, [r3, #4]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	1ad2      	subs	r2, r2, r3
 800681a:	2308      	movs	r3, #8
 800681c:	005b      	lsls	r3, r3, #1
 800681e:	429a      	cmp	r2, r3
 8006820:	d918      	bls.n	8006854 <pvPortMalloc+0x11c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006822:	697a      	ldr	r2, [r7, #20]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	4413      	add	r3, r2
 8006828:	60bb      	str	r3, [r7, #8]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	f003 0307 	and.w	r3, r3, #7
 8006830:	2b00      	cmp	r3, #0
 8006832:	d003      	beq.n	800683c <pvPortMalloc+0x104>
 8006834:	f7ff ff18 	bl	8006668 <ulSetInterruptMask>
 8006838:	bf00      	nop
 800683a:	e7fd      	b.n	8006838 <pvPortMalloc+0x100>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	685a      	ldr	r2, [r3, #4]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	1ad2      	subs	r2, r2, r3
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8006848:	697b      	ldr	r3, [r7, #20]
 800684a:	687a      	ldr	r2, [r7, #4]
 800684c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800684e:	68b8      	ldr	r0, [r7, #8]
 8006850:	f000 f8f2 	bl	8006a38 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006854:	4b19      	ldr	r3, [pc, #100]	@ (80068bc <pvPortMalloc+0x184>)
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	1ad3      	subs	r3, r2, r3
 800685e:	4a17      	ldr	r2, [pc, #92]	@ (80068bc <pvPortMalloc+0x184>)
 8006860:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006862:	4b16      	ldr	r3, [pc, #88]	@ (80068bc <pvPortMalloc+0x184>)
 8006864:	681a      	ldr	r2, [r3, #0]
 8006866:	4b17      	ldr	r3, [pc, #92]	@ (80068c4 <pvPortMalloc+0x18c>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	429a      	cmp	r2, r3
 800686c:	d203      	bcs.n	8006876 <pvPortMalloc+0x13e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800686e:	4b13      	ldr	r3, [pc, #76]	@ (80068bc <pvPortMalloc+0x184>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a14      	ldr	r2, [pc, #80]	@ (80068c4 <pvPortMalloc+0x18c>)
 8006874:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	685a      	ldr	r2, [r3, #4]
 800687a:	4b0f      	ldr	r3, [pc, #60]	@ (80068b8 <pvPortMalloc+0x180>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	431a      	orrs	r2, r3
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	2200      	movs	r2, #0
 8006888:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800688a:	4b0f      	ldr	r3, [pc, #60]	@ (80068c8 <pvPortMalloc+0x190>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	3301      	adds	r3, #1
 8006890:	4a0d      	ldr	r2, [pc, #52]	@ (80068c8 <pvPortMalloc+0x190>)
 8006892:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8006894:	f7ff fad2 	bl	8005e3c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f003 0307 	and.w	r3, r3, #7
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d003      	beq.n	80068aa <pvPortMalloc+0x172>
 80068a2:	f7ff fee1 	bl	8006668 <ulSetInterruptMask>
 80068a6:	bf00      	nop
 80068a8:	e7fd      	b.n	80068a6 <pvPortMalloc+0x16e>
    return pvReturn;
 80068aa:	68fb      	ldr	r3, [r7, #12]
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3718      	adds	r7, #24
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}
 80068b4:	20002dbc 	.word	0x20002dbc
 80068b8:	20002dd0 	.word	0x20002dd0
 80068bc:	20002dc0 	.word	0x20002dc0
 80068c0:	20002db4 	.word	0x20002db4
 80068c4:	20002dc4 	.word	0x20002dc4
 80068c8:	20002dc8 	.word	0x20002dc8

080068cc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b084      	sub	sp, #16
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d03f      	beq.n	800695e <vPortFree+0x92>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80068de:	2308      	movs	r3, #8
 80068e0:	425b      	negs	r3, r3
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	4413      	add	r3, r2
 80068e6:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	60bb      	str	r3, [r7, #8]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	685a      	ldr	r2, [r3, #4]
 80068f0:	4b1d      	ldr	r3, [pc, #116]	@ (8006968 <vPortFree+0x9c>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4013      	ands	r3, r2
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d103      	bne.n	8006902 <vPortFree+0x36>
 80068fa:	f7ff feb5 	bl	8006668 <ulSetInterruptMask>
 80068fe:	bf00      	nop
 8006900:	e7fd      	b.n	80068fe <vPortFree+0x32>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d003      	beq.n	8006912 <vPortFree+0x46>
 800690a:	f7ff fead 	bl	8006668 <ulSetInterruptMask>
 800690e:	bf00      	nop
 8006910:	e7fd      	b.n	800690e <vPortFree+0x42>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	685a      	ldr	r2, [r3, #4]
 8006916:	4b14      	ldr	r3, [pc, #80]	@ (8006968 <vPortFree+0x9c>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4013      	ands	r3, r2
 800691c:	2b00      	cmp	r3, #0
 800691e:	d01e      	beq.n	800695e <vPortFree+0x92>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d11a      	bne.n	800695e <vPortFree+0x92>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	685a      	ldr	r2, [r3, #4]
 800692c:	4b0e      	ldr	r3, [pc, #56]	@ (8006968 <vPortFree+0x9c>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	43db      	mvns	r3, r3
 8006932:	401a      	ands	r2, r3
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8006938:	f7ff fa72 	bl	8005e20 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	685a      	ldr	r2, [r3, #4]
 8006940:	4b0a      	ldr	r3, [pc, #40]	@ (800696c <vPortFree+0xa0>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4413      	add	r3, r2
 8006946:	4a09      	ldr	r2, [pc, #36]	@ (800696c <vPortFree+0xa0>)
 8006948:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800694a:	68b8      	ldr	r0, [r7, #8]
 800694c:	f000 f874 	bl	8006a38 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8006950:	4b07      	ldr	r3, [pc, #28]	@ (8006970 <vPortFree+0xa4>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	3301      	adds	r3, #1
 8006956:	4a06      	ldr	r2, [pc, #24]	@ (8006970 <vPortFree+0xa4>)
 8006958:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800695a:	f7ff fa6f 	bl	8005e3c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800695e:	bf00      	nop
 8006960:	3710      	adds	r7, #16
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
 8006966:	bf00      	nop
 8006968:	20002dd0 	.word	0x20002dd0
 800696c:	20002dc0 	.word	0x20002dc0
 8006970:	20002dcc 	.word	0x20002dcc

08006974 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8006974:	b480      	push	{r7}
 8006976:	b085      	sub	sp, #20
 8006978:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800697a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800697e:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8006980:	4b27      	ldr	r3, [pc, #156]	@ (8006a20 <prvHeapInit+0xac>)
 8006982:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f003 0307 	and.w	r3, r3, #7
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00c      	beq.n	80069a8 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	3307      	adds	r3, #7
 8006992:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f023 0307 	bic.w	r3, r3, #7
 800699a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800699c:	68ba      	ldr	r2, [r7, #8]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	4a1f      	ldr	r2, [pc, #124]	@ (8006a20 <prvHeapInit+0xac>)
 80069a4:	4413      	add	r3, r2
 80069a6:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80069ac:	4a1d      	ldr	r2, [pc, #116]	@ (8006a24 <prvHeapInit+0xb0>)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80069b2:	4b1c      	ldr	r3, [pc, #112]	@ (8006a24 <prvHeapInit+0xb0>)
 80069b4:	2200      	movs	r2, #0
 80069b6:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	68ba      	ldr	r2, [r7, #8]
 80069bc:	4413      	add	r3, r2
 80069be:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80069c0:	2208      	movs	r2, #8
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	1a9b      	subs	r3, r3, r2
 80069c6:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f023 0307 	bic.w	r3, r3, #7
 80069ce:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	4a15      	ldr	r2, [pc, #84]	@ (8006a28 <prvHeapInit+0xb4>)
 80069d4:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80069d6:	4b14      	ldr	r3, [pc, #80]	@ (8006a28 <prvHeapInit+0xb4>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	2200      	movs	r2, #0
 80069dc:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80069de:	4b12      	ldr	r3, [pc, #72]	@ (8006a28 <prvHeapInit+0xb4>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	2200      	movs	r2, #0
 80069e4:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	68fa      	ldr	r2, [r7, #12]
 80069ee:	1ad2      	subs	r2, r2, r3
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80069f4:	4b0c      	ldr	r3, [pc, #48]	@ (8006a28 <prvHeapInit+0xb4>)
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	4a0a      	ldr	r2, [pc, #40]	@ (8006a2c <prvHeapInit+0xb8>)
 8006a02:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	4a09      	ldr	r2, [pc, #36]	@ (8006a30 <prvHeapInit+0xbc>)
 8006a0a:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006a0c:	4b09      	ldr	r3, [pc, #36]	@ (8006a34 <prvHeapInit+0xc0>)
 8006a0e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006a12:	601a      	str	r2, [r3, #0]
}
 8006a14:	bf00      	nop
 8006a16:	3714      	adds	r7, #20
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr
 8006a20:	200005b4 	.word	0x200005b4
 8006a24:	20002db4 	.word	0x20002db4
 8006a28:	20002dbc 	.word	0x20002dbc
 8006a2c:	20002dc4 	.word	0x20002dc4
 8006a30:	20002dc0 	.word	0x20002dc0
 8006a34:	20002dd0 	.word	0x20002dd0

08006a38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006a40:	4b28      	ldr	r3, [pc, #160]	@ (8006ae4 <prvInsertBlockIntoFreeList+0xac>)
 8006a42:	60fb      	str	r3, [r7, #12]
 8006a44:	e002      	b.n	8006a4c <prvInsertBlockIntoFreeList+0x14>
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	60fb      	str	r3, [r7, #12]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	687a      	ldr	r2, [r7, #4]
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d8f7      	bhi.n	8006a46 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	68ba      	ldr	r2, [r7, #8]
 8006a60:	4413      	add	r3, r2
 8006a62:	687a      	ldr	r2, [r7, #4]
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d108      	bne.n	8006a7a <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	685a      	ldr	r2, [r3, #4]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	441a      	add	r2, r3
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	68ba      	ldr	r2, [r7, #8]
 8006a84:	441a      	add	r2, r3
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d118      	bne.n	8006ac0 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	4b15      	ldr	r3, [pc, #84]	@ (8006ae8 <prvInsertBlockIntoFreeList+0xb0>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d00d      	beq.n	8006ab6 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	685a      	ldr	r2, [r3, #4]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	441a      	add	r2, r3
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	601a      	str	r2, [r3, #0]
 8006ab4:	e008      	b.n	8006ac8 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8006ae8 <prvInsertBlockIntoFreeList+0xb0>)
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	601a      	str	r2, [r3, #0]
 8006abe:	e003      	b.n	8006ac8 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8006ac8:	68fa      	ldr	r2, [r7, #12]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d002      	beq.n	8006ad6 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006ad6:	bf00      	nop
 8006ad8:	3714      	adds	r7, #20
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr
 8006ae2:	bf00      	nop
 8006ae4:	20002db4 	.word	0x20002db4
 8006ae8:	20002dbc 	.word	0x20002dbc

08006aec <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8006aec:	b580      	push	{r7, lr}
 8006aee:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8006af0:	4803      	ldr	r0, [pc, #12]	@ (8006b00 <_cbSendSystemDesc+0x14>)
 8006af2:	f001 f8f3 	bl	8007cdc <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8006af6:	4803      	ldr	r0, [pc, #12]	@ (8006b04 <_cbSendSystemDesc+0x18>)
 8006af8:	f001 f8f0 	bl	8007cdc <SEGGER_SYSVIEW_SendSysDesc>
}
 8006afc:	bf00      	nop
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	080082ac 	.word	0x080082ac
 8006b04:	080082e8 	.word	0x080082e8

08006b08 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8006b0c:	4b06      	ldr	r3, [pc, #24]	@ (8006b28 <SEGGER_SYSVIEW_Conf+0x20>)
 8006b0e:	6818      	ldr	r0, [r3, #0]
 8006b10:	4b05      	ldr	r3, [pc, #20]	@ (8006b28 <SEGGER_SYSVIEW_Conf+0x20>)
 8006b12:	6819      	ldr	r1, [r3, #0]
 8006b14:	4b05      	ldr	r3, [pc, #20]	@ (8006b2c <SEGGER_SYSVIEW_Conf+0x24>)
 8006b16:	4a06      	ldr	r2, [pc, #24]	@ (8006b30 <SEGGER_SYSVIEW_Conf+0x28>)
 8006b18:	f000 fd66 	bl	80075e8 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8006b1c:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8006b20:	f000 fda6 	bl	8007670 <SEGGER_SYSVIEW_SetRAMBase>
}
 8006b24:	bf00      	nop
 8006b26:	bd80      	pop	{r7, pc}
 8006b28:	20000000 	.word	0x20000000
 8006b2c:	08006aed 	.word	0x08006aed
 8006b30:	080083ac 	.word	0x080083ac

08006b34 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8006b34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b36:	b085      	sub	sp, #20
 8006b38:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	607b      	str	r3, [r7, #4]
 8006b3e:	e033      	b.n	8006ba8 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8006b40:	491e      	ldr	r1, [pc, #120]	@ (8006bbc <_cbSendTaskList+0x88>)
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	4613      	mov	r3, r2
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	4413      	add	r3, r2
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	440b      	add	r3, r1
 8006b4e:	6818      	ldr	r0, [r3, #0]
 8006b50:	491a      	ldr	r1, [pc, #104]	@ (8006bbc <_cbSendTaskList+0x88>)
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	4613      	mov	r3, r2
 8006b56:	009b      	lsls	r3, r3, #2
 8006b58:	4413      	add	r3, r2
 8006b5a:	009b      	lsls	r3, r3, #2
 8006b5c:	440b      	add	r3, r1
 8006b5e:	3304      	adds	r3, #4
 8006b60:	6819      	ldr	r1, [r3, #0]
 8006b62:	4c16      	ldr	r4, [pc, #88]	@ (8006bbc <_cbSendTaskList+0x88>)
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	4613      	mov	r3, r2
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	4413      	add	r3, r2
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	4423      	add	r3, r4
 8006b70:	3308      	adds	r3, #8
 8006b72:	681c      	ldr	r4, [r3, #0]
 8006b74:	4d11      	ldr	r5, [pc, #68]	@ (8006bbc <_cbSendTaskList+0x88>)
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	4613      	mov	r3, r2
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	4413      	add	r3, r2
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	442b      	add	r3, r5
 8006b82:	330c      	adds	r3, #12
 8006b84:	681d      	ldr	r5, [r3, #0]
 8006b86:	4e0d      	ldr	r6, [pc, #52]	@ (8006bbc <_cbSendTaskList+0x88>)
 8006b88:	687a      	ldr	r2, [r7, #4]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	009b      	lsls	r3, r3, #2
 8006b8e:	4413      	add	r3, r2
 8006b90:	009b      	lsls	r3, r3, #2
 8006b92:	4433      	add	r3, r6
 8006b94:	3310      	adds	r3, #16
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	9300      	str	r3, [sp, #0]
 8006b9a:	462b      	mov	r3, r5
 8006b9c:	4622      	mov	r2, r4
 8006b9e:	f000 f8bd 	bl	8006d1c <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	607b      	str	r3, [r7, #4]
 8006ba8:	4b05      	ldr	r3, [pc, #20]	@ (8006bc0 <_cbSendTaskList+0x8c>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d3c6      	bcc.n	8006b40 <_cbSendTaskList+0xc>
  }
}
 8006bb2:	bf00      	nop
 8006bb4:	bf00      	nop
 8006bb6:	370c      	adds	r7, #12
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bbc:	20002dd4 	.word	0x20002dd4
 8006bc0:	20002e74 	.word	0x20002e74

08006bc4 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8006bc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bc8:	b082      	sub	sp, #8
 8006bca:	af00      	add	r7, sp, #0
    Time = xTaskGetTickCountFromISR();
  } else {
    Time = xTaskGetTickCount();
  }
#else
  Time = xTaskGetTickCountFromISR();
 8006bcc:	f7ff f9c8 	bl	8005f60 <xTaskGetTickCountFromISR>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	469a      	mov	sl, r3
 8006bd6:	4693      	mov	fp, r2
 8006bd8:	e9c7 ab00 	strd	sl, fp, [r7]
#endif
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8006bdc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006be0:	4602      	mov	r2, r0
 8006be2:	460b      	mov	r3, r1
 8006be4:	f04f 0a00 	mov.w	sl, #0
 8006be8:	f04f 0b00 	mov.w	fp, #0
 8006bec:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8006bf0:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8006bf4:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8006bf8:	4652      	mov	r2, sl
 8006bfa:	465b      	mov	r3, fp
 8006bfc:	1a14      	subs	r4, r2, r0
 8006bfe:	eb63 0501 	sbc.w	r5, r3, r1
 8006c02:	f04f 0200 	mov.w	r2, #0
 8006c06:	f04f 0300 	mov.w	r3, #0
 8006c0a:	00ab      	lsls	r3, r5, #2
 8006c0c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8006c10:	00a2      	lsls	r2, r4, #2
 8006c12:	4614      	mov	r4, r2
 8006c14:	461d      	mov	r5, r3
 8006c16:	eb14 0800 	adds.w	r8, r4, r0
 8006c1a:	eb45 0901 	adc.w	r9, r5, r1
 8006c1e:	f04f 0200 	mov.w	r2, #0
 8006c22:	f04f 0300 	mov.w	r3, #0
 8006c26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006c2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006c2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006c32:	4690      	mov	r8, r2
 8006c34:	4699      	mov	r9, r3
 8006c36:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8006c3a:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8006c3e:	4610      	mov	r0, r2
 8006c40:	4619      	mov	r1, r3
 8006c42:	3708      	adds	r7, #8
 8006c44:	46bd      	mov	sp, r7
 8006c46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08006c4c <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b086      	sub	sp, #24
 8006c50:	af02      	add	r7, sp, #8
 8006c52:	60f8      	str	r0, [r7, #12]
 8006c54:	60b9      	str	r1, [r7, #8]
 8006c56:	607a      	str	r2, [r7, #4]
 8006c58:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8006c5a:	2205      	movs	r2, #5
 8006c5c:	492b      	ldr	r1, [pc, #172]	@ (8006d0c <SYSVIEW_AddTask+0xc0>)
 8006c5e:	68b8      	ldr	r0, [r7, #8]
 8006c60:	f001 fab6 	bl	80081d0 <memcmp>
 8006c64:	4603      	mov	r3, r0
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d04b      	beq.n	8006d02 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8006c6a:	4b29      	ldr	r3, [pc, #164]	@ (8006d10 <SYSVIEW_AddTask+0xc4>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	2b07      	cmp	r3, #7
 8006c70:	d903      	bls.n	8006c7a <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8006c72:	4828      	ldr	r0, [pc, #160]	@ (8006d14 <SYSVIEW_AddTask+0xc8>)
 8006c74:	f001 fa50 	bl	8008118 <SEGGER_SYSVIEW_Warn>
    return;
 8006c78:	e044      	b.n	8006d04 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8006c7a:	4b25      	ldr	r3, [pc, #148]	@ (8006d10 <SYSVIEW_AddTask+0xc4>)
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	4926      	ldr	r1, [pc, #152]	@ (8006d18 <SYSVIEW_AddTask+0xcc>)
 8006c80:	4613      	mov	r3, r2
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	4413      	add	r3, r2
 8006c86:	009b      	lsls	r3, r3, #2
 8006c88:	440b      	add	r3, r1
 8006c8a:	68fa      	ldr	r2, [r7, #12]
 8006c8c:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8006c8e:	4b20      	ldr	r3, [pc, #128]	@ (8006d10 <SYSVIEW_AddTask+0xc4>)
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	4921      	ldr	r1, [pc, #132]	@ (8006d18 <SYSVIEW_AddTask+0xcc>)
 8006c94:	4613      	mov	r3, r2
 8006c96:	009b      	lsls	r3, r3, #2
 8006c98:	4413      	add	r3, r2
 8006c9a:	009b      	lsls	r3, r3, #2
 8006c9c:	440b      	add	r3, r1
 8006c9e:	3304      	adds	r3, #4
 8006ca0:	68ba      	ldr	r2, [r7, #8]
 8006ca2:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8006ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8006d10 <SYSVIEW_AddTask+0xc4>)
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	491b      	ldr	r1, [pc, #108]	@ (8006d18 <SYSVIEW_AddTask+0xcc>)
 8006caa:	4613      	mov	r3, r2
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	4413      	add	r3, r2
 8006cb0:	009b      	lsls	r3, r3, #2
 8006cb2:	440b      	add	r3, r1
 8006cb4:	3308      	adds	r3, #8
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8006cba:	4b15      	ldr	r3, [pc, #84]	@ (8006d10 <SYSVIEW_AddTask+0xc4>)
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	4916      	ldr	r1, [pc, #88]	@ (8006d18 <SYSVIEW_AddTask+0xcc>)
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	4413      	add	r3, r2
 8006cc6:	009b      	lsls	r3, r3, #2
 8006cc8:	440b      	add	r3, r1
 8006cca:	330c      	adds	r3, #12
 8006ccc:	683a      	ldr	r2, [r7, #0]
 8006cce:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8006cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8006d10 <SYSVIEW_AddTask+0xc4>)
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	4910      	ldr	r1, [pc, #64]	@ (8006d18 <SYSVIEW_AddTask+0xcc>)
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	4413      	add	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	440b      	add	r3, r1
 8006ce0:	3310      	adds	r3, #16
 8006ce2:	69ba      	ldr	r2, [r7, #24]
 8006ce4:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8006ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8006d10 <SYSVIEW_AddTask+0xc4>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	3301      	adds	r3, #1
 8006cec:	4a08      	ldr	r2, [pc, #32]	@ (8006d10 <SYSVIEW_AddTask+0xc4>)
 8006cee:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8006cf0:	69bb      	ldr	r3, [r7, #24]
 8006cf2:	9300      	str	r3, [sp, #0]
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	687a      	ldr	r2, [r7, #4]
 8006cf8:	68b9      	ldr	r1, [r7, #8]
 8006cfa:	68f8      	ldr	r0, [r7, #12]
 8006cfc:	f000 f80e 	bl	8006d1c <SYSVIEW_SendTaskInfo>
 8006d00:	e000      	b.n	8006d04 <SYSVIEW_AddTask+0xb8>
    return;
 8006d02:	bf00      	nop

}
 8006d04:	3710      	adds	r7, #16
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}
 8006d0a:	bf00      	nop
 8006d0c:	080082f8 	.word	0x080082f8
 8006d10:	20002e74 	.word	0x20002e74
 8006d14:	08008300 	.word	0x08008300
 8006d18:	20002dd4 	.word	0x20002dd4

08006d1c <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b08a      	sub	sp, #40	@ 0x28
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	60b9      	str	r1, [r7, #8]
 8006d26:	607a      	str	r2, [r7, #4]
 8006d28:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8006d2a:	f107 0310 	add.w	r3, r7, #16
 8006d2e:	2218      	movs	r2, #24
 8006d30:	2100      	movs	r1, #0
 8006d32:	4618      	mov	r0, r3
 8006d34:	f001 fa5c 	bl	80081f0 <memset>
  TaskInfo.TaskID     = TaskID;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 8006d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d4a:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8006d4c:	f107 0310 	add.w	r3, r7, #16
 8006d50:	4618      	mov	r0, r3
 8006d52:	f000 fecb 	bl	8007aec <SEGGER_SYSVIEW_SendTaskInfo>
}
 8006d56:	bf00      	nop
 8006d58:	3728      	adds	r7, #40	@ 0x28
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
	...

08006d60 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b082      	sub	sp, #8
 8006d64:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8006d66:	4b26      	ldr	r3, [pc, #152]	@ (8006e00 <_DoInit+0xa0>)
 8006d68:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8006d6a:	22a8      	movs	r2, #168	@ 0xa8
 8006d6c:	2100      	movs	r1, #0
 8006d6e:	6838      	ldr	r0, [r7, #0]
 8006d70:	f001 fa3e 	bl	80081f0 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	2203      	movs	r2, #3
 8006d78:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	2203      	movs	r2, #3
 8006d7e:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	4a20      	ldr	r2, [pc, #128]	@ (8006e04 <_DoInit+0xa4>)
 8006d84:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	4a1f      	ldr	r2, [pc, #124]	@ (8006e08 <_DoInit+0xa8>)
 8006d8a:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006d92:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	2200      	movs	r2, #0
 8006d98:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	2200      	movs	r2, #0
 8006da4:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	4a16      	ldr	r2, [pc, #88]	@ (8006e04 <_DoInit+0xa4>)
 8006daa:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	4a17      	ldr	r2, [pc, #92]	@ (8006e0c <_DoInit+0xac>)
 8006db0:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	2210      	movs	r2, #16
 8006db6:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8006dca:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8006dce:	2300      	movs	r3, #0
 8006dd0:	607b      	str	r3, [r7, #4]
 8006dd2:	e00c      	b.n	8006dee <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f1c3 030f 	rsb	r3, r3, #15
 8006dda:	4a0d      	ldr	r2, [pc, #52]	@ (8006e10 <_DoInit+0xb0>)
 8006ddc:	5cd1      	ldrb	r1, [r2, r3]
 8006dde:	683a      	ldr	r2, [r7, #0]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	4413      	add	r3, r2
 8006de4:	460a      	mov	r2, r1
 8006de6:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	3301      	adds	r3, #1
 8006dec:	607b      	str	r3, [r7, #4]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2b0f      	cmp	r3, #15
 8006df2:	d9ef      	bls.n	8006dd4 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8006df4:	f3bf 8f5f 	dmb	sy
}
 8006df8:	bf00      	nop
 8006dfa:	3708      	adds	r7, #8
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}
 8006e00:	20002e78 	.word	0x20002e78
 8006e04:	08008350 	.word	0x08008350
 8006e08:	20002f20 	.word	0x20002f20
 8006e0c:	20003320 	.word	0x20003320
 8006e10:	080083b4 	.word	0x080083b4

08006e14 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b08c      	sub	sp, #48	@ 0x30
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	60b9      	str	r1, [r7, #8]
 8006e1e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8006e20:	4b3e      	ldr	r3, [pc, #248]	@ (8006f1c <SEGGER_RTT_ReadNoLock+0x108>)
 8006e22:	623b      	str	r3, [r7, #32]
 8006e24:	6a3b      	ldr	r3, [r7, #32]
 8006e26:	781b      	ldrb	r3, [r3, #0]
 8006e28:	b2db      	uxtb	r3, r3
 8006e2a:	2b53      	cmp	r3, #83	@ 0x53
 8006e2c:	d001      	beq.n	8006e32 <SEGGER_RTT_ReadNoLock+0x1e>
 8006e2e:	f7ff ff97 	bl	8006d60 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8006e32:	68fa      	ldr	r2, [r7, #12]
 8006e34:	4613      	mov	r3, r2
 8006e36:	005b      	lsls	r3, r3, #1
 8006e38:	4413      	add	r3, r2
 8006e3a:	00db      	lsls	r3, r3, #3
 8006e3c:	3360      	adds	r3, #96	@ 0x60
 8006e3e:	4a37      	ldr	r2, [pc, #220]	@ (8006f1c <SEGGER_RTT_ReadNoLock+0x108>)
 8006e40:	4413      	add	r3, r2
 8006e42:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8006e48:	69fb      	ldr	r3, [r7, #28]
 8006e4a:	691b      	ldr	r3, [r3, #16]
 8006e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8006e4e:	69fb      	ldr	r3, [r7, #28]
 8006e50:	68db      	ldr	r3, [r3, #12]
 8006e52:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8006e54:	2300      	movs	r3, #0
 8006e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8006e58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e5a:	69bb      	ldr	r3, [r7, #24]
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d92b      	bls.n	8006eb8 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8006e60:	69fb      	ldr	r3, [r7, #28]
 8006e62:	689a      	ldr	r2, [r3, #8]
 8006e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e66:	1ad3      	subs	r3, r2, r3
 8006e68:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8006e6a:	697a      	ldr	r2, [r7, #20]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	bf28      	it	cs
 8006e72:	4613      	movcs	r3, r2
 8006e74:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8006e76:	69fb      	ldr	r3, [r7, #28]
 8006e78:	685a      	ldr	r2, [r3, #4]
 8006e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e7c:	4413      	add	r3, r2
 8006e7e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8006e80:	697a      	ldr	r2, [r7, #20]
 8006e82:	6939      	ldr	r1, [r7, #16]
 8006e84:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006e86:	f001 f9df 	bl	8008248 <memcpy>
    NumBytesRead += NumBytesRem;
 8006e8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	4413      	add	r3, r2
 8006e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8006e92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	4413      	add	r3, r2
 8006e98:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	1ad3      	subs	r3, r2, r3
 8006ea0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8006ea2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	4413      	add	r3, r2
 8006ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8006eaa:	69fb      	ldr	r3, [r7, #28]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d101      	bne.n	8006eb8 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8006eb8:	69ba      	ldr	r2, [r7, #24]
 8006eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ebc:	1ad3      	subs	r3, r2, r3
 8006ebe:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8006ec0:	697a      	ldr	r2, [r7, #20]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	bf28      	it	cs
 8006ec8:	4613      	movcs	r3, r2
 8006eca:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d019      	beq.n	8006f06 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	685a      	ldr	r2, [r3, #4]
 8006ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed8:	4413      	add	r3, r2
 8006eda:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8006edc:	697a      	ldr	r2, [r7, #20]
 8006ede:	6939      	ldr	r1, [r7, #16]
 8006ee0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006ee2:	f001 f9b1 	bl	8008248 <memcpy>
    NumBytesRead += NumBytesRem;
 8006ee6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	4413      	add	r3, r2
 8006eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8006eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	4413      	add	r3, r2
 8006ef4:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	1ad3      	subs	r3, r2, r3
 8006efc:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8006efe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	4413      	add	r3, r2
 8006f04:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8006f06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d002      	beq.n	8006f12 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8006f0c:	69fb      	ldr	r3, [r7, #28]
 8006f0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f10:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8006f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3730      	adds	r7, #48	@ 0x30
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}
 8006f1c:	20002e78 	.word	0x20002e78

08006f20 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b088      	sub	sp, #32
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	60b9      	str	r1, [r7, #8]
 8006f2a:	607a      	str	r2, [r7, #4]
 8006f2c:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8006f2e:	4b3d      	ldr	r3, [pc, #244]	@ (8007024 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8006f30:	61bb      	str	r3, [r7, #24]
 8006f32:	69bb      	ldr	r3, [r7, #24]
 8006f34:	781b      	ldrb	r3, [r3, #0]
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	2b53      	cmp	r3, #83	@ 0x53
 8006f3a:	d001      	beq.n	8006f40 <SEGGER_RTT_AllocUpBuffer+0x20>
 8006f3c:	f7ff ff10 	bl	8006d60 <_DoInit>
  SEGGER_RTT_LOCK();
 8006f40:	f3ef 8311 	mrs	r3, BASEPRI
 8006f44:	f04f 0120 	mov.w	r1, #32
 8006f48:	f381 8811 	msr	BASEPRI, r1
 8006f4c:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8006f4e:	4b35      	ldr	r3, [pc, #212]	@ (8007024 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8006f50:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8006f52:	2300      	movs	r3, #0
 8006f54:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8006f56:	6939      	ldr	r1, [r7, #16]
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	1c5a      	adds	r2, r3, #1
 8006f5c:	4613      	mov	r3, r2
 8006f5e:	005b      	lsls	r3, r3, #1
 8006f60:	4413      	add	r3, r2
 8006f62:	00db      	lsls	r3, r3, #3
 8006f64:	440b      	add	r3, r1
 8006f66:	3304      	adds	r3, #4
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d008      	beq.n	8006f80 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8006f6e:	69fb      	ldr	r3, [r7, #28]
 8006f70:	3301      	adds	r3, #1
 8006f72:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	691b      	ldr	r3, [r3, #16]
 8006f78:	69fa      	ldr	r2, [r7, #28]
 8006f7a:	429a      	cmp	r2, r3
 8006f7c:	dbeb      	blt.n	8006f56 <SEGGER_RTT_AllocUpBuffer+0x36>
 8006f7e:	e000      	b.n	8006f82 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8006f80:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	691b      	ldr	r3, [r3, #16]
 8006f86:	69fa      	ldr	r2, [r7, #28]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	da3f      	bge.n	800700c <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8006f8c:	6939      	ldr	r1, [r7, #16]
 8006f8e:	69fb      	ldr	r3, [r7, #28]
 8006f90:	1c5a      	adds	r2, r3, #1
 8006f92:	4613      	mov	r3, r2
 8006f94:	005b      	lsls	r3, r3, #1
 8006f96:	4413      	add	r3, r2
 8006f98:	00db      	lsls	r3, r3, #3
 8006f9a:	440b      	add	r3, r1
 8006f9c:	68fa      	ldr	r2, [r7, #12]
 8006f9e:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8006fa0:	6939      	ldr	r1, [r7, #16]
 8006fa2:	69fb      	ldr	r3, [r7, #28]
 8006fa4:	1c5a      	adds	r2, r3, #1
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	005b      	lsls	r3, r3, #1
 8006faa:	4413      	add	r3, r2
 8006fac:	00db      	lsls	r3, r3, #3
 8006fae:	440b      	add	r3, r1
 8006fb0:	3304      	adds	r3, #4
 8006fb2:	68ba      	ldr	r2, [r7, #8]
 8006fb4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8006fb6:	6939      	ldr	r1, [r7, #16]
 8006fb8:	69fa      	ldr	r2, [r7, #28]
 8006fba:	4613      	mov	r3, r2
 8006fbc:	005b      	lsls	r3, r3, #1
 8006fbe:	4413      	add	r3, r2
 8006fc0:	00db      	lsls	r3, r3, #3
 8006fc2:	440b      	add	r3, r1
 8006fc4:	3320      	adds	r3, #32
 8006fc6:	687a      	ldr	r2, [r7, #4]
 8006fc8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8006fca:	6939      	ldr	r1, [r7, #16]
 8006fcc:	69fa      	ldr	r2, [r7, #28]
 8006fce:	4613      	mov	r3, r2
 8006fd0:	005b      	lsls	r3, r3, #1
 8006fd2:	4413      	add	r3, r2
 8006fd4:	00db      	lsls	r3, r3, #3
 8006fd6:	440b      	add	r3, r1
 8006fd8:	3328      	adds	r3, #40	@ 0x28
 8006fda:	2200      	movs	r2, #0
 8006fdc:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8006fde:	6939      	ldr	r1, [r7, #16]
 8006fe0:	69fa      	ldr	r2, [r7, #28]
 8006fe2:	4613      	mov	r3, r2
 8006fe4:	005b      	lsls	r3, r3, #1
 8006fe6:	4413      	add	r3, r2
 8006fe8:	00db      	lsls	r3, r3, #3
 8006fea:	440b      	add	r3, r1
 8006fec:	3324      	adds	r3, #36	@ 0x24
 8006fee:	2200      	movs	r2, #0
 8006ff0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8006ff2:	6939      	ldr	r1, [r7, #16]
 8006ff4:	69fa      	ldr	r2, [r7, #28]
 8006ff6:	4613      	mov	r3, r2
 8006ff8:	005b      	lsls	r3, r3, #1
 8006ffa:	4413      	add	r3, r2
 8006ffc:	00db      	lsls	r3, r3, #3
 8006ffe:	440b      	add	r3, r1
 8007000:	332c      	adds	r3, #44	@ 0x2c
 8007002:	683a      	ldr	r2, [r7, #0]
 8007004:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8007006:	f3bf 8f5f 	dmb	sy
 800700a:	e002      	b.n	8007012 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800700c:	f04f 33ff 	mov.w	r3, #4294967295
 8007010:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8007018:	69fb      	ldr	r3, [r7, #28]
}
 800701a:	4618      	mov	r0, r3
 800701c:	3720      	adds	r7, #32
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	20002e78 	.word	0x20002e78

08007028 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8007028:	b580      	push	{r7, lr}
 800702a:	b08a      	sub	sp, #40	@ 0x28
 800702c:	af00      	add	r7, sp, #0
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	60b9      	str	r1, [r7, #8]
 8007032:	607a      	str	r2, [r7, #4]
 8007034:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8007036:	4b21      	ldr	r3, [pc, #132]	@ (80070bc <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8007038:	623b      	str	r3, [r7, #32]
 800703a:	6a3b      	ldr	r3, [r7, #32]
 800703c:	781b      	ldrb	r3, [r3, #0]
 800703e:	b2db      	uxtb	r3, r3
 8007040:	2b53      	cmp	r3, #83	@ 0x53
 8007042:	d001      	beq.n	8007048 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8007044:	f7ff fe8c 	bl	8006d60 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8007048:	4b1c      	ldr	r3, [pc, #112]	@ (80070bc <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800704a:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2b02      	cmp	r3, #2
 8007050:	d82c      	bhi.n	80070ac <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8007052:	f3ef 8311 	mrs	r3, BASEPRI
 8007056:	f04f 0120 	mov.w	r1, #32
 800705a:	f381 8811 	msr	BASEPRI, r1
 800705e:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8007060:	68fa      	ldr	r2, [r7, #12]
 8007062:	4613      	mov	r3, r2
 8007064:	005b      	lsls	r3, r3, #1
 8007066:	4413      	add	r3, r2
 8007068:	00db      	lsls	r3, r3, #3
 800706a:	3360      	adds	r3, #96	@ 0x60
 800706c:	69fa      	ldr	r2, [r7, #28]
 800706e:	4413      	add	r3, r2
 8007070:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d00e      	beq.n	8007096 <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	68ba      	ldr	r2, [r7, #8]
 800707c:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	683a      	ldr	r2, [r7, #0]
 8007088:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	2200      	movs	r2, #0
 800708e:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	2200      	movs	r2, #0
 8007094:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800709a:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800709c:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80070a0:	69bb      	ldr	r3, [r7, #24]
 80070a2:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80070a6:	2300      	movs	r3, #0
 80070a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80070aa:	e002      	b.n	80070b2 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 80070ac:	f04f 33ff 	mov.w	r3, #4294967295
 80070b0:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 80070b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3728      	adds	r7, #40	@ 0x28
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	20002e78 	.word	0x20002e78

080070c0 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80070c0:	b480      	push	{r7}
 80070c2:	b087      	sub	sp, #28
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	60f8      	str	r0, [r7, #12]
 80070c8:	60b9      	str	r1, [r7, #8]
 80070ca:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d105      	bne.n	80070de <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	1c5a      	adds	r2, r3, #1
 80070d6:	60fa      	str	r2, [r7, #12]
 80070d8:	2200      	movs	r2, #0
 80070da:	701a      	strb	r2, [r3, #0]
 80070dc:	e022      	b.n	8007124 <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	1c5a      	adds	r2, r3, #1
 80070e6:	60fa      	str	r2, [r7, #12]
 80070e8:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2b80      	cmp	r3, #128	@ 0x80
 80070ee:	d90a      	bls.n	8007106 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 80070f0:	2380      	movs	r3, #128	@ 0x80
 80070f2:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 80070f4:	e007      	b.n	8007106 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 80070f6:	68ba      	ldr	r2, [r7, #8]
 80070f8:	1c53      	adds	r3, r2, #1
 80070fa:	60bb      	str	r3, [r7, #8]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	1c59      	adds	r1, r3, #1
 8007100:	60f9      	str	r1, [r7, #12]
 8007102:	7812      	ldrb	r2, [r2, #0]
 8007104:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	1e5a      	subs	r2, r3, #1
 800710a:	607a      	str	r2, [r7, #4]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d003      	beq.n	8007118 <_EncodeStr+0x58>
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	781b      	ldrb	r3, [r3, #0]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d1ee      	bne.n	80070f6 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 8007118:	68ba      	ldr	r2, [r7, #8]
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	b2da      	uxtb	r2, r3
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 8007124:	68fb      	ldr	r3, [r7, #12]
}
 8007126:	4618      	mov	r0, r3
 8007128:	371c      	adds	r7, #28
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr

08007132 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8007132:	b480      	push	{r7}
 8007134:	b083      	sub	sp, #12
 8007136:	af00      	add	r7, sp, #0
 8007138:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	3307      	adds	r3, #7
}
 800713e:	4618      	mov	r0, r3
 8007140:	370c      	adds	r7, #12
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr
	...

0800714c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007152:	4b34      	ldr	r3, [pc, #208]	@ (8007224 <_HandleIncomingPacket+0xd8>)
 8007154:	7e1b      	ldrb	r3, [r3, #24]
 8007156:	4618      	mov	r0, r3
 8007158:	1cfb      	adds	r3, r7, #3
 800715a:	2201      	movs	r2, #1
 800715c:	4619      	mov	r1, r3
 800715e:	f7ff fe59 	bl	8006e14 <SEGGER_RTT_ReadNoLock>
 8007162:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d057      	beq.n	800721a <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 800716a:	78fb      	ldrb	r3, [r7, #3]
 800716c:	2b80      	cmp	r3, #128	@ 0x80
 800716e:	d031      	beq.n	80071d4 <_HandleIncomingPacket+0x88>
 8007170:	2b80      	cmp	r3, #128	@ 0x80
 8007172:	dc40      	bgt.n	80071f6 <_HandleIncomingPacket+0xaa>
 8007174:	2b07      	cmp	r3, #7
 8007176:	dc15      	bgt.n	80071a4 <_HandleIncomingPacket+0x58>
 8007178:	2b00      	cmp	r3, #0
 800717a:	dd3c      	ble.n	80071f6 <_HandleIncomingPacket+0xaa>
 800717c:	3b01      	subs	r3, #1
 800717e:	2b06      	cmp	r3, #6
 8007180:	d839      	bhi.n	80071f6 <_HandleIncomingPacket+0xaa>
 8007182:	a201      	add	r2, pc, #4	@ (adr r2, 8007188 <_HandleIncomingPacket+0x3c>)
 8007184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007188:	080071ab 	.word	0x080071ab
 800718c:	080071b1 	.word	0x080071b1
 8007190:	080071b7 	.word	0x080071b7
 8007194:	080071bd 	.word	0x080071bd
 8007198:	080071c3 	.word	0x080071c3
 800719c:	080071c9 	.word	0x080071c9
 80071a0:	080071cf 	.word	0x080071cf
 80071a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80071a6:	d033      	beq.n	8007210 <_HandleIncomingPacket+0xc4>
 80071a8:	e025      	b.n	80071f6 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80071aa:	f000 fb25 	bl	80077f8 <SEGGER_SYSVIEW_Start>
      break;
 80071ae:	e034      	b.n	800721a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80071b0:	f000 fbdc 	bl	800796c <SEGGER_SYSVIEW_Stop>
      break;
 80071b4:	e031      	b.n	800721a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80071b6:	f000 fdb5 	bl	8007d24 <SEGGER_SYSVIEW_RecordSystime>
      break;
 80071ba:	e02e      	b.n	800721a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80071bc:	f000 fd7a 	bl	8007cb4 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80071c0:	e02b      	b.n	800721a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80071c2:	f000 fbf9 	bl	80079b8 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80071c6:	e028      	b.n	800721a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80071c8:	f000 ff68 	bl	800809c <SEGGER_SYSVIEW_SendNumModules>
      break;
 80071cc:	e025      	b.n	800721a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80071ce:	f000 ff47 	bl	8008060 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80071d2:	e022      	b.n	800721a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80071d4:	4b13      	ldr	r3, [pc, #76]	@ (8007224 <_HandleIncomingPacket+0xd8>)
 80071d6:	7e1b      	ldrb	r3, [r3, #24]
 80071d8:	4618      	mov	r0, r3
 80071da:	1cfb      	adds	r3, r7, #3
 80071dc:	2201      	movs	r2, #1
 80071de:	4619      	mov	r1, r3
 80071e0:	f7ff fe18 	bl	8006e14 <SEGGER_RTT_ReadNoLock>
 80071e4:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d013      	beq.n	8007214 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80071ec:	78fb      	ldrb	r3, [r7, #3]
 80071ee:	4618      	mov	r0, r3
 80071f0:	f000 feac 	bl	8007f4c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80071f4:	e00e      	b.n	8007214 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80071f6:	78fb      	ldrb	r3, [r7, #3]
 80071f8:	b25b      	sxtb	r3, r3
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	da0c      	bge.n	8007218 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80071fe:	4b09      	ldr	r3, [pc, #36]	@ (8007224 <_HandleIncomingPacket+0xd8>)
 8007200:	7e1b      	ldrb	r3, [r3, #24]
 8007202:	4618      	mov	r0, r3
 8007204:	1cfb      	adds	r3, r7, #3
 8007206:	2201      	movs	r2, #1
 8007208:	4619      	mov	r1, r3
 800720a:	f7ff fe03 	bl	8006e14 <SEGGER_RTT_ReadNoLock>
      }
      break;
 800720e:	e003      	b.n	8007218 <_HandleIncomingPacket+0xcc>
      break;
 8007210:	bf00      	nop
 8007212:	e002      	b.n	800721a <_HandleIncomingPacket+0xce>
      break;
 8007214:	bf00      	nop
 8007216:	e000      	b.n	800721a <_HandleIncomingPacket+0xce>
      break;
 8007218:	bf00      	nop
    }
  }
}
 800721a:	bf00      	nop
 800721c:	3708      	adds	r7, #8
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	20004338 	.word	0x20004338

08007228 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8007228:	b580      	push	{r7, lr}
 800722a:	b08c      	sub	sp, #48	@ 0x30
 800722c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800722e:	2301      	movs	r3, #1
 8007230:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8007232:	1d3b      	adds	r3, r7, #4
 8007234:	3301      	adds	r3, #1
 8007236:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8007238:	69fb      	ldr	r3, [r7, #28]
 800723a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800723c:	4b31      	ldr	r3, [pc, #196]	@ (8007304 <_TrySendOverflowPacket+0xdc>)
 800723e:	695b      	ldr	r3, [r3, #20]
 8007240:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007242:	e00b      	b.n	800725c <_TrySendOverflowPacket+0x34>
 8007244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007246:	b2da      	uxtb	r2, r3
 8007248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800724a:	1c59      	adds	r1, r3, #1
 800724c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800724e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007252:	b2d2      	uxtb	r2, r2
 8007254:	701a      	strb	r2, [r3, #0]
 8007256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007258:	09db      	lsrs	r3, r3, #7
 800725a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800725c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800725e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007260:	d8f0      	bhi.n	8007244 <_TrySendOverflowPacket+0x1c>
 8007262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007264:	1c5a      	adds	r2, r3, #1
 8007266:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007268:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800726a:	b2d2      	uxtb	r2, r2
 800726c:	701a      	strb	r2, [r3, #0]
 800726e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007270:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8007272:	4b25      	ldr	r3, [pc, #148]	@ (8007308 <_TrySendOverflowPacket+0xe0>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 8007278:	4b22      	ldr	r3, [pc, #136]	@ (8007304 <_TrySendOverflowPacket+0xdc>)
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	69ba      	ldr	r2, [r7, #24]
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	627b      	str	r3, [r7, #36]	@ 0x24
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	623b      	str	r3, [r7, #32]
 800728a:	e00b      	b.n	80072a4 <_TrySendOverflowPacket+0x7c>
 800728c:	6a3b      	ldr	r3, [r7, #32]
 800728e:	b2da      	uxtb	r2, r3
 8007290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007292:	1c59      	adds	r1, r3, #1
 8007294:	6279      	str	r1, [r7, #36]	@ 0x24
 8007296:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800729a:	b2d2      	uxtb	r2, r2
 800729c:	701a      	strb	r2, [r3, #0]
 800729e:	6a3b      	ldr	r3, [r7, #32]
 80072a0:	09db      	lsrs	r3, r3, #7
 80072a2:	623b      	str	r3, [r7, #32]
 80072a4:	6a3b      	ldr	r3, [r7, #32]
 80072a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80072a8:	d8f0      	bhi.n	800728c <_TrySendOverflowPacket+0x64>
 80072aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ac:	1c5a      	adds	r2, r3, #1
 80072ae:	627a      	str	r2, [r7, #36]	@ 0x24
 80072b0:	6a3a      	ldr	r2, [r7, #32]
 80072b2:	b2d2      	uxtb	r2, r2
 80072b4:	701a      	strb	r2, [r3, #0]
 80072b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b8:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 80072ba:	4b12      	ldr	r3, [pc, #72]	@ (8007304 <_TrySendOverflowPacket+0xdc>)
 80072bc:	785b      	ldrb	r3, [r3, #1]
 80072be:	4618      	mov	r0, r3
 80072c0:	1d3b      	adds	r3, r7, #4
 80072c2:	69fa      	ldr	r2, [r7, #28]
 80072c4:	1ad3      	subs	r3, r2, r3
 80072c6:	461a      	mov	r2, r3
 80072c8:	1d3b      	adds	r3, r7, #4
 80072ca:	4619      	mov	r1, r3
 80072cc:	f7f8 ffe8 	bl	80002a0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80072d0:	4603      	mov	r3, r0
 80072d2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d009      	beq.n	80072ee <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80072da:	4a0a      	ldr	r2, [pc, #40]	@ (8007304 <_TrySendOverflowPacket+0xdc>)
 80072dc:	69bb      	ldr	r3, [r7, #24]
 80072de:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80072e0:	4b08      	ldr	r3, [pc, #32]	@ (8007304 <_TrySendOverflowPacket+0xdc>)
 80072e2:	781b      	ldrb	r3, [r3, #0]
 80072e4:	3b01      	subs	r3, #1
 80072e6:	b2da      	uxtb	r2, r3
 80072e8:	4b06      	ldr	r3, [pc, #24]	@ (8007304 <_TrySendOverflowPacket+0xdc>)
 80072ea:	701a      	strb	r2, [r3, #0]
 80072ec:	e004      	b.n	80072f8 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80072ee:	4b05      	ldr	r3, [pc, #20]	@ (8007304 <_TrySendOverflowPacket+0xdc>)
 80072f0:	695b      	ldr	r3, [r3, #20]
 80072f2:	3301      	adds	r3, #1
 80072f4:	4a03      	ldr	r2, [pc, #12]	@ (8007304 <_TrySendOverflowPacket+0xdc>)
 80072f6:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80072f8:	693b      	ldr	r3, [r7, #16]
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3730      	adds	r7, #48	@ 0x30
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}
 8007302:	bf00      	nop
 8007304:	20004338 	.word	0x20004338
 8007308:	e0001004 	.word	0xe0001004

0800730c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800730c:	b580      	push	{r7, lr}
 800730e:	b08a      	sub	sp, #40	@ 0x28
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8007318:	4b98      	ldr	r3, [pc, #608]	@ (800757c <_SendPacket+0x270>)
 800731a:	781b      	ldrb	r3, [r3, #0]
 800731c:	2b01      	cmp	r3, #1
 800731e:	d010      	beq.n	8007342 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8007320:	4b96      	ldr	r3, [pc, #600]	@ (800757c <_SendPacket+0x270>)
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	2b00      	cmp	r3, #0
 8007326:	f000 812d 	beq.w	8007584 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800732a:	4b94      	ldr	r3, [pc, #592]	@ (800757c <_SendPacket+0x270>)
 800732c:	781b      	ldrb	r3, [r3, #0]
 800732e:	2b02      	cmp	r3, #2
 8007330:	d109      	bne.n	8007346 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8007332:	f7ff ff79 	bl	8007228 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8007336:	4b91      	ldr	r3, [pc, #580]	@ (800757c <_SendPacket+0x270>)
 8007338:	781b      	ldrb	r3, [r3, #0]
 800733a:	2b01      	cmp	r3, #1
 800733c:	f040 8124 	bne.w	8007588 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8007340:	e001      	b.n	8007346 <_SendPacket+0x3a>
    goto Send;
 8007342:	bf00      	nop
 8007344:	e000      	b.n	8007348 <_SendPacket+0x3c>
Send:
 8007346:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2b1f      	cmp	r3, #31
 800734c:	d809      	bhi.n	8007362 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800734e:	4b8b      	ldr	r3, [pc, #556]	@ (800757c <_SendPacket+0x270>)
 8007350:	69da      	ldr	r2, [r3, #28]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	fa22 f303 	lsr.w	r3, r2, r3
 8007358:	f003 0301 	and.w	r3, r3, #1
 800735c:	2b00      	cmp	r3, #0
 800735e:	f040 8115 	bne.w	800758c <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2b17      	cmp	r3, #23
 8007366:	d807      	bhi.n	8007378 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	3b01      	subs	r3, #1
 800736c:	60fb      	str	r3, [r7, #12]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	b2da      	uxtb	r2, r3
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	701a      	strb	r2, [r3, #0]
 8007376:	e0c4      	b.n	8007502 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8007378:	68ba      	ldr	r2, [r7, #8]
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	1ad3      	subs	r3, r2, r3
 800737e:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8007380:	69fb      	ldr	r3, [r7, #28]
 8007382:	2b7f      	cmp	r3, #127	@ 0x7f
 8007384:	d912      	bls.n	80073ac <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8007386:	69fb      	ldr	r3, [r7, #28]
 8007388:	09da      	lsrs	r2, r3, #7
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	3b01      	subs	r3, #1
 800738e:	60fb      	str	r3, [r7, #12]
 8007390:	b2d2      	uxtb	r2, r2
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8007396:	69fb      	ldr	r3, [r7, #28]
 8007398:	b2db      	uxtb	r3, r3
 800739a:	68fa      	ldr	r2, [r7, #12]
 800739c:	3a01      	subs	r2, #1
 800739e:	60fa      	str	r2, [r7, #12]
 80073a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80073a4:	b2da      	uxtb	r2, r3
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	701a      	strb	r2, [r3, #0]
 80073aa:	e006      	b.n	80073ba <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	3b01      	subs	r3, #1
 80073b0:	60fb      	str	r3, [r7, #12]
 80073b2:	69fb      	ldr	r3, [r7, #28]
 80073b4:	b2da      	uxtb	r2, r3
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2b7e      	cmp	r3, #126	@ 0x7e
 80073be:	d807      	bhi.n	80073d0 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	3b01      	subs	r3, #1
 80073c4:	60fb      	str	r3, [r7, #12]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	b2da      	uxtb	r2, r3
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	701a      	strb	r2, [r3, #0]
 80073ce:	e098      	b.n	8007502 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80073d6:	d212      	bcs.n	80073fe <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	09da      	lsrs	r2, r3, #7
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	3b01      	subs	r3, #1
 80073e0:	60fb      	str	r3, [r7, #12]
 80073e2:	b2d2      	uxtb	r2, r2
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	68fa      	ldr	r2, [r7, #12]
 80073ee:	3a01      	subs	r2, #1
 80073f0:	60fa      	str	r2, [r7, #12]
 80073f2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80073f6:	b2da      	uxtb	r2, r3
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	701a      	strb	r2, [r3, #0]
 80073fc:	e081      	b.n	8007502 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007404:	d21d      	bcs.n	8007442 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	0b9a      	lsrs	r2, r3, #14
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	3b01      	subs	r3, #1
 800740e:	60fb      	str	r3, [r7, #12]
 8007410:	b2d2      	uxtb	r2, r2
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	09db      	lsrs	r3, r3, #7
 800741a:	b2db      	uxtb	r3, r3
 800741c:	68fa      	ldr	r2, [r7, #12]
 800741e:	3a01      	subs	r2, #1
 8007420:	60fa      	str	r2, [r7, #12]
 8007422:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007426:	b2da      	uxtb	r2, r3
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	b2db      	uxtb	r3, r3
 8007430:	68fa      	ldr	r2, [r7, #12]
 8007432:	3a01      	subs	r2, #1
 8007434:	60fa      	str	r2, [r7, #12]
 8007436:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800743a:	b2da      	uxtb	r2, r3
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	701a      	strb	r2, [r3, #0]
 8007440:	e05f      	b.n	8007502 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007448:	d228      	bcs.n	800749c <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	0d5a      	lsrs	r2, r3, #21
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	3b01      	subs	r3, #1
 8007452:	60fb      	str	r3, [r7, #12]
 8007454:	b2d2      	uxtb	r2, r2
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	0b9b      	lsrs	r3, r3, #14
 800745e:	b2db      	uxtb	r3, r3
 8007460:	68fa      	ldr	r2, [r7, #12]
 8007462:	3a01      	subs	r2, #1
 8007464:	60fa      	str	r2, [r7, #12]
 8007466:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800746a:	b2da      	uxtb	r2, r3
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	09db      	lsrs	r3, r3, #7
 8007474:	b2db      	uxtb	r3, r3
 8007476:	68fa      	ldr	r2, [r7, #12]
 8007478:	3a01      	subs	r2, #1
 800747a:	60fa      	str	r2, [r7, #12]
 800747c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007480:	b2da      	uxtb	r2, r3
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	b2db      	uxtb	r3, r3
 800748a:	68fa      	ldr	r2, [r7, #12]
 800748c:	3a01      	subs	r2, #1
 800748e:	60fa      	str	r2, [r7, #12]
 8007490:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007494:	b2da      	uxtb	r2, r3
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	701a      	strb	r2, [r3, #0]
 800749a:	e032      	b.n	8007502 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	0f1a      	lsrs	r2, r3, #28
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	3b01      	subs	r3, #1
 80074a4:	60fb      	str	r3, [r7, #12]
 80074a6:	b2d2      	uxtb	r2, r2
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	0d5b      	lsrs	r3, r3, #21
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	68fa      	ldr	r2, [r7, #12]
 80074b4:	3a01      	subs	r2, #1
 80074b6:	60fa      	str	r2, [r7, #12]
 80074b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80074bc:	b2da      	uxtb	r2, r3
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	0b9b      	lsrs	r3, r3, #14
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	68fa      	ldr	r2, [r7, #12]
 80074ca:	3a01      	subs	r2, #1
 80074cc:	60fa      	str	r2, [r7, #12]
 80074ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80074d2:	b2da      	uxtb	r2, r3
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	09db      	lsrs	r3, r3, #7
 80074dc:	b2db      	uxtb	r3, r3
 80074de:	68fa      	ldr	r2, [r7, #12]
 80074e0:	3a01      	subs	r2, #1
 80074e2:	60fa      	str	r2, [r7, #12]
 80074e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80074e8:	b2da      	uxtb	r2, r3
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	68fa      	ldr	r2, [r7, #12]
 80074f4:	3a01      	subs	r2, #1
 80074f6:	60fa      	str	r2, [r7, #12]
 80074f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80074fc:	b2da      	uxtb	r2, r3
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8007502:	4b1f      	ldr	r3, [pc, #124]	@ (8007580 <_SendPacket+0x274>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8007508:	4b1c      	ldr	r3, [pc, #112]	@ (800757c <_SendPacket+0x270>)
 800750a:	68db      	ldr	r3, [r3, #12]
 800750c:	69ba      	ldr	r2, [r7, #24]
 800750e:	1ad3      	subs	r3, r2, r3
 8007510:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	627b      	str	r3, [r7, #36]	@ 0x24
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	623b      	str	r3, [r7, #32]
 800751a:	e00b      	b.n	8007534 <_SendPacket+0x228>
 800751c:	6a3b      	ldr	r3, [r7, #32]
 800751e:	b2da      	uxtb	r2, r3
 8007520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007522:	1c59      	adds	r1, r3, #1
 8007524:	6279      	str	r1, [r7, #36]	@ 0x24
 8007526:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800752a:	b2d2      	uxtb	r2, r2
 800752c:	701a      	strb	r2, [r3, #0]
 800752e:	6a3b      	ldr	r3, [r7, #32]
 8007530:	09db      	lsrs	r3, r3, #7
 8007532:	623b      	str	r3, [r7, #32]
 8007534:	6a3b      	ldr	r3, [r7, #32]
 8007536:	2b7f      	cmp	r3, #127	@ 0x7f
 8007538:	d8f0      	bhi.n	800751c <_SendPacket+0x210>
 800753a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753c:	1c5a      	adds	r2, r3, #1
 800753e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007540:	6a3a      	ldr	r2, [r7, #32]
 8007542:	b2d2      	uxtb	r2, r2
 8007544:	701a      	strb	r2, [r3, #0]
 8007546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007548:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800754a:	4b0c      	ldr	r3, [pc, #48]	@ (800757c <_SendPacket+0x270>)
 800754c:	785b      	ldrb	r3, [r3, #1]
 800754e:	4618      	mov	r0, r3
 8007550:	68ba      	ldr	r2, [r7, #8]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	1ad3      	subs	r3, r2, r3
 8007556:	461a      	mov	r2, r3
 8007558:	68f9      	ldr	r1, [r7, #12]
 800755a:	f7f8 fea1 	bl	80002a0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800755e:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d003      	beq.n	800756e <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8007566:	4a05      	ldr	r2, [pc, #20]	@ (800757c <_SendPacket+0x270>)
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	60d3      	str	r3, [r2, #12]
 800756c:	e00f      	b.n	800758e <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800756e:	4b03      	ldr	r3, [pc, #12]	@ (800757c <_SendPacket+0x270>)
 8007570:	781b      	ldrb	r3, [r3, #0]
 8007572:	3301      	adds	r3, #1
 8007574:	b2da      	uxtb	r2, r3
 8007576:	4b01      	ldr	r3, [pc, #4]	@ (800757c <_SendPacket+0x270>)
 8007578:	701a      	strb	r2, [r3, #0]
 800757a:	e008      	b.n	800758e <_SendPacket+0x282>
 800757c:	20004338 	.word	0x20004338
 8007580:	e0001004 	.word	0xe0001004
    goto SendDone;
 8007584:	bf00      	nop
 8007586:	e002      	b.n	800758e <_SendPacket+0x282>
      goto SendDone;
 8007588:	bf00      	nop
 800758a:	e000      	b.n	800758e <_SendPacket+0x282>
      goto SendDone;
 800758c:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800758e:	4b14      	ldr	r3, [pc, #80]	@ (80075e0 <_SendPacket+0x2d4>)
 8007590:	7e1b      	ldrb	r3, [r3, #24]
 8007592:	4619      	mov	r1, r3
 8007594:	4a13      	ldr	r2, [pc, #76]	@ (80075e4 <_SendPacket+0x2d8>)
 8007596:	460b      	mov	r3, r1
 8007598:	005b      	lsls	r3, r3, #1
 800759a:	440b      	add	r3, r1
 800759c:	00db      	lsls	r3, r3, #3
 800759e:	4413      	add	r3, r2
 80075a0:	336c      	adds	r3, #108	@ 0x6c
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	4b0e      	ldr	r3, [pc, #56]	@ (80075e0 <_SendPacket+0x2d4>)
 80075a6:	7e1b      	ldrb	r3, [r3, #24]
 80075a8:	4618      	mov	r0, r3
 80075aa:	490e      	ldr	r1, [pc, #56]	@ (80075e4 <_SendPacket+0x2d8>)
 80075ac:	4603      	mov	r3, r0
 80075ae:	005b      	lsls	r3, r3, #1
 80075b0:	4403      	add	r3, r0
 80075b2:	00db      	lsls	r3, r3, #3
 80075b4:	440b      	add	r3, r1
 80075b6:	3370      	adds	r3, #112	@ 0x70
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d00b      	beq.n	80075d6 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80075be:	4b08      	ldr	r3, [pc, #32]	@ (80075e0 <_SendPacket+0x2d4>)
 80075c0:	789b      	ldrb	r3, [r3, #2]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d107      	bne.n	80075d6 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80075c6:	4b06      	ldr	r3, [pc, #24]	@ (80075e0 <_SendPacket+0x2d4>)
 80075c8:	2201      	movs	r2, #1
 80075ca:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80075cc:	f7ff fdbe 	bl	800714c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80075d0:	4b03      	ldr	r3, [pc, #12]	@ (80075e0 <_SendPacket+0x2d4>)
 80075d2:	2200      	movs	r2, #0
 80075d4:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80075d6:	bf00      	nop
 80075d8:	3728      	adds	r7, #40	@ 0x28
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}
 80075de:	bf00      	nop
 80075e0:	20004338 	.word	0x20004338
 80075e4:	20002e78 	.word	0x20002e78

080075e8 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b086      	sub	sp, #24
 80075ec:	af02      	add	r7, sp, #8
 80075ee:	60f8      	str	r0, [r7, #12]
 80075f0:	60b9      	str	r1, [r7, #8]
 80075f2:	607a      	str	r2, [r7, #4]
 80075f4:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80075f6:	2300      	movs	r3, #0
 80075f8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80075fc:	4917      	ldr	r1, [pc, #92]	@ (800765c <SEGGER_SYSVIEW_Init+0x74>)
 80075fe:	4818      	ldr	r0, [pc, #96]	@ (8007660 <SEGGER_SYSVIEW_Init+0x78>)
 8007600:	f7ff fc8e 	bl	8006f20 <SEGGER_RTT_AllocUpBuffer>
 8007604:	4603      	mov	r3, r0
 8007606:	b2da      	uxtb	r2, r3
 8007608:	4b16      	ldr	r3, [pc, #88]	@ (8007664 <SEGGER_SYSVIEW_Init+0x7c>)
 800760a:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800760c:	4b15      	ldr	r3, [pc, #84]	@ (8007664 <SEGGER_SYSVIEW_Init+0x7c>)
 800760e:	785a      	ldrb	r2, [r3, #1]
 8007610:	4b14      	ldr	r3, [pc, #80]	@ (8007664 <SEGGER_SYSVIEW_Init+0x7c>)
 8007612:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8007614:	4b13      	ldr	r3, [pc, #76]	@ (8007664 <SEGGER_SYSVIEW_Init+0x7c>)
 8007616:	7e1b      	ldrb	r3, [r3, #24]
 8007618:	4618      	mov	r0, r3
 800761a:	2300      	movs	r3, #0
 800761c:	9300      	str	r3, [sp, #0]
 800761e:	2308      	movs	r3, #8
 8007620:	4a11      	ldr	r2, [pc, #68]	@ (8007668 <SEGGER_SYSVIEW_Init+0x80>)
 8007622:	490f      	ldr	r1, [pc, #60]	@ (8007660 <SEGGER_SYSVIEW_Init+0x78>)
 8007624:	f7ff fd00 	bl	8007028 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8007628:	4b0e      	ldr	r3, [pc, #56]	@ (8007664 <SEGGER_SYSVIEW_Init+0x7c>)
 800762a:	2200      	movs	r2, #0
 800762c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800762e:	4b0f      	ldr	r3, [pc, #60]	@ (800766c <SEGGER_SYSVIEW_Init+0x84>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a0c      	ldr	r2, [pc, #48]	@ (8007664 <SEGGER_SYSVIEW_Init+0x7c>)
 8007634:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8007636:	4a0b      	ldr	r2, [pc, #44]	@ (8007664 <SEGGER_SYSVIEW_Init+0x7c>)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800763c:	4a09      	ldr	r2, [pc, #36]	@ (8007664 <SEGGER_SYSVIEW_Init+0x7c>)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8007642:	4a08      	ldr	r2, [pc, #32]	@ (8007664 <SEGGER_SYSVIEW_Init+0x7c>)
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8007648:	4a06      	ldr	r2, [pc, #24]	@ (8007664 <SEGGER_SYSVIEW_Init+0x7c>)
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800764e:	4b05      	ldr	r3, [pc, #20]	@ (8007664 <SEGGER_SYSVIEW_Init+0x7c>)
 8007650:	2200      	movs	r2, #0
 8007652:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8007654:	bf00      	nop
 8007656:	3710      	adds	r7, #16
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}
 800765c:	20003330 	.word	0x20003330
 8007660:	08008364 	.word	0x08008364
 8007664:	20004338 	.word	0x20004338
 8007668:	20004330 	.word	0x20004330
 800766c:	e0001004 	.word	0xe0001004

08007670 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8007670:	b480      	push	{r7}
 8007672:	b083      	sub	sp, #12
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8007678:	4a04      	ldr	r2, [pc, #16]	@ (800768c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6113      	str	r3, [r2, #16]
}
 800767e:	bf00      	nop
 8007680:	370c      	adds	r7, #12
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr
 800768a:	bf00      	nop
 800768c:	20004338 	.word	0x20004338

08007690 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007698:	f3ef 8311 	mrs	r3, BASEPRI
 800769c:	f04f 0120 	mov.w	r1, #32
 80076a0:	f381 8811 	msr	BASEPRI, r1
 80076a4:	60fb      	str	r3, [r7, #12]
 80076a6:	4808      	ldr	r0, [pc, #32]	@ (80076c8 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80076a8:	f7ff fd43 	bl	8007132 <_PreparePacket>
 80076ac:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	68b9      	ldr	r1, [r7, #8]
 80076b2:	68b8      	ldr	r0, [r7, #8]
 80076b4:	f7ff fe2a 	bl	800730c <_SendPacket>
  RECORD_END();
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f383 8811 	msr	BASEPRI, r3
}
 80076be:	bf00      	nop
 80076c0:	3710      	adds	r7, #16
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}
 80076c6:	bf00      	nop
 80076c8:	20004368 	.word	0x20004368

080076cc <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b088      	sub	sp, #32
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
 80076d4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80076d6:	f3ef 8311 	mrs	r3, BASEPRI
 80076da:	f04f 0120 	mov.w	r1, #32
 80076de:	f381 8811 	msr	BASEPRI, r1
 80076e2:	617b      	str	r3, [r7, #20]
 80076e4:	4816      	ldr	r0, [pc, #88]	@ (8007740 <SEGGER_SYSVIEW_RecordU32+0x74>)
 80076e6:	f7ff fd24 	bl	8007132 <_PreparePacket>
 80076ea:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	61fb      	str	r3, [r7, #28]
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	61bb      	str	r3, [r7, #24]
 80076f8:	e00b      	b.n	8007712 <SEGGER_SYSVIEW_RecordU32+0x46>
 80076fa:	69bb      	ldr	r3, [r7, #24]
 80076fc:	b2da      	uxtb	r2, r3
 80076fe:	69fb      	ldr	r3, [r7, #28]
 8007700:	1c59      	adds	r1, r3, #1
 8007702:	61f9      	str	r1, [r7, #28]
 8007704:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007708:	b2d2      	uxtb	r2, r2
 800770a:	701a      	strb	r2, [r3, #0]
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	09db      	lsrs	r3, r3, #7
 8007710:	61bb      	str	r3, [r7, #24]
 8007712:	69bb      	ldr	r3, [r7, #24]
 8007714:	2b7f      	cmp	r3, #127	@ 0x7f
 8007716:	d8f0      	bhi.n	80076fa <SEGGER_SYSVIEW_RecordU32+0x2e>
 8007718:	69fb      	ldr	r3, [r7, #28]
 800771a:	1c5a      	adds	r2, r3, #1
 800771c:	61fa      	str	r2, [r7, #28]
 800771e:	69ba      	ldr	r2, [r7, #24]
 8007720:	b2d2      	uxtb	r2, r2
 8007722:	701a      	strb	r2, [r3, #0]
 8007724:	69fb      	ldr	r3, [r7, #28]
 8007726:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8007728:	687a      	ldr	r2, [r7, #4]
 800772a:	68f9      	ldr	r1, [r7, #12]
 800772c:	6938      	ldr	r0, [r7, #16]
 800772e:	f7ff fded 	bl	800730c <_SendPacket>
  RECORD_END();
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	f383 8811 	msr	BASEPRI, r3
}
 8007738:	bf00      	nop
 800773a:	3720      	adds	r7, #32
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}
 8007740:	20004368 	.word	0x20004368

08007744 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8007744:	b580      	push	{r7, lr}
 8007746:	b08c      	sub	sp, #48	@ 0x30
 8007748:	af00      	add	r7, sp, #0
 800774a:	60f8      	str	r0, [r7, #12]
 800774c:	60b9      	str	r1, [r7, #8]
 800774e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8007750:	f3ef 8311 	mrs	r3, BASEPRI
 8007754:	f04f 0120 	mov.w	r1, #32
 8007758:	f381 8811 	msr	BASEPRI, r1
 800775c:	61fb      	str	r3, [r7, #28]
 800775e:	4825      	ldr	r0, [pc, #148]	@ (80077f4 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8007760:	f7ff fce7 	bl	8007132 <_PreparePacket>
 8007764:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8007766:	69bb      	ldr	r3, [r7, #24]
 8007768:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007772:	e00b      	b.n	800778c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8007774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007776:	b2da      	uxtb	r2, r3
 8007778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800777a:	1c59      	adds	r1, r3, #1
 800777c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800777e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007782:	b2d2      	uxtb	r2, r2
 8007784:	701a      	strb	r2, [r3, #0]
 8007786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007788:	09db      	lsrs	r3, r3, #7
 800778a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800778c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800778e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007790:	d8f0      	bhi.n	8007774 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8007792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007794:	1c5a      	adds	r2, r3, #1
 8007796:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007798:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800779a:	b2d2      	uxtb	r2, r2
 800779c:	701a      	strb	r2, [r3, #0]
 800779e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077a0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	623b      	str	r3, [r7, #32]
 80077aa:	e00b      	b.n	80077c4 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80077ac:	6a3b      	ldr	r3, [r7, #32]
 80077ae:	b2da      	uxtb	r2, r3
 80077b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077b2:	1c59      	adds	r1, r3, #1
 80077b4:	6279      	str	r1, [r7, #36]	@ 0x24
 80077b6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80077ba:	b2d2      	uxtb	r2, r2
 80077bc:	701a      	strb	r2, [r3, #0]
 80077be:	6a3b      	ldr	r3, [r7, #32]
 80077c0:	09db      	lsrs	r3, r3, #7
 80077c2:	623b      	str	r3, [r7, #32]
 80077c4:	6a3b      	ldr	r3, [r7, #32]
 80077c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80077c8:	d8f0      	bhi.n	80077ac <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80077ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077cc:	1c5a      	adds	r2, r3, #1
 80077ce:	627a      	str	r2, [r7, #36]	@ 0x24
 80077d0:	6a3a      	ldr	r2, [r7, #32]
 80077d2:	b2d2      	uxtb	r2, r2
 80077d4:	701a      	strb	r2, [r3, #0]
 80077d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077d8:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80077da:	68fa      	ldr	r2, [r7, #12]
 80077dc:	6979      	ldr	r1, [r7, #20]
 80077de:	69b8      	ldr	r0, [r7, #24]
 80077e0:	f7ff fd94 	bl	800730c <_SendPacket>
  RECORD_END();
 80077e4:	69fb      	ldr	r3, [r7, #28]
 80077e6:	f383 8811 	msr	BASEPRI, r3
}
 80077ea:	bf00      	nop
 80077ec:	3730      	adds	r7, #48	@ 0x30
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}
 80077f2:	bf00      	nop
 80077f4:	20004368 	.word	0x20004368

080077f8 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b08c      	sub	sp, #48	@ 0x30
 80077fc:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80077fe:	4b58      	ldr	r3, [pc, #352]	@ (8007960 <SEGGER_SYSVIEW_Start+0x168>)
 8007800:	2201      	movs	r2, #1
 8007802:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8007804:	f3ef 8311 	mrs	r3, BASEPRI
 8007808:	f04f 0120 	mov.w	r1, #32
 800780c:	f381 8811 	msr	BASEPRI, r1
 8007810:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8007812:	4b53      	ldr	r3, [pc, #332]	@ (8007960 <SEGGER_SYSVIEW_Start+0x168>)
 8007814:	785b      	ldrb	r3, [r3, #1]
 8007816:	220a      	movs	r2, #10
 8007818:	4952      	ldr	r1, [pc, #328]	@ (8007964 <SEGGER_SYSVIEW_Start+0x16c>)
 800781a:	4618      	mov	r0, r3
 800781c:	f7f8 fd40 	bl	80002a0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8007826:	200a      	movs	r0, #10
 8007828:	f7ff ff32 	bl	8007690 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800782c:	f3ef 8311 	mrs	r3, BASEPRI
 8007830:	f04f 0120 	mov.w	r1, #32
 8007834:	f381 8811 	msr	BASEPRI, r1
 8007838:	60bb      	str	r3, [r7, #8]
 800783a:	484b      	ldr	r0, [pc, #300]	@ (8007968 <SEGGER_SYSVIEW_Start+0x170>)
 800783c:	f7ff fc79 	bl	8007132 <_PreparePacket>
 8007840:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800784a:	4b45      	ldr	r3, [pc, #276]	@ (8007960 <SEGGER_SYSVIEW_Start+0x168>)
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007850:	e00b      	b.n	800786a <SEGGER_SYSVIEW_Start+0x72>
 8007852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007854:	b2da      	uxtb	r2, r3
 8007856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007858:	1c59      	adds	r1, r3, #1
 800785a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800785c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007860:	b2d2      	uxtb	r2, r2
 8007862:	701a      	strb	r2, [r3, #0]
 8007864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007866:	09db      	lsrs	r3, r3, #7
 8007868:	62bb      	str	r3, [r7, #40]	@ 0x28
 800786a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800786c:	2b7f      	cmp	r3, #127	@ 0x7f
 800786e:	d8f0      	bhi.n	8007852 <SEGGER_SYSVIEW_Start+0x5a>
 8007870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007872:	1c5a      	adds	r2, r3, #1
 8007874:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007876:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007878:	b2d2      	uxtb	r2, r2
 800787a:	701a      	strb	r2, [r3, #0]
 800787c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800787e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	627b      	str	r3, [r7, #36]	@ 0x24
 8007884:	4b36      	ldr	r3, [pc, #216]	@ (8007960 <SEGGER_SYSVIEW_Start+0x168>)
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	623b      	str	r3, [r7, #32]
 800788a:	e00b      	b.n	80078a4 <SEGGER_SYSVIEW_Start+0xac>
 800788c:	6a3b      	ldr	r3, [r7, #32]
 800788e:	b2da      	uxtb	r2, r3
 8007890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007892:	1c59      	adds	r1, r3, #1
 8007894:	6279      	str	r1, [r7, #36]	@ 0x24
 8007896:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800789a:	b2d2      	uxtb	r2, r2
 800789c:	701a      	strb	r2, [r3, #0]
 800789e:	6a3b      	ldr	r3, [r7, #32]
 80078a0:	09db      	lsrs	r3, r3, #7
 80078a2:	623b      	str	r3, [r7, #32]
 80078a4:	6a3b      	ldr	r3, [r7, #32]
 80078a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80078a8:	d8f0      	bhi.n	800788c <SEGGER_SYSVIEW_Start+0x94>
 80078aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ac:	1c5a      	adds	r2, r3, #1
 80078ae:	627a      	str	r2, [r7, #36]	@ 0x24
 80078b0:	6a3a      	ldr	r2, [r7, #32]
 80078b2:	b2d2      	uxtb	r2, r2
 80078b4:	701a      	strb	r2, [r3, #0]
 80078b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	61fb      	str	r3, [r7, #28]
 80078be:	4b28      	ldr	r3, [pc, #160]	@ (8007960 <SEGGER_SYSVIEW_Start+0x168>)
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	61bb      	str	r3, [r7, #24]
 80078c4:	e00b      	b.n	80078de <SEGGER_SYSVIEW_Start+0xe6>
 80078c6:	69bb      	ldr	r3, [r7, #24]
 80078c8:	b2da      	uxtb	r2, r3
 80078ca:	69fb      	ldr	r3, [r7, #28]
 80078cc:	1c59      	adds	r1, r3, #1
 80078ce:	61f9      	str	r1, [r7, #28]
 80078d0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80078d4:	b2d2      	uxtb	r2, r2
 80078d6:	701a      	strb	r2, [r3, #0]
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	09db      	lsrs	r3, r3, #7
 80078dc:	61bb      	str	r3, [r7, #24]
 80078de:	69bb      	ldr	r3, [r7, #24]
 80078e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80078e2:	d8f0      	bhi.n	80078c6 <SEGGER_SYSVIEW_Start+0xce>
 80078e4:	69fb      	ldr	r3, [r7, #28]
 80078e6:	1c5a      	adds	r2, r3, #1
 80078e8:	61fa      	str	r2, [r7, #28]
 80078ea:	69ba      	ldr	r2, [r7, #24]
 80078ec:	b2d2      	uxtb	r2, r2
 80078ee:	701a      	strb	r2, [r3, #0]
 80078f0:	69fb      	ldr	r3, [r7, #28]
 80078f2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	617b      	str	r3, [r7, #20]
 80078f8:	2300      	movs	r3, #0
 80078fa:	613b      	str	r3, [r7, #16]
 80078fc:	e00b      	b.n	8007916 <SEGGER_SYSVIEW_Start+0x11e>
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	b2da      	uxtb	r2, r3
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	1c59      	adds	r1, r3, #1
 8007906:	6179      	str	r1, [r7, #20]
 8007908:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800790c:	b2d2      	uxtb	r2, r2
 800790e:	701a      	strb	r2, [r3, #0]
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	09db      	lsrs	r3, r3, #7
 8007914:	613b      	str	r3, [r7, #16]
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	2b7f      	cmp	r3, #127	@ 0x7f
 800791a:	d8f0      	bhi.n	80078fe <SEGGER_SYSVIEW_Start+0x106>
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	1c5a      	adds	r2, r3, #1
 8007920:	617a      	str	r2, [r7, #20]
 8007922:	693a      	ldr	r2, [r7, #16]
 8007924:	b2d2      	uxtb	r2, r2
 8007926:	701a      	strb	r2, [r3, #0]
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800792c:	2218      	movs	r2, #24
 800792e:	6839      	ldr	r1, [r7, #0]
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	f7ff fceb 	bl	800730c <_SendPacket>
      RECORD_END();
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800793c:	4b08      	ldr	r3, [pc, #32]	@ (8007960 <SEGGER_SYSVIEW_Start+0x168>)
 800793e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007940:	2b00      	cmp	r3, #0
 8007942:	d002      	beq.n	800794a <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8007944:	4b06      	ldr	r3, [pc, #24]	@ (8007960 <SEGGER_SYSVIEW_Start+0x168>)
 8007946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007948:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800794a:	f000 f9eb 	bl	8007d24 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800794e:	f000 f9b1 	bl	8007cb4 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8007952:	f000 fba3 	bl	800809c <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8007956:	bf00      	nop
 8007958:	3730      	adds	r7, #48	@ 0x30
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}
 800795e:	bf00      	nop
 8007960:	20004338 	.word	0x20004338
 8007964:	080083c8 	.word	0x080083c8
 8007968:	20004368 	.word	0x20004368

0800796c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007972:	f3ef 8311 	mrs	r3, BASEPRI
 8007976:	f04f 0120 	mov.w	r1, #32
 800797a:	f381 8811 	msr	BASEPRI, r1
 800797e:	607b      	str	r3, [r7, #4]
 8007980:	480b      	ldr	r0, [pc, #44]	@ (80079b0 <SEGGER_SYSVIEW_Stop+0x44>)
 8007982:	f7ff fbd6 	bl	8007132 <_PreparePacket>
 8007986:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8007988:	4b0a      	ldr	r3, [pc, #40]	@ (80079b4 <SEGGER_SYSVIEW_Stop+0x48>)
 800798a:	781b      	ldrb	r3, [r3, #0]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d007      	beq.n	80079a0 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8007990:	220b      	movs	r2, #11
 8007992:	6839      	ldr	r1, [r7, #0]
 8007994:	6838      	ldr	r0, [r7, #0]
 8007996:	f7ff fcb9 	bl	800730c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800799a:	4b06      	ldr	r3, [pc, #24]	@ (80079b4 <SEGGER_SYSVIEW_Stop+0x48>)
 800799c:	2200      	movs	r2, #0
 800799e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f383 8811 	msr	BASEPRI, r3
}
 80079a6:	bf00      	nop
 80079a8:	3708      	adds	r7, #8
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}
 80079ae:	bf00      	nop
 80079b0:	20004368 	.word	0x20004368
 80079b4:	20004338 	.word	0x20004338

080079b8 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b08c      	sub	sp, #48	@ 0x30
 80079bc:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80079be:	f3ef 8311 	mrs	r3, BASEPRI
 80079c2:	f04f 0120 	mov.w	r1, #32
 80079c6:	f381 8811 	msr	BASEPRI, r1
 80079ca:	60fb      	str	r3, [r7, #12]
 80079cc:	4845      	ldr	r0, [pc, #276]	@ (8007ae4 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80079ce:	f7ff fbb0 	bl	8007132 <_PreparePacket>
 80079d2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079dc:	4b42      	ldr	r3, [pc, #264]	@ (8007ae8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079e2:	e00b      	b.n	80079fc <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80079e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e6:	b2da      	uxtb	r2, r3
 80079e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ea:	1c59      	adds	r1, r3, #1
 80079ec:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80079ee:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80079f2:	b2d2      	uxtb	r2, r2
 80079f4:	701a      	strb	r2, [r3, #0]
 80079f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f8:	09db      	lsrs	r3, r3, #7
 80079fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8007a00:	d8f0      	bhi.n	80079e4 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8007a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a04:	1c5a      	adds	r2, r3, #1
 8007a06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a0a:	b2d2      	uxtb	r2, r2
 8007a0c:	701a      	strb	r2, [r3, #0]
 8007a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a10:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a16:	4b34      	ldr	r3, [pc, #208]	@ (8007ae8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	623b      	str	r3, [r7, #32]
 8007a1c:	e00b      	b.n	8007a36 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8007a1e:	6a3b      	ldr	r3, [r7, #32]
 8007a20:	b2da      	uxtb	r2, r3
 8007a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a24:	1c59      	adds	r1, r3, #1
 8007a26:	6279      	str	r1, [r7, #36]	@ 0x24
 8007a28:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007a2c:	b2d2      	uxtb	r2, r2
 8007a2e:	701a      	strb	r2, [r3, #0]
 8007a30:	6a3b      	ldr	r3, [r7, #32]
 8007a32:	09db      	lsrs	r3, r3, #7
 8007a34:	623b      	str	r3, [r7, #32]
 8007a36:	6a3b      	ldr	r3, [r7, #32]
 8007a38:	2b7f      	cmp	r3, #127	@ 0x7f
 8007a3a:	d8f0      	bhi.n	8007a1e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8007a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a3e:	1c5a      	adds	r2, r3, #1
 8007a40:	627a      	str	r2, [r7, #36]	@ 0x24
 8007a42:	6a3a      	ldr	r2, [r7, #32]
 8007a44:	b2d2      	uxtb	r2, r2
 8007a46:	701a      	strb	r2, [r3, #0]
 8007a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a4a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	61fb      	str	r3, [r7, #28]
 8007a50:	4b25      	ldr	r3, [pc, #148]	@ (8007ae8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007a52:	691b      	ldr	r3, [r3, #16]
 8007a54:	61bb      	str	r3, [r7, #24]
 8007a56:	e00b      	b.n	8007a70 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8007a58:	69bb      	ldr	r3, [r7, #24]
 8007a5a:	b2da      	uxtb	r2, r3
 8007a5c:	69fb      	ldr	r3, [r7, #28]
 8007a5e:	1c59      	adds	r1, r3, #1
 8007a60:	61f9      	str	r1, [r7, #28]
 8007a62:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007a66:	b2d2      	uxtb	r2, r2
 8007a68:	701a      	strb	r2, [r3, #0]
 8007a6a:	69bb      	ldr	r3, [r7, #24]
 8007a6c:	09db      	lsrs	r3, r3, #7
 8007a6e:	61bb      	str	r3, [r7, #24]
 8007a70:	69bb      	ldr	r3, [r7, #24]
 8007a72:	2b7f      	cmp	r3, #127	@ 0x7f
 8007a74:	d8f0      	bhi.n	8007a58 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8007a76:	69fb      	ldr	r3, [r7, #28]
 8007a78:	1c5a      	adds	r2, r3, #1
 8007a7a:	61fa      	str	r2, [r7, #28]
 8007a7c:	69ba      	ldr	r2, [r7, #24]
 8007a7e:	b2d2      	uxtb	r2, r2
 8007a80:	701a      	strb	r2, [r3, #0]
 8007a82:	69fb      	ldr	r3, [r7, #28]
 8007a84:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	617b      	str	r3, [r7, #20]
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	613b      	str	r3, [r7, #16]
 8007a8e:	e00b      	b.n	8007aa8 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8007a90:	693b      	ldr	r3, [r7, #16]
 8007a92:	b2da      	uxtb	r2, r3
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	1c59      	adds	r1, r3, #1
 8007a98:	6179      	str	r1, [r7, #20]
 8007a9a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007a9e:	b2d2      	uxtb	r2, r2
 8007aa0:	701a      	strb	r2, [r3, #0]
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	09db      	lsrs	r3, r3, #7
 8007aa6:	613b      	str	r3, [r7, #16]
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	2b7f      	cmp	r3, #127	@ 0x7f
 8007aac:	d8f0      	bhi.n	8007a90 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	1c5a      	adds	r2, r3, #1
 8007ab2:	617a      	str	r2, [r7, #20]
 8007ab4:	693a      	ldr	r2, [r7, #16]
 8007ab6:	b2d2      	uxtb	r2, r2
 8007ab8:	701a      	strb	r2, [r3, #0]
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8007abe:	2218      	movs	r2, #24
 8007ac0:	6879      	ldr	r1, [r7, #4]
 8007ac2:	68b8      	ldr	r0, [r7, #8]
 8007ac4:	f7ff fc22 	bl	800730c <_SendPacket>
  RECORD_END();
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8007ace:	4b06      	ldr	r3, [pc, #24]	@ (8007ae8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d002      	beq.n	8007adc <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8007ad6:	4b04      	ldr	r3, [pc, #16]	@ (8007ae8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ada:	4798      	blx	r3
  }
}
 8007adc:	bf00      	nop
 8007ade:	3730      	adds	r7, #48	@ 0x30
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	20004368 	.word	0x20004368
 8007ae8:	20004338 	.word	0x20004338

08007aec <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b092      	sub	sp, #72	@ 0x48
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8007af4:	f3ef 8311 	mrs	r3, BASEPRI
 8007af8:	f04f 0120 	mov.w	r1, #32
 8007afc:	f381 8811 	msr	BASEPRI, r1
 8007b00:	617b      	str	r3, [r7, #20]
 8007b02:	486a      	ldr	r0, [pc, #424]	@ (8007cac <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8007b04:	f7ff fb15 	bl	8007132 <_PreparePacket>
 8007b08:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	4b66      	ldr	r3, [pc, #408]	@ (8007cb0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8007b18:	691b      	ldr	r3, [r3, #16]
 8007b1a:	1ad3      	subs	r3, r2, r3
 8007b1c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b1e:	e00b      	b.n	8007b38 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8007b20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b22:	b2da      	uxtb	r2, r3
 8007b24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b26:	1c59      	adds	r1, r3, #1
 8007b28:	6479      	str	r1, [r7, #68]	@ 0x44
 8007b2a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007b2e:	b2d2      	uxtb	r2, r2
 8007b30:	701a      	strb	r2, [r3, #0]
 8007b32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b34:	09db      	lsrs	r3, r3, #7
 8007b36:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b3a:	2b7f      	cmp	r3, #127	@ 0x7f
 8007b3c:	d8f0      	bhi.n	8007b20 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8007b3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b40:	1c5a      	adds	r2, r3, #1
 8007b42:	647a      	str	r2, [r7, #68]	@ 0x44
 8007b44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b46:	b2d2      	uxtb	r2, r2
 8007b48:	701a      	strb	r2, [r3, #0]
 8007b4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b4c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	689b      	ldr	r3, [r3, #8]
 8007b56:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b58:	e00b      	b.n	8007b72 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8007b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b5c:	b2da      	uxtb	r2, r3
 8007b5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b60:	1c59      	adds	r1, r3, #1
 8007b62:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8007b64:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007b68:	b2d2      	uxtb	r2, r2
 8007b6a:	701a      	strb	r2, [r3, #0]
 8007b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b6e:	09db      	lsrs	r3, r3, #7
 8007b70:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b74:	2b7f      	cmp	r3, #127	@ 0x7f
 8007b76:	d8f0      	bhi.n	8007b5a <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8007b78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b7a:	1c5a      	adds	r2, r3, #1
 8007b7c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007b7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007b80:	b2d2      	uxtb	r2, r2
 8007b82:	701a      	strb	r2, [r3, #0]
 8007b84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b86:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	2220      	movs	r2, #32
 8007b8e:	4619      	mov	r1, r3
 8007b90:	68f8      	ldr	r0, [r7, #12]
 8007b92:	f7ff fa95 	bl	80070c0 <_EncodeStr>
 8007b96:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8007b98:	2209      	movs	r2, #9
 8007b9a:	68f9      	ldr	r1, [r7, #12]
 8007b9c:	6938      	ldr	r0, [r7, #16]
 8007b9e:	f7ff fbb5 	bl	800730c <_SendPacket>
  //
  pPayload = pPayloadStart;
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681a      	ldr	r2, [r3, #0]
 8007bae:	4b40      	ldr	r3, [pc, #256]	@ (8007cb0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8007bb0:	691b      	ldr	r3, [r3, #16]
 8007bb2:	1ad3      	subs	r3, r2, r3
 8007bb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8007bb6:	e00b      	b.n	8007bd0 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8007bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bba:	b2da      	uxtb	r2, r3
 8007bbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bbe:	1c59      	adds	r1, r3, #1
 8007bc0:	6379      	str	r1, [r7, #52]	@ 0x34
 8007bc2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007bc6:	b2d2      	uxtb	r2, r2
 8007bc8:	701a      	strb	r2, [r3, #0]
 8007bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bcc:	09db      	lsrs	r3, r3, #7
 8007bce:	633b      	str	r3, [r7, #48]	@ 0x30
 8007bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd2:	2b7f      	cmp	r3, #127	@ 0x7f
 8007bd4:	d8f0      	bhi.n	8007bb8 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8007bd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bd8:	1c5a      	adds	r2, r3, #1
 8007bda:	637a      	str	r2, [r7, #52]	@ 0x34
 8007bdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bde:	b2d2      	uxtb	r2, r2
 8007be0:	701a      	strb	r2, [r3, #0]
 8007be2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007be4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	68db      	ldr	r3, [r3, #12]
 8007bee:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007bf0:	e00b      	b.n	8007c0a <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8007bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf4:	b2da      	uxtb	r2, r3
 8007bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bf8:	1c59      	adds	r1, r3, #1
 8007bfa:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8007bfc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007c00:	b2d2      	uxtb	r2, r2
 8007c02:	701a      	strb	r2, [r3, #0]
 8007c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c06:	09db      	lsrs	r3, r3, #7
 8007c08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c0c:	2b7f      	cmp	r3, #127	@ 0x7f
 8007c0e:	d8f0      	bhi.n	8007bf2 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8007c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c12:	1c5a      	adds	r2, r3, #1
 8007c14:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c18:	b2d2      	uxtb	r2, r2
 8007c1a:	701a      	strb	r2, [r3, #0]
 8007c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c1e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	691b      	ldr	r3, [r3, #16]
 8007c28:	623b      	str	r3, [r7, #32]
 8007c2a:	e00b      	b.n	8007c44 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8007c2c:	6a3b      	ldr	r3, [r7, #32]
 8007c2e:	b2da      	uxtb	r2, r3
 8007c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c32:	1c59      	adds	r1, r3, #1
 8007c34:	6279      	str	r1, [r7, #36]	@ 0x24
 8007c36:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007c3a:	b2d2      	uxtb	r2, r2
 8007c3c:	701a      	strb	r2, [r3, #0]
 8007c3e:	6a3b      	ldr	r3, [r7, #32]
 8007c40:	09db      	lsrs	r3, r3, #7
 8007c42:	623b      	str	r3, [r7, #32]
 8007c44:	6a3b      	ldr	r3, [r7, #32]
 8007c46:	2b7f      	cmp	r3, #127	@ 0x7f
 8007c48:	d8f0      	bhi.n	8007c2c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8007c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c4c:	1c5a      	adds	r2, r3, #1
 8007c4e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007c50:	6a3a      	ldr	r2, [r7, #32]
 8007c52:	b2d2      	uxtb	r2, r2
 8007c54:	701a      	strb	r2, [r3, #0]
 8007c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c58:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	61fb      	str	r3, [r7, #28]
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	695b      	ldr	r3, [r3, #20]
 8007c62:	61bb      	str	r3, [r7, #24]
 8007c64:	e00b      	b.n	8007c7e <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	b2da      	uxtb	r2, r3
 8007c6a:	69fb      	ldr	r3, [r7, #28]
 8007c6c:	1c59      	adds	r1, r3, #1
 8007c6e:	61f9      	str	r1, [r7, #28]
 8007c70:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007c74:	b2d2      	uxtb	r2, r2
 8007c76:	701a      	strb	r2, [r3, #0]
 8007c78:	69bb      	ldr	r3, [r7, #24]
 8007c7a:	09db      	lsrs	r3, r3, #7
 8007c7c:	61bb      	str	r3, [r7, #24]
 8007c7e:	69bb      	ldr	r3, [r7, #24]
 8007c80:	2b7f      	cmp	r3, #127	@ 0x7f
 8007c82:	d8f0      	bhi.n	8007c66 <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 8007c84:	69fb      	ldr	r3, [r7, #28]
 8007c86:	1c5a      	adds	r2, r3, #1
 8007c88:	61fa      	str	r2, [r7, #28]
 8007c8a:	69ba      	ldr	r2, [r7, #24]
 8007c8c:	b2d2      	uxtb	r2, r2
 8007c8e:	701a      	strb	r2, [r3, #0]
 8007c90:	69fb      	ldr	r3, [r7, #28]
 8007c92:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8007c94:	2215      	movs	r2, #21
 8007c96:	68f9      	ldr	r1, [r7, #12]
 8007c98:	6938      	ldr	r0, [r7, #16]
 8007c9a:	f7ff fb37 	bl	800730c <_SendPacket>
  RECORD_END();
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	f383 8811 	msr	BASEPRI, r3
}
 8007ca4:	bf00      	nop
 8007ca6:	3748      	adds	r7, #72	@ 0x48
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	bd80      	pop	{r7, pc}
 8007cac:	20004368 	.word	0x20004368
 8007cb0:	20004338 	.word	0x20004338

08007cb4 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8007cb8:	4b07      	ldr	r3, [pc, #28]	@ (8007cd8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8007cba:	6a1b      	ldr	r3, [r3, #32]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d008      	beq.n	8007cd2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8007cc0:	4b05      	ldr	r3, [pc, #20]	@ (8007cd8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8007cc2:	6a1b      	ldr	r3, [r3, #32]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d003      	beq.n	8007cd2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8007cca:	4b03      	ldr	r3, [pc, #12]	@ (8007cd8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8007ccc:	6a1b      	ldr	r3, [r3, #32]
 8007cce:	685b      	ldr	r3, [r3, #4]
 8007cd0:	4798      	blx	r3
  }
}
 8007cd2:	bf00      	nop
 8007cd4:	bd80      	pop	{r7, pc}
 8007cd6:	bf00      	nop
 8007cd8:	20004338 	.word	0x20004338

08007cdc <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b086      	sub	sp, #24
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007ce4:	f3ef 8311 	mrs	r3, BASEPRI
 8007ce8:	f04f 0120 	mov.w	r1, #32
 8007cec:	f381 8811 	msr	BASEPRI, r1
 8007cf0:	617b      	str	r3, [r7, #20]
 8007cf2:	480b      	ldr	r0, [pc, #44]	@ (8007d20 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8007cf4:	f7ff fa1d 	bl	8007132 <_PreparePacket>
 8007cf8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007cfa:	2280      	movs	r2, #128	@ 0x80
 8007cfc:	6879      	ldr	r1, [r7, #4]
 8007cfe:	6938      	ldr	r0, [r7, #16]
 8007d00:	f7ff f9de 	bl	80070c0 <_EncodeStr>
 8007d04:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8007d06:	220e      	movs	r2, #14
 8007d08:	68f9      	ldr	r1, [r7, #12]
 8007d0a:	6938      	ldr	r0, [r7, #16]
 8007d0c:	f7ff fafe 	bl	800730c <_SendPacket>
  RECORD_END();
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	f383 8811 	msr	BASEPRI, r3
}
 8007d16:	bf00      	nop
 8007d18:	3718      	adds	r7, #24
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}
 8007d1e:	bf00      	nop
 8007d20:	20004368 	.word	0x20004368

08007d24 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8007d24:	b590      	push	{r4, r7, lr}
 8007d26:	b083      	sub	sp, #12
 8007d28:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8007d2a:	4b15      	ldr	r3, [pc, #84]	@ (8007d80 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8007d2c:	6a1b      	ldr	r3, [r3, #32]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d01a      	beq.n	8007d68 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8007d32:	4b13      	ldr	r3, [pc, #76]	@ (8007d80 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8007d34:	6a1b      	ldr	r3, [r3, #32]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d015      	beq.n	8007d68 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8007d3c:	4b10      	ldr	r3, [pc, #64]	@ (8007d80 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8007d3e:	6a1b      	ldr	r3, [r3, #32]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4798      	blx	r3
 8007d44:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8007d48:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8007d4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007d4e:	f04f 0200 	mov.w	r2, #0
 8007d52:	f04f 0300 	mov.w	r3, #0
 8007d56:	000a      	movs	r2, r1
 8007d58:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	4621      	mov	r1, r4
 8007d60:	200d      	movs	r0, #13
 8007d62:	f7ff fcef 	bl	8007744 <SEGGER_SYSVIEW_RecordU32x2>
 8007d66:	e006      	b.n	8007d76 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8007d68:	4b06      	ldr	r3, [pc, #24]	@ (8007d84 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4619      	mov	r1, r3
 8007d6e:	200c      	movs	r0, #12
 8007d70:	f7ff fcac 	bl	80076cc <SEGGER_SYSVIEW_RecordU32>
  }
}
 8007d74:	bf00      	nop
 8007d76:	bf00      	nop
 8007d78:	370c      	adds	r7, #12
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd90      	pop	{r4, r7, pc}
 8007d7e:	bf00      	nop
 8007d80:	20004338 	.word	0x20004338
 8007d84:	e0001004 	.word	0xe0001004

08007d88 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b082      	sub	sp, #8
 8007d8c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007d8e:	f3ef 8311 	mrs	r3, BASEPRI
 8007d92:	f04f 0120 	mov.w	r1, #32
 8007d96:	f381 8811 	msr	BASEPRI, r1
 8007d9a:	607b      	str	r3, [r7, #4]
 8007d9c:	4807      	ldr	r0, [pc, #28]	@ (8007dbc <SEGGER_SYSVIEW_OnIdle+0x34>)
 8007d9e:	f7ff f9c8 	bl	8007132 <_PreparePacket>
 8007da2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8007da4:	2211      	movs	r2, #17
 8007da6:	6839      	ldr	r1, [r7, #0]
 8007da8:	6838      	ldr	r0, [r7, #0]
 8007daa:	f7ff faaf 	bl	800730c <_SendPacket>
  RECORD_END();
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f383 8811 	msr	BASEPRI, r3
}
 8007db4:	bf00      	nop
 8007db6:	3708      	adds	r7, #8
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}
 8007dbc:	20004368 	.word	0x20004368

08007dc0 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b088      	sub	sp, #32
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007dc8:	f3ef 8311 	mrs	r3, BASEPRI
 8007dcc:	f04f 0120 	mov.w	r1, #32
 8007dd0:	f381 8811 	msr	BASEPRI, r1
 8007dd4:	617b      	str	r3, [r7, #20]
 8007dd6:	4819      	ldr	r0, [pc, #100]	@ (8007e3c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8007dd8:	f7ff f9ab 	bl	8007132 <_PreparePacket>
 8007ddc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007de2:	4b17      	ldr	r3, [pc, #92]	@ (8007e40 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8007de4:	691b      	ldr	r3, [r3, #16]
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	1ad3      	subs	r3, r2, r3
 8007dea:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	61fb      	str	r3, [r7, #28]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	61bb      	str	r3, [r7, #24]
 8007df4:	e00b      	b.n	8007e0e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8007df6:	69bb      	ldr	r3, [r7, #24]
 8007df8:	b2da      	uxtb	r2, r3
 8007dfa:	69fb      	ldr	r3, [r7, #28]
 8007dfc:	1c59      	adds	r1, r3, #1
 8007dfe:	61f9      	str	r1, [r7, #28]
 8007e00:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007e04:	b2d2      	uxtb	r2, r2
 8007e06:	701a      	strb	r2, [r3, #0]
 8007e08:	69bb      	ldr	r3, [r7, #24]
 8007e0a:	09db      	lsrs	r3, r3, #7
 8007e0c:	61bb      	str	r3, [r7, #24]
 8007e0e:	69bb      	ldr	r3, [r7, #24]
 8007e10:	2b7f      	cmp	r3, #127	@ 0x7f
 8007e12:	d8f0      	bhi.n	8007df6 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8007e14:	69fb      	ldr	r3, [r7, #28]
 8007e16:	1c5a      	adds	r2, r3, #1
 8007e18:	61fa      	str	r2, [r7, #28]
 8007e1a:	69ba      	ldr	r2, [r7, #24]
 8007e1c:	b2d2      	uxtb	r2, r2
 8007e1e:	701a      	strb	r2, [r3, #0]
 8007e20:	69fb      	ldr	r3, [r7, #28]
 8007e22:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8007e24:	2208      	movs	r2, #8
 8007e26:	68f9      	ldr	r1, [r7, #12]
 8007e28:	6938      	ldr	r0, [r7, #16]
 8007e2a:	f7ff fa6f 	bl	800730c <_SendPacket>
  RECORD_END();
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	f383 8811 	msr	BASEPRI, r3
}
 8007e34:	bf00      	nop
 8007e36:	3720      	adds	r7, #32
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}
 8007e3c:	20004368 	.word	0x20004368
 8007e40:	20004338 	.word	0x20004338

08007e44 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b088      	sub	sp, #32
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007e4c:	f3ef 8311 	mrs	r3, BASEPRI
 8007e50:	f04f 0120 	mov.w	r1, #32
 8007e54:	f381 8811 	msr	BASEPRI, r1
 8007e58:	617b      	str	r3, [r7, #20]
 8007e5a:	4819      	ldr	r0, [pc, #100]	@ (8007ec0 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8007e5c:	f7ff f969 	bl	8007132 <_PreparePacket>
 8007e60:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007e66:	4b17      	ldr	r3, [pc, #92]	@ (8007ec4 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8007e68:	691b      	ldr	r3, [r3, #16]
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	1ad3      	subs	r3, r2, r3
 8007e6e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	61fb      	str	r3, [r7, #28]
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	61bb      	str	r3, [r7, #24]
 8007e78:	e00b      	b.n	8007e92 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8007e7a:	69bb      	ldr	r3, [r7, #24]
 8007e7c:	b2da      	uxtb	r2, r3
 8007e7e:	69fb      	ldr	r3, [r7, #28]
 8007e80:	1c59      	adds	r1, r3, #1
 8007e82:	61f9      	str	r1, [r7, #28]
 8007e84:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007e88:	b2d2      	uxtb	r2, r2
 8007e8a:	701a      	strb	r2, [r3, #0]
 8007e8c:	69bb      	ldr	r3, [r7, #24]
 8007e8e:	09db      	lsrs	r3, r3, #7
 8007e90:	61bb      	str	r3, [r7, #24]
 8007e92:	69bb      	ldr	r3, [r7, #24]
 8007e94:	2b7f      	cmp	r3, #127	@ 0x7f
 8007e96:	d8f0      	bhi.n	8007e7a <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8007e98:	69fb      	ldr	r3, [r7, #28]
 8007e9a:	1c5a      	adds	r2, r3, #1
 8007e9c:	61fa      	str	r2, [r7, #28]
 8007e9e:	69ba      	ldr	r2, [r7, #24]
 8007ea0:	b2d2      	uxtb	r2, r2
 8007ea2:	701a      	strb	r2, [r3, #0]
 8007ea4:	69fb      	ldr	r3, [r7, #28]
 8007ea6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8007ea8:	2204      	movs	r2, #4
 8007eaa:	68f9      	ldr	r1, [r7, #12]
 8007eac:	6938      	ldr	r0, [r7, #16]
 8007eae:	f7ff fa2d 	bl	800730c <_SendPacket>
  RECORD_END();
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	f383 8811 	msr	BASEPRI, r3
}
 8007eb8:	bf00      	nop
 8007eba:	3720      	adds	r7, #32
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}
 8007ec0:	20004368 	.word	0x20004368
 8007ec4:	20004338 	.word	0x20004338

08007ec8 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b088      	sub	sp, #32
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007ed0:	f3ef 8311 	mrs	r3, BASEPRI
 8007ed4:	f04f 0120 	mov.w	r1, #32
 8007ed8:	f381 8811 	msr	BASEPRI, r1
 8007edc:	617b      	str	r3, [r7, #20]
 8007ede:	4819      	ldr	r0, [pc, #100]	@ (8007f44 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8007ee0:	f7ff f927 	bl	8007132 <_PreparePacket>
 8007ee4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007eea:	4b17      	ldr	r3, [pc, #92]	@ (8007f48 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8007eec:	691b      	ldr	r3, [r3, #16]
 8007eee:	687a      	ldr	r2, [r7, #4]
 8007ef0:	1ad3      	subs	r3, r2, r3
 8007ef2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	61fb      	str	r3, [r7, #28]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	61bb      	str	r3, [r7, #24]
 8007efc:	e00b      	b.n	8007f16 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8007efe:	69bb      	ldr	r3, [r7, #24]
 8007f00:	b2da      	uxtb	r2, r3
 8007f02:	69fb      	ldr	r3, [r7, #28]
 8007f04:	1c59      	adds	r1, r3, #1
 8007f06:	61f9      	str	r1, [r7, #28]
 8007f08:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007f0c:	b2d2      	uxtb	r2, r2
 8007f0e:	701a      	strb	r2, [r3, #0]
 8007f10:	69bb      	ldr	r3, [r7, #24]
 8007f12:	09db      	lsrs	r3, r3, #7
 8007f14:	61bb      	str	r3, [r7, #24]
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	2b7f      	cmp	r3, #127	@ 0x7f
 8007f1a:	d8f0      	bhi.n	8007efe <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8007f1c:	69fb      	ldr	r3, [r7, #28]
 8007f1e:	1c5a      	adds	r2, r3, #1
 8007f20:	61fa      	str	r2, [r7, #28]
 8007f22:	69ba      	ldr	r2, [r7, #24]
 8007f24:	b2d2      	uxtb	r2, r2
 8007f26:	701a      	strb	r2, [r3, #0]
 8007f28:	69fb      	ldr	r3, [r7, #28]
 8007f2a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8007f2c:	2206      	movs	r2, #6
 8007f2e:	68f9      	ldr	r1, [r7, #12]
 8007f30:	6938      	ldr	r0, [r7, #16]
 8007f32:	f7ff f9eb 	bl	800730c <_SendPacket>
  RECORD_END();
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	f383 8811 	msr	BASEPRI, r3
}
 8007f3c:	bf00      	nop
 8007f3e:	3720      	adds	r7, #32
 8007f40:	46bd      	mov	sp, r7
 8007f42:	bd80      	pop	{r7, pc}
 8007f44:	20004368 	.word	0x20004368
 8007f48:	20004338 	.word	0x20004338

08007f4c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b08c      	sub	sp, #48	@ 0x30
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	4603      	mov	r3, r0
 8007f54:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8007f56:	4b40      	ldr	r3, [pc, #256]	@ (8008058 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d077      	beq.n	800804e <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 8007f5e:	4b3e      	ldr	r3, [pc, #248]	@ (8008058 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8007f64:	2300      	movs	r3, #0
 8007f66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f68:	e008      	b.n	8007f7c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8007f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f6c:	691b      	ldr	r3, [r3, #16]
 8007f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8007f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d007      	beq.n	8007f86 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8007f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f78:	3301      	adds	r3, #1
 8007f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f7c:	79fb      	ldrb	r3, [r7, #7]
 8007f7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007f80:	429a      	cmp	r2, r3
 8007f82:	d3f2      	bcc.n	8007f6a <SEGGER_SYSVIEW_SendModule+0x1e>
 8007f84:	e000      	b.n	8007f88 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8007f86:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8007f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d055      	beq.n	800803a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007f8e:	f3ef 8311 	mrs	r3, BASEPRI
 8007f92:	f04f 0120 	mov.w	r1, #32
 8007f96:	f381 8811 	msr	BASEPRI, r1
 8007f9a:	617b      	str	r3, [r7, #20]
 8007f9c:	482f      	ldr	r0, [pc, #188]	@ (800805c <SEGGER_SYSVIEW_SendModule+0x110>)
 8007f9e:	f7ff f8c8 	bl	8007132 <_PreparePacket>
 8007fa2:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	627b      	str	r3, [r7, #36]	@ 0x24
 8007fac:	79fb      	ldrb	r3, [r7, #7]
 8007fae:	623b      	str	r3, [r7, #32]
 8007fb0:	e00b      	b.n	8007fca <SEGGER_SYSVIEW_SendModule+0x7e>
 8007fb2:	6a3b      	ldr	r3, [r7, #32]
 8007fb4:	b2da      	uxtb	r2, r3
 8007fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb8:	1c59      	adds	r1, r3, #1
 8007fba:	6279      	str	r1, [r7, #36]	@ 0x24
 8007fbc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007fc0:	b2d2      	uxtb	r2, r2
 8007fc2:	701a      	strb	r2, [r3, #0]
 8007fc4:	6a3b      	ldr	r3, [r7, #32]
 8007fc6:	09db      	lsrs	r3, r3, #7
 8007fc8:	623b      	str	r3, [r7, #32]
 8007fca:	6a3b      	ldr	r3, [r7, #32]
 8007fcc:	2b7f      	cmp	r3, #127	@ 0x7f
 8007fce:	d8f0      	bhi.n	8007fb2 <SEGGER_SYSVIEW_SendModule+0x66>
 8007fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd2:	1c5a      	adds	r2, r3, #1
 8007fd4:	627a      	str	r2, [r7, #36]	@ 0x24
 8007fd6:	6a3a      	ldr	r2, [r7, #32]
 8007fd8:	b2d2      	uxtb	r2, r2
 8007fda:	701a      	strb	r2, [r3, #0]
 8007fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fde:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	61fb      	str	r3, [r7, #28]
 8007fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	61bb      	str	r3, [r7, #24]
 8007fea:	e00b      	b.n	8008004 <SEGGER_SYSVIEW_SendModule+0xb8>
 8007fec:	69bb      	ldr	r3, [r7, #24]
 8007fee:	b2da      	uxtb	r2, r3
 8007ff0:	69fb      	ldr	r3, [r7, #28]
 8007ff2:	1c59      	adds	r1, r3, #1
 8007ff4:	61f9      	str	r1, [r7, #28]
 8007ff6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007ffa:	b2d2      	uxtb	r2, r2
 8007ffc:	701a      	strb	r2, [r3, #0]
 8007ffe:	69bb      	ldr	r3, [r7, #24]
 8008000:	09db      	lsrs	r3, r3, #7
 8008002:	61bb      	str	r3, [r7, #24]
 8008004:	69bb      	ldr	r3, [r7, #24]
 8008006:	2b7f      	cmp	r3, #127	@ 0x7f
 8008008:	d8f0      	bhi.n	8007fec <SEGGER_SYSVIEW_SendModule+0xa0>
 800800a:	69fb      	ldr	r3, [r7, #28]
 800800c:	1c5a      	adds	r2, r3, #1
 800800e:	61fa      	str	r2, [r7, #28]
 8008010:	69ba      	ldr	r2, [r7, #24]
 8008012:	b2d2      	uxtb	r2, r2
 8008014:	701a      	strb	r2, [r3, #0]
 8008016:	69fb      	ldr	r3, [r7, #28]
 8008018:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800801a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2280      	movs	r2, #128	@ 0x80
 8008020:	4619      	mov	r1, r3
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	f7ff f84c 	bl	80070c0 <_EncodeStr>
 8008028:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800802a:	2216      	movs	r2, #22
 800802c:	68f9      	ldr	r1, [r7, #12]
 800802e:	6938      	ldr	r0, [r7, #16]
 8008030:	f7ff f96c 	bl	800730c <_SendPacket>
      RECORD_END();
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800803a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800803c:	2b00      	cmp	r3, #0
 800803e:	d006      	beq.n	800804e <SEGGER_SYSVIEW_SendModule+0x102>
 8008040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008042:	68db      	ldr	r3, [r3, #12]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d002      	beq.n	800804e <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8008048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800804a:	68db      	ldr	r3, [r3, #12]
 800804c:	4798      	blx	r3
    }
  }
}
 800804e:	bf00      	nop
 8008050:	3730      	adds	r7, #48	@ 0x30
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}
 8008056:	bf00      	nop
 8008058:	20004360 	.word	0x20004360
 800805c:	20004368 	.word	0x20004368

08008060 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8008060:	b580      	push	{r7, lr}
 8008062:	b082      	sub	sp, #8
 8008064:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8008066:	4b0c      	ldr	r3, [pc, #48]	@ (8008098 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d00f      	beq.n	800808e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800806e:	4b0a      	ldr	r3, [pc, #40]	@ (8008098 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	68db      	ldr	r3, [r3, #12]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d002      	beq.n	8008082 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	68db      	ldr	r3, [r3, #12]
 8008080:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	691b      	ldr	r3, [r3, #16]
 8008086:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d1f2      	bne.n	8008074 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800808e:	bf00      	nop
 8008090:	3708      	adds	r7, #8
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}
 8008096:	bf00      	nop
 8008098:	20004360 	.word	0x20004360

0800809c <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800809c:	b580      	push	{r7, lr}
 800809e:	b086      	sub	sp, #24
 80080a0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80080a2:	f3ef 8311 	mrs	r3, BASEPRI
 80080a6:	f04f 0120 	mov.w	r1, #32
 80080aa:	f381 8811 	msr	BASEPRI, r1
 80080ae:	60fb      	str	r3, [r7, #12]
 80080b0:	4817      	ldr	r0, [pc, #92]	@ (8008110 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80080b2:	f7ff f83e 	bl	8007132 <_PreparePacket>
 80080b6:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	617b      	str	r3, [r7, #20]
 80080c0:	4b14      	ldr	r3, [pc, #80]	@ (8008114 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80080c2:	781b      	ldrb	r3, [r3, #0]
 80080c4:	613b      	str	r3, [r7, #16]
 80080c6:	e00b      	b.n	80080e0 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80080c8:	693b      	ldr	r3, [r7, #16]
 80080ca:	b2da      	uxtb	r2, r3
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	1c59      	adds	r1, r3, #1
 80080d0:	6179      	str	r1, [r7, #20]
 80080d2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80080d6:	b2d2      	uxtb	r2, r2
 80080d8:	701a      	strb	r2, [r3, #0]
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	09db      	lsrs	r3, r3, #7
 80080de:	613b      	str	r3, [r7, #16]
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80080e4:	d8f0      	bhi.n	80080c8 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	1c5a      	adds	r2, r3, #1
 80080ea:	617a      	str	r2, [r7, #20]
 80080ec:	693a      	ldr	r2, [r7, #16]
 80080ee:	b2d2      	uxtb	r2, r2
 80080f0:	701a      	strb	r2, [r3, #0]
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80080f6:	221b      	movs	r2, #27
 80080f8:	6879      	ldr	r1, [r7, #4]
 80080fa:	68b8      	ldr	r0, [r7, #8]
 80080fc:	f7ff f906 	bl	800730c <_SendPacket>
  RECORD_END();
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	f383 8811 	msr	BASEPRI, r3
}
 8008106:	bf00      	nop
 8008108:	3718      	adds	r7, #24
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
 800810e:	bf00      	nop
 8008110:	20004368 	.word	0x20004368
 8008114:	20004364 	.word	0x20004364

08008118 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8008118:	b580      	push	{r7, lr}
 800811a:	b08a      	sub	sp, #40	@ 0x28
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008120:	f3ef 8311 	mrs	r3, BASEPRI
 8008124:	f04f 0120 	mov.w	r1, #32
 8008128:	f381 8811 	msr	BASEPRI, r1
 800812c:	617b      	str	r3, [r7, #20]
 800812e:	4827      	ldr	r0, [pc, #156]	@ (80081cc <SEGGER_SYSVIEW_Warn+0xb4>)
 8008130:	f7fe ffff 	bl	8007132 <_PreparePacket>
 8008134:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008136:	2280      	movs	r2, #128	@ 0x80
 8008138:	6879      	ldr	r1, [r7, #4]
 800813a:	6938      	ldr	r0, [r7, #16]
 800813c:	f7fe ffc0 	bl	80070c0 <_EncodeStr>
 8008140:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	627b      	str	r3, [r7, #36]	@ 0x24
 8008146:	2301      	movs	r3, #1
 8008148:	623b      	str	r3, [r7, #32]
 800814a:	e00b      	b.n	8008164 <SEGGER_SYSVIEW_Warn+0x4c>
 800814c:	6a3b      	ldr	r3, [r7, #32]
 800814e:	b2da      	uxtb	r2, r3
 8008150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008152:	1c59      	adds	r1, r3, #1
 8008154:	6279      	str	r1, [r7, #36]	@ 0x24
 8008156:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800815a:	b2d2      	uxtb	r2, r2
 800815c:	701a      	strb	r2, [r3, #0]
 800815e:	6a3b      	ldr	r3, [r7, #32]
 8008160:	09db      	lsrs	r3, r3, #7
 8008162:	623b      	str	r3, [r7, #32]
 8008164:	6a3b      	ldr	r3, [r7, #32]
 8008166:	2b7f      	cmp	r3, #127	@ 0x7f
 8008168:	d8f0      	bhi.n	800814c <SEGGER_SYSVIEW_Warn+0x34>
 800816a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800816c:	1c5a      	adds	r2, r3, #1
 800816e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008170:	6a3a      	ldr	r2, [r7, #32]
 8008172:	b2d2      	uxtb	r2, r2
 8008174:	701a      	strb	r2, [r3, #0]
 8008176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008178:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	61fb      	str	r3, [r7, #28]
 800817e:	2300      	movs	r3, #0
 8008180:	61bb      	str	r3, [r7, #24]
 8008182:	e00b      	b.n	800819c <SEGGER_SYSVIEW_Warn+0x84>
 8008184:	69bb      	ldr	r3, [r7, #24]
 8008186:	b2da      	uxtb	r2, r3
 8008188:	69fb      	ldr	r3, [r7, #28]
 800818a:	1c59      	adds	r1, r3, #1
 800818c:	61f9      	str	r1, [r7, #28]
 800818e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008192:	b2d2      	uxtb	r2, r2
 8008194:	701a      	strb	r2, [r3, #0]
 8008196:	69bb      	ldr	r3, [r7, #24]
 8008198:	09db      	lsrs	r3, r3, #7
 800819a:	61bb      	str	r3, [r7, #24]
 800819c:	69bb      	ldr	r3, [r7, #24]
 800819e:	2b7f      	cmp	r3, #127	@ 0x7f
 80081a0:	d8f0      	bhi.n	8008184 <SEGGER_SYSVIEW_Warn+0x6c>
 80081a2:	69fb      	ldr	r3, [r7, #28]
 80081a4:	1c5a      	adds	r2, r3, #1
 80081a6:	61fa      	str	r2, [r7, #28]
 80081a8:	69ba      	ldr	r2, [r7, #24]
 80081aa:	b2d2      	uxtb	r2, r2
 80081ac:	701a      	strb	r2, [r3, #0]
 80081ae:	69fb      	ldr	r3, [r7, #28]
 80081b0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80081b2:	221a      	movs	r2, #26
 80081b4:	68f9      	ldr	r1, [r7, #12]
 80081b6:	6938      	ldr	r0, [r7, #16]
 80081b8:	f7ff f8a8 	bl	800730c <_SendPacket>
  RECORD_END();
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	f383 8811 	msr	BASEPRI, r3
}
 80081c2:	bf00      	nop
 80081c4:	3728      	adds	r7, #40	@ 0x28
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}
 80081ca:	bf00      	nop
 80081cc:	20004368 	.word	0x20004368

080081d0 <memcmp>:
 80081d0:	3901      	subs	r1, #1
 80081d2:	4402      	add	r2, r0
 80081d4:	b510      	push	{r4, lr}
 80081d6:	4290      	cmp	r0, r2
 80081d8:	d101      	bne.n	80081de <memcmp+0xe>
 80081da:	2000      	movs	r0, #0
 80081dc:	e005      	b.n	80081ea <memcmp+0x1a>
 80081de:	7803      	ldrb	r3, [r0, #0]
 80081e0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80081e4:	42a3      	cmp	r3, r4
 80081e6:	d001      	beq.n	80081ec <memcmp+0x1c>
 80081e8:	1b18      	subs	r0, r3, r4
 80081ea:	bd10      	pop	{r4, pc}
 80081ec:	3001      	adds	r0, #1
 80081ee:	e7f2      	b.n	80081d6 <memcmp+0x6>

080081f0 <memset>:
 80081f0:	4402      	add	r2, r0
 80081f2:	4603      	mov	r3, r0
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d100      	bne.n	80081fa <memset+0xa>
 80081f8:	4770      	bx	lr
 80081fa:	f803 1b01 	strb.w	r1, [r3], #1
 80081fe:	e7f9      	b.n	80081f4 <memset+0x4>

08008200 <__libc_init_array>:
 8008200:	b570      	push	{r4, r5, r6, lr}
 8008202:	4d0d      	ldr	r5, [pc, #52]	@ (8008238 <__libc_init_array+0x38>)
 8008204:	2600      	movs	r6, #0
 8008206:	4c0d      	ldr	r4, [pc, #52]	@ (800823c <__libc_init_array+0x3c>)
 8008208:	1b64      	subs	r4, r4, r5
 800820a:	10a4      	asrs	r4, r4, #2
 800820c:	42a6      	cmp	r6, r4
 800820e:	d109      	bne.n	8008224 <__libc_init_array+0x24>
 8008210:	4d0b      	ldr	r5, [pc, #44]	@ (8008240 <__libc_init_array+0x40>)
 8008212:	2600      	movs	r6, #0
 8008214:	4c0b      	ldr	r4, [pc, #44]	@ (8008244 <__libc_init_array+0x44>)
 8008216:	f000 f825 	bl	8008264 <_init>
 800821a:	1b64      	subs	r4, r4, r5
 800821c:	10a4      	asrs	r4, r4, #2
 800821e:	42a6      	cmp	r6, r4
 8008220:	d105      	bne.n	800822e <__libc_init_array+0x2e>
 8008222:	bd70      	pop	{r4, r5, r6, pc}
 8008224:	f855 3b04 	ldr.w	r3, [r5], #4
 8008228:	3601      	adds	r6, #1
 800822a:	4798      	blx	r3
 800822c:	e7ee      	b.n	800820c <__libc_init_array+0xc>
 800822e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008232:	3601      	adds	r6, #1
 8008234:	4798      	blx	r3
 8008236:	e7f2      	b.n	800821e <__libc_init_array+0x1e>
 8008238:	080083dc 	.word	0x080083dc
 800823c:	080083dc 	.word	0x080083dc
 8008240:	080083dc 	.word	0x080083dc
 8008244:	080083e0 	.word	0x080083e0

08008248 <memcpy>:
 8008248:	440a      	add	r2, r1
 800824a:	1e43      	subs	r3, r0, #1
 800824c:	4291      	cmp	r1, r2
 800824e:	d100      	bne.n	8008252 <memcpy+0xa>
 8008250:	4770      	bx	lr
 8008252:	b510      	push	{r4, lr}
 8008254:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008258:	4291      	cmp	r1, r2
 800825a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800825e:	d1f9      	bne.n	8008254 <memcpy+0xc>
 8008260:	bd10      	pop	{r4, pc}
	...

08008264 <_init>:
 8008264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008266:	bf00      	nop
 8008268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800826a:	bc08      	pop	{r3}
 800826c:	469e      	mov	lr, r3
 800826e:	4770      	bx	lr

08008270 <_fini>:
 8008270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008272:	bf00      	nop
 8008274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008276:	bc08      	pop	{r3}
 8008278:	469e      	mov	lr, r3
 800827a:	4770      	bx	lr
