# AES-128-FPGA-MUX
Hardware implementation of 128-bit AES Encryption using Verilog and MUX control on BASYS 3 FPGA | Includes waveform outputs, schematic, and modular Verilog design.
