
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FlipFlopT is
  Port (T: in std_logic;
Clock: in std_logic;
Q: out std_logic);

end FlipFlopT;

architecture Behavioral of FlipFlopT is
signal tmp: std_logic;
begin
process (Clock)
    begin
        if rising_edge(Clock) then
            if T='0' then
                tmp <= tmp;
            elsif T='1' then
                tmp <= not (tmp);
            end if;
        end if;
    end process;
Q <= tmp;



end Behavioral;
