Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 22 10:51:17 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             589 |          151 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------------+------------------+------------------+----------------+
|    Clock Signal    |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+------------------------------------+------------------+------------------+----------------+
|  clk_8ns_IBUF_BUFG | FSM_onehot_memory_state[3]_i_1_n_0 |                  |                2 |              4 |
|  clk_8ns_IBUF_BUFG | bram_addr                          |                  |                2 |              6 |
|  clk_8ns_IBUF_BUFG | mem_addr                           | mem_addr0        |                8 |             32 |
|  clk_8ns_IBUF_BUFG |                                    |                  |               11 |             37 |
|  clk_8ns_IBUF_BUFG | ocr_red                            |                  |               48 |            192 |
|  clk_8ns_IBUF_BUFG | values_red                         |                  |               57 |            192 |
|  clk_8ns_IBUF_BUFG | ocr_blue_sync                      |                  |               42 |            195 |
+--------------------+------------------------------------+------------------+------------------+----------------+


