<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>uoFPGA - Projects</title>
  <link rel="stylesheet" href="/src/style.css" />
  <link rel="stylesheet" href="/src/projects.css" />
</head>
<body>
  <header>
    <nav>
      <ul>
        <li><a href="/">Home</a></li>
        <li><a href="/projects.html">Projects</a></li>
        <li><a href="/events.html">Events</a></li>
        <li><a href="/tutorials.html">Tutorials</a></li>
        <li><a href="/About.html">About</a></li>
      </ul>
    </nav>
  </header>

  <main>
    <section class="projects-section">
      <h1 class="section-title">Our Projects</h1>

      <!-- Two project cards side by side -->
      <div class="projects-grid two-column">
        <div class="project-card">
          <h3>Vector Processing Unit (VPU) Team</h3>
          <p class="tags">Hardware | Verilog | FPGA | Parallel Computing</p>
          <p>
            The VPU Team is building a scalable Vector Processing Unit in Verilog,
            featuring a custom ALU capable of vector addition, subtraction, multiplication,
            and dot products. The design supports 32-bit signed vector elements,
            modular arithmetic components, and a top-level integration framework for
            FPGA deployment.
          </p>
          <a href="https://discord.gg/BVRNSAYwqh" class="btn" target="_blank">Join the Discord</a>
        </div>

        <div class="project-card">
          <h3>Emulator Team</h3>
          <p class="tags">Hardware | RISC-V | SystemVerilog | FPGA</p>
          <p>
            The Emulator Team is developing a custom 32-bit RISC-V (RV32I) CPU from scratch
            in SystemVerilog, complete with ALU, branch logic, and memory interfacing. The
            ultimate goal is to integrate the CPU into a retro-style FPGA game console
            capable of running simple 8-bit and 16-bit games like Pong or Tetris, with
            dedicated GPU, sound, and I/O modules.
          </p>
          <a href="https://discord.gg/BVRNSAYwqh" class="btn" target="_blank">Join the Discord</a>
        </div>
      </div>
    </section>

    <!-- ðŸ–¼ï¸ Project Gallery -->
    <section class="gallery-section">
      <h2 class="section-title">Project Gallery</h2>
      <p class="gallery-subtitle">A look at our progress so far ðŸš€</p>

      <div class="gallery-grid">

        <!-- âœ… Added Emulator Team progress image -->
        <div class="gallery-item">
          <img src="/public/The-RISC-V-ISA-compliant-RV32IM-5-Stage-fully-pipelined-datapath-designed-from-scratch.png" 
               alt="RISC-V pipeline progress diagram">
          <p class="gallery-caption">
            The Emulator Team reviewed RISC-V RV32I pipeline architecture and discussed
            software support (bare-metal vs OS). This stage focused on defining fetch,
            decode, execute, and memory modules for the 32-bit CPU.
          </p>
        </div>

      </div>
    </section>
  </main>
</body>
</html>
