$date
	Sun Oct 23 04:46:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1011836
b11110 !
1"
#1011838
b11110 &
b11110 %
1$
#1011839
0"
#1011842
b1111 &
b1111 %
#1011846
b101110 &
b101110 %
#1011850
b10111 &
b10111 %
#1011854
b1000110 &
b1000110 %
#1011858
b100011 &
b100011 %
#1011862
b1101010 &
b1101010 %
#1011866
b110101 &
b110101 %
#1011870
b10100000 &
b10100000 %
#1011874
b1010000 &
b1010000 %
#1011878
b101000 &
b101000 %
#1011882
b10100 &
b10100 %
#1011886
b1010 &
b1010 %
#1011890
b101 &
b101 %
#1011894
b10000 &
b10000 %
#1011898
b1000 &
b1000 %
#1011902
b100 &
b100 %
#1011906
b10 &
b10 %
#1011910
b1 &
1#
b1 %
#1011914
b0 &
b0 %
0#
0$
#2058773
b11000 !
1"
#2058774
b11000 &
b11000 %
1$
#2058775
0"
#2058778
b1100 &
b1100 %
#2058782
b110 &
b110 %
#2058786
b11 &
b11 %
#2058790
b1010 &
b1010 %
#2058794
b101 &
b101 %
#2058798
b10000 &
b10000 %
#2058802
b1000 &
b1000 %
#2058806
b100 &
b100 %
#2058810
b10 &
b10 %
#2058814
b1 &
1#
b1 %
#2058818
b0 &
b0 %
0#
0$
#3044731
b1010 !
1"
#3044734
b1010 &
b1010 %
1$
#3044735
0"
#3044738
b101 &
b101 %
#3044742
b10000 &
b10000 %
#3044746
b1000 &
b1000 %
#3044750
b100 &
b100 %
#3044754
b10 &
b10 %
#3044758
b1 &
1#
b1 %
#3044762
b0 &
b0 %
0#
0$
#4500012
