INFO: [VRFC 10-2263] Analyzing SystemVerilog file "O:/Users/thkim/Arty_S7/DDS/v1_00/v1_00.srcs/sources_1/new/capture_waveform_data_v1_00.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture_waveform_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "O:/Users/thkim/Arty_S7/DDS/v1_00/v1_00.srcs/sources_1/new/data_sender_v1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_sender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "O:/Users/thkim/Arty_S7/DDS/v1_00/v1_00.srcs/sources_1/new/main_without_capture_waveform_data_v1_00.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_without_capture_waveform_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "O:/Users/thkim/Arty_S7/DDS/v1_00/v1_00.srcs/sources_1/new/testbench_v1_00.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
