
---------- Begin Simulation Statistics ----------
final_tick                                92665050000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 267768                       # Simulator instruction rate (inst/s)
host_mem_usage                                 734464                       # Number of bytes of host memory used
host_op_rate                                   268303                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   373.46                       # Real time elapsed on the host
host_tick_rate                              248127641                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092665                       # Number of seconds simulated
sim_ticks                                 92665050000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.853301                       # CPI: cycles per instruction
system.cpu.discardedOps                        197007                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        51768335                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.539578                       # IPC: instructions per cycle
system.cpu.numCycles                        185330100                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       133561765                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       290218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        646558                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          242                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       801419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          765                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1605689                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            765                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4396885                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642703                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83173                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112353                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110405                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.907781                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66022                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             673                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              378                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51266917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51266917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51267331                       # number of overall hits
system.cpu.dcache.overall_hits::total        51267331                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       918631                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         918631                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       926635                       # number of overall misses
system.cpu.dcache.overall_misses::total        926635                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  41062314500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41062314500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  41062314500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41062314500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52185548                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52185548                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52193966                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52193966                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017603                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017754                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017754                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44699.465291                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44699.465291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44313.364485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44313.364485                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7145                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                81                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    88.209877                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       672320                       # number of writebacks
system.cpu.dcache.writebacks::total            672320                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       123557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       123557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       123557                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       123557                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       795074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       795074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       803078                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       803078                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34428286500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34428286500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35075473999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35075473999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015386                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015386                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43301.990129                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43301.990129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43676.297942                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43676.297942                       # average overall mshr miss latency
system.cpu.dcache.replacements                 801033                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40755015                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40755015                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       453460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        453460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13720435000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13720435000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41208475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41208475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30257.211220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30257.211220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3910                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3910                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       449550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       449550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12937731500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12937731500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28779.293738                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28779.293738                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10511902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10511902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       465171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       465171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27341879500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27341879500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977073                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977073                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58778.125679                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58778.125679                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       119647                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       119647                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       345524                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       345524                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21490555000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21490555000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62196.996446                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62196.996446                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          414                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           414                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8004                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8004                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950820                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950820                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8004                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8004                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    647187499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    647187499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950820                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950820                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80858.008371                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80858.008371                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       458000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       458000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       114500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       114500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       454000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       454000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       113500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       113500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  92665050000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2015.363632                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52070484                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            803081                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.838396                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2015.363632                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984064                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984064                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          405                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1394                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105191165                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105191165                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92665050000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92665050000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92665050000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42701180                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555427                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11056546                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     13381273                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13381273                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13381273                       # number of overall hits
system.cpu.icache.overall_hits::total        13381273                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1190                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1190                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1190                       # number of overall misses
system.cpu.icache.overall_misses::total          1190                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     90002500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90002500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     90002500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90002500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13382463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13382463                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13382463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13382463                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000089                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000089                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75632.352941                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75632.352941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75632.352941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75632.352941                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          384                       # number of writebacks
system.cpu.icache.writebacks::total               384                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1190                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1190                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1190                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1190                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88812500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88812500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74632.352941                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74632.352941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74632.352941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74632.352941                       # average overall mshr miss latency
system.cpu.icache.replacements                    384                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13381273                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13381273                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1190                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1190                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     90002500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90002500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13382463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13382463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75632.352941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75632.352941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88812500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88812500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74632.352941                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74632.352941                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  92665050000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           617.553246                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13382463                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1190                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11245.767227                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   617.553246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.603079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.603079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          590                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26766116                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26766116                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92665050000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92665050000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92665050000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  92665050000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   93                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               447829                       # number of demand (read+write) hits
system.l2.demand_hits::total                   447922                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  93                       # number of overall hits
system.l2.overall_hits::.cpu.data              447829                       # number of overall hits
system.l2.overall_hits::total                  447922                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1097                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             355253                       # number of demand (read+write) misses
system.l2.demand_misses::total                 356350                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1097                       # number of overall misses
system.l2.overall_misses::.cpu.data            355253                       # number of overall misses
system.l2.overall_misses::total                356350                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     86027000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29166711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29252738000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     86027000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29166711000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29252738000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1190                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           803082                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               804272                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1190                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          803082                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              804272                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.921849                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.442362                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.443071                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.921849                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.442362                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.443071                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78420.237010                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82101.237709                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82089.905991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78420.237010                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82101.237709                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82089.905991                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              185473                       # number of writebacks
system.l2.writebacks::total                    185473                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        355250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            356347                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       355250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           356347                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     75057000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  25614008500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25689065500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     75057000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  25614008500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25689065500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.921849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.442358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.443068                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.921849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.442358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.443068                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68420.237010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72101.361013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72090.028820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68420.237010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72101.361013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72090.028820                       # average overall mshr miss latency
system.l2.replacements                         290977                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       672320                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           672320                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       672320                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       672320                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          380                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              380                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          380                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          380                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            109579                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                109579                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          235945                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              235945                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19820640000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19820640000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        345524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            345524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.682861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.682861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84005.340228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84005.340228                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       235945                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         235945                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  17461200000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17461200000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.682861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.682861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74005.382610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74005.382610                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     86027000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     86027000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.921849                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.921849                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78420.237010                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78420.237010                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     75057000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     75057000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.921849                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.921849                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68420.237010                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68420.237010                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        338250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            338250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       119308                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          119308                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9346071000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9346071000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       457558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        457558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.260749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.260749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78335.660643                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78335.660643                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       119305                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       119305                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8152808500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8152808500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.260743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.260743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68335.849294                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68335.849294                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  92665050000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63076.787967                       # Cycle average of tags in use
system.l2.tags.total_refs                     1605443                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    356513                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.503182                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      51.030108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       149.101097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     62876.656762                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.959422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962475                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        38058                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13200089                       # Number of tag accesses
system.l2.tags.data_accesses                 13200089                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92665050000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    151802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    355205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003983652500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9017                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9017                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              910961                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      356346                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     185473                       # Number of write requests accepted
system.mem_ctrls.readBursts                    356346                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   185473                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33671                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                356346                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               185473                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  285997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   70124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.514251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.736361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.441343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8876     98.44%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           18      0.20%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          121      1.34%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9017                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.832871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.800528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5437     60.30%     60.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.06%     61.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3059     33.92%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              407      4.51%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.17%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9017                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11403072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5935136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    123.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   92665012000                       # Total gap between requests
system.mem_ctrls.avgGap                     171025.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        35104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11366560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4857024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 378826.752912775613                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 122662859.406000435352                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 52414842.489158533514                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1097                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       355249                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       185473                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30170500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10954655250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2208660998250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27502.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30836.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11908261.57                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        35104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11367968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11403072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        35104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        35104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5935136                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5935136                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1097                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       355249                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         356346                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       185473                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        185473                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       378827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    122678054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        123056881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       378827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       378827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     64049348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        64049348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     64049348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       378827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    122678054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       187106228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               356302                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              151782                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        22631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        22367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        21823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        21868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        21337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        22233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        22588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        22440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9578                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9374                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9550                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9471                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9525                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4304163250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1781510000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10984825750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12080.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30830.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              250089                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              83731                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.19                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           55.17                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       174261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   186.600467                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   106.870844                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   267.494747                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       120035     68.88%     68.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        23733     13.62%     82.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4682      2.69%     85.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1876      1.08%     86.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9203      5.28%     91.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          800      0.46%     92.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          839      0.48%     92.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1346      0.77%     93.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11747      6.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       174261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              22803328                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9714048                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              246.083372                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              104.829685                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  92665050000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       622229580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       330715275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1260495600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     395733420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7314830640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26417708490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13336887840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   49678600845                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.109362                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34378731750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3094260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55192058250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       622015380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       330605220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1283500680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     396568620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7314830640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27223906230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12657984480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   49829411250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   537.736841                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32602639000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3094260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56968151000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  92665050000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             120402                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       185473                       # Transaction distribution
system.membus.trans_dist::CleanEvict           104739                       # Transaction distribution
system.membus.trans_dist::ReadExReq            235944                       # Transaction distribution
system.membus.trans_dist::ReadExResp           235944                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        120402                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1002904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1002904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     17338208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                17338208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            356346                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  356346    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              356346                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  92665050000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1122431500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1201966250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            458748                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       857793                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          384                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          234217                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           345524                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          345523                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1190                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       457558                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2407196                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2409960                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     47212832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               47263200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          290977                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5935136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1095249                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000921                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030338                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1094240     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1009      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1095249                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  92665050000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1139196500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1190000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         803082497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
