set_false_path -to [get_pins [list design_1_i/axi_ethernet_0_axi_l_0/inst/start_config_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/loopback_master_slaven_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_da_sa_swap_en_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_en_packet_chk_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_en_packet_gen_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_en_pkt_drop_chk_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_reset_error_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/packet_chk_inst/speed_0/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/packet_chk_inst/speed_1/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/slvlb_en_l2_addr_swap_sync_inst/axi_eth_ex_des_data_sync_reg0/D]]
set_false_path -to [get_pins [list design_1_i/axi_ethernet_0_axi_l_0/inst/start_config_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/loopback_master_slaven_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_da_sa_swap_en_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_en_packet_chk_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_en_packet_gen_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_en_pkt_drop_chk_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_reset_error_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/packet_chk_inst/speed_0/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/packet_chk_inst/speed_1/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/slvlb_en_l2_addr_swap_sync_inst/axi_eth_ex_des_data_sync_reg0/D]]
set_false_path -to [get_pins {design_1_i/axi_ethernet_0_axi_l_0/inst/start_config_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/loopback_master_slaven_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_da_sa_swap_en_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_en_packet_chk_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_en_packet_gen_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_en_pkt_drop_chk_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/mtrlb_reset_error_sync_inst/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/packet_chk_inst/speed_0/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/packet_chk_inst/speed_1/axi_eth_ex_des_data_sync_reg0/D design_1_i/axi_ethernet_0_strea_0/inst/slvlb_en_l2_addr_swap_sync_inst/axi_eth_ex_des_data_sync_reg0/D}]
## ########################################################################################################################
## ##
## # (c) Copyright 2012-2016 Xilinx, Inc. All rights reserved.
## #
## # This file contains confidential and proprietary information of Xilinx, Inc. and is protected under U.S. and
## # international copyright and other intellectual property laws.
## #
## # DISCLAIMER
## # This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as
## # otherwise provided in a valid license issued to you by Xilinx, and to the maximum extent permitted by applicable law:
## # (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND
## # CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## # INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort,
## # including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to,
## # arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or
## # consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a
## # result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had
## # been advised of the possibility of the same.
## #
## # CRITICAL APPLICATIONS
## # Xilinx products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe
## # performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities,
## # applications related to the deployment of airbags, or any other applications that could lead to death, personal injury,
## # or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes
## # the sole risk and liability of any use of Xilinx products in Critical Applications, subject only to applicable laws and
## # regulations governing limitations on product liability.
## #
## # THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.
## #
## ########################################################################################################################

# This is example design xdc.



set_false_path -to [get_pins -hier -nocase -regexp .*axi_eth_ex_des_data_sync_reg0.*/D]
set_false_path -to [get_pins -hier -nocase -regexp .*axi_eth_ex_des_reset_sync.*/PRE]


set_power_opt -exclude_cells [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *.bram.* }]


create_waiver -type CDC -id {CDC-11} -user "axi_ethernet" -desc "The CDC-11 warning is waived as it is on the reset path which is level signal. This is safe to ignore." -tags "11999" -from [get_pins -of [get_cells -hier -filter {name =~ */axi_*_reset_gen/axi_eth_ex_des_reset_sync4_reg*}] -filter {name =~ *C}] -timestamp "Tue May 13 00:22:51 GMT 2025"
create_waiver -type CDC -id {CDC-10} -user "axi_ethernet" -desc "The CDC-10 warning is waived as it is on the reset path which is level signal. This is safe to ignore." -tags "11999" -from [get_pins -of [get_cells -hier -filter {name =~ */axi_eth_ex_des_reset_sync4_reg*}] -filter {name =~ *C}] -timestamp "Tue May 13 00:22:51 GMT 2025"





create_waiver -type CDC -id {CDC-10} -user "axi_ethernet" -desc "The CDC-10 warning is waived as the OR logic for the reset signals followed by a syncer" -tags "11999" -from [get_pins -of [get_cells -hier -filter {name =~ */inst/*sm_reset_all_master*}] -filter {name =~ *C}] -to [get_pins -of [get_cells -hier -filter {name =~ */inst/*function_inst/*xpm_internal_sync/syncstages_ff*}] -filter {name =~ *D}] -timestamp "Tue May 13 00:22:51 GMT 2025"

create_waiver -type CDC -id {CDC-10} -user "axi_ethernet" -desc "The CDC-10 warning is waived as the OR logic for the reset signals followed by a syncer" -tags "11999" -from [list [get_pins -of [get_cells -hier -filter {name =~ */use_master_reset.*gtreset_master_reset_synchronizer*/arststages_ff*}] -filter {name =~ *C}] [get_pins -of [get_cells -hier -filter {name =~ */inst/*mst*xresetdone*/rstdone_out*}] -filter {name =~ *C}]] -to [get_pins -of [get_cells -hier -filter {name =~ */sync_block_reset_done/data_sync*}] -filter {name =~ *D}] -timestamp "Tue May 13 00:22:51 GMT 2025"

create_waiver -type CDC -id {CDC-10} -user "axi_ethernet" -desc "The CDC-10 warning is waived, Level triggered reset signal path is safe to ignore" -tags "11999" -from [get_pins -hierarchical -regexp .*gpcs_pma_inst/USE_ROCKET_IO.*MGT_(R|T)X_RESET_INT_reg/C] -to [get_pins -hierarchical -regexp .*_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_(r|t)x_dp/arststages_ff_reg.*/PRE] -timestamp "Tue May 13 00:22:51 GMT 2025"






