// File auto-generated by Padrick 0.1.0.post0.dev52+g4e5ea46.dirty
module alsaqr_periph_padframe_periphs_pads
  import pkg_alsaqr_periph_padframe::*;
  import pkg_internal_alsaqr_periph_padframe_periphs::*;
(
 // Dynamic Pad control signals, these signals are controlled by the multiplexer in the correpsongin pad_controller module
  input mux_to_pads_t mux_to_pads_i,
  output pads_to_mux_t pads_to_mux_o,
  // Landing Pads
  inout wire logic pad_a_00_pad,
  inout wire logic pad_a_01_pad,
  inout wire logic pad_a_02_pad,
  inout wire logic pad_a_03_pad,
  inout wire logic pad_a_04_pad,
  inout wire logic pad_a_05_pad,
  inout wire logic pad_a_06_pad,
  inout wire logic pad_a_07_pad,
  inout wire logic pad_a_08_pad,
  inout wire logic pad_a_09_pad,
  inout wire logic pad_a_10_pad,
  inout wire logic pad_a_11_pad,
  inout wire logic pad_a_12_pad,
  inout wire logic pad_a_13_pad,
  inout wire logic pad_a_14_pad,
  inout wire logic pad_a_15_pad,
  inout wire logic pad_a_16_pad,
  inout wire logic pad_a_17_pad,
  inout wire logic pad_a_18_pad,
  inout wire logic pad_a_19_pad,
  inout wire logic pad_a_20_pad,
  inout wire logic pad_a_21_pad,
  inout wire logic pad_a_22_pad,
  inout wire logic pad_a_23_pad,
  inout wire logic pad_a_24_pad,
  inout wire logic pad_a_25_pad,
  inout wire logic pad_a_26_pad,
  inout wire logic pad_a_27_pad,
  inout wire logic pad_a_28_pad,
  inout wire logic pad_a_29_pad,
  inout wire logic pad_b_00_pad,
  inout wire logic pad_b_01_pad,
  inout wire logic pad_b_02_pad,
  inout wire logic pad_b_03_pad,
  inout wire logic pad_b_04_pad,
  inout wire logic pad_b_05_pad,
  inout wire logic pad_b_06_pad,
  inout wire logic pad_b_07_pad,
  inout wire logic pad_b_08_pad,
  inout wire logic pad_b_09_pad,
  inout wire logic pad_b_10_pad,
  inout wire logic pad_b_11_pad,
  inout wire logic pad_b_12_pad,
  inout wire logic pad_b_13_pad,
  inout wire logic pad_b_14_pad,
  inout wire logic pad_b_15_pad,
  inout wire logic pad_b_16_pad,
  inout wire logic pad_b_17_pad,
  inout wire logic pad_b_18_pad,
  inout wire logic pad_b_19_pad,
  inout wire logic pad_b_20_pad,
  inout wire logic pad_b_21_pad,
  inout wire logic pad_b_22_pad,
  inout wire logic pad_b_23_pad,
  inout wire logic pad_b_24_pad,
  inout wire logic pad_b_25_pad,
  inout wire logic pad_b_26_pad,
  inout wire logic pad_b_27_pad,
  inout wire logic pad_b_28_pad,
  inout wire logic pad_b_29_pad,
  inout wire logic pad_b_30_pad,
  inout wire logic pad_b_31_pad,
  inout wire logic pad_b_32_pad,
  inout wire logic pad_b_33_pad,
  inout wire logic pad_b_34_pad,
  inout wire logic pad_b_35_pad,
  inout wire logic pad_b_36_pad,
  inout wire logic pad_b_37_pad,
  inout wire logic pad_b_38_pad,
  inout wire logic pad_b_39_pad,
  inout wire logic pad_b_40_pad,
  inout wire logic pad_b_41_pad,
  inout wire logic pad_b_42_pad,
  inout wire logic pad_b_43_pad,
  inout wire logic pad_b_44_pad,
  inout wire logic pad_b_45_pad,
  inout wire logic pad_b_46_pad,
  inout wire logic pad_b_47_pad,
  inout wire logic pad_ot_spi_00_pad,
  inout wire logic pad_ot_spi_01_pad,
  inout wire logic pad_ot_spi_02_pad,
  inout wire logic pad_ot_spi_03_pad
  );

   // Pad instantiations
   wire PWROK_S, IOPWROK_S, BIAS_S, RETC_S;
  
  `ifdef TARGET_ASIC
  IN22FDX_GPIO18_10M19S40PI_PWRDET_TIE_H i_pwrdet (
    .RETCOUT (RETC_S),
    .PWROKOUT (PWROK_S),
    .IOPWROKOUT (IOPWROK_S),
    .RETCIN(1'b0),
    .BIAS(BIAS_S)
  );
  `endif
   pad_alsaqr i_a_00 (
    .OEN(mux_to_pads_i.a_00.oen),
    .I(mux_to_pads_i.a_00.chip2pad),
    .O(pads_to_mux_o.a_00.pad2chip),
    .PUEN(mux_to_pads_i.a_00.puen),
    .PAD(pad_a_00_pad),
    .DRV(mux_to_pads_i.a_00.drv),
    .SLW(mux_to_pads_i.a_00.slw),
    .SMT(mux_to_pads_i.a_00.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_01 (
    .OEN(mux_to_pads_i.a_01.oen),
    .I(mux_to_pads_i.a_01.chip2pad),
    .O(pads_to_mux_o.a_01.pad2chip),
    .PUEN(mux_to_pads_i.a_01.puen),
    .PAD(pad_a_01_pad),
    .DRV(mux_to_pads_i.a_01.drv),
    .SLW(mux_to_pads_i.a_01.slw),
    .SMT(mux_to_pads_i.a_01.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_02 (
    .OEN(mux_to_pads_i.a_02.oen),
    .I(mux_to_pads_i.a_02.chip2pad),
    .O(pads_to_mux_o.a_02.pad2chip),
    .PUEN(mux_to_pads_i.a_02.puen),
    .PAD(pad_a_02_pad),
    .DRV(mux_to_pads_i.a_02.drv),
    .SLW(mux_to_pads_i.a_02.slw),
    .SMT(mux_to_pads_i.a_02.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_03 (
    .OEN(mux_to_pads_i.a_03.oen),
    .I(mux_to_pads_i.a_03.chip2pad),
    .O(pads_to_mux_o.a_03.pad2chip),
    .PUEN(mux_to_pads_i.a_03.puen),
    .PAD(pad_a_03_pad),
    .DRV(mux_to_pads_i.a_03.drv),
    .SLW(mux_to_pads_i.a_03.slw),
    .SMT(mux_to_pads_i.a_03.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_04 (
    .OEN(mux_to_pads_i.a_04.oen),
    .I(mux_to_pads_i.a_04.chip2pad),
    .O(pads_to_mux_o.a_04.pad2chip),
    .PUEN(mux_to_pads_i.a_04.puen),
    .PAD(pad_a_04_pad),
    .DRV(mux_to_pads_i.a_04.drv),
    .SLW(mux_to_pads_i.a_04.slw),
    .SMT(mux_to_pads_i.a_04.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_05 (
    .OEN(mux_to_pads_i.a_05.oen),
    .I(mux_to_pads_i.a_05.chip2pad),
    .O(pads_to_mux_o.a_05.pad2chip),
    .PUEN(mux_to_pads_i.a_05.puen),
    .PAD(pad_a_05_pad),
    .DRV(mux_to_pads_i.a_05.drv),
    .SLW(mux_to_pads_i.a_05.slw),
    .SMT(mux_to_pads_i.a_05.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_06 (
    .OEN(mux_to_pads_i.a_06.oen),
    .I(mux_to_pads_i.a_06.chip2pad),
    .O(pads_to_mux_o.a_06.pad2chip),
    .PUEN(mux_to_pads_i.a_06.puen),
    .PAD(pad_a_06_pad),
    .DRV(mux_to_pads_i.a_06.drv),
    .SLW(mux_to_pads_i.a_06.slw),
    .SMT(mux_to_pads_i.a_06.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_07 (
    .OEN(mux_to_pads_i.a_07.oen),
    .I(mux_to_pads_i.a_07.chip2pad),
    .O(pads_to_mux_o.a_07.pad2chip),
    .PUEN(mux_to_pads_i.a_07.puen),
    .PAD(pad_a_07_pad),
    .DRV(mux_to_pads_i.a_07.drv),
    .SLW(mux_to_pads_i.a_07.slw),
    .SMT(mux_to_pads_i.a_07.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_08 (
    .OEN(mux_to_pads_i.a_08.oen),
    .I(mux_to_pads_i.a_08.chip2pad),
    .O(pads_to_mux_o.a_08.pad2chip),
    .PUEN(mux_to_pads_i.a_08.puen),
    .PAD(pad_a_08_pad),
    .DRV(mux_to_pads_i.a_08.drv),
    .SLW(mux_to_pads_i.a_08.slw),
    .SMT(mux_to_pads_i.a_08.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_09 (
    .OEN(mux_to_pads_i.a_09.oen),
    .I(mux_to_pads_i.a_09.chip2pad),
    .O(pads_to_mux_o.a_09.pad2chip),
    .PUEN(mux_to_pads_i.a_09.puen),
    .PAD(pad_a_09_pad),
    .DRV(mux_to_pads_i.a_09.drv),
    .SLW(mux_to_pads_i.a_09.slw),
    .SMT(mux_to_pads_i.a_09.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_10 (
    .OEN(mux_to_pads_i.a_10.oen),
    .I(mux_to_pads_i.a_10.chip2pad),
    .O(pads_to_mux_o.a_10.pad2chip),
    .PUEN(mux_to_pads_i.a_10.puen),
    .PAD(pad_a_10_pad),
    .DRV(mux_to_pads_i.a_10.drv),
    .SLW(mux_to_pads_i.a_10.slw),
    .SMT(mux_to_pads_i.a_10.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_11 (
    .OEN(mux_to_pads_i.a_11.oen),
    .I(mux_to_pads_i.a_11.chip2pad),
    .O(pads_to_mux_o.a_11.pad2chip),
    .PUEN(mux_to_pads_i.a_11.puen),
    .PAD(pad_a_11_pad),
    .DRV(mux_to_pads_i.a_11.drv),
    .SLW(mux_to_pads_i.a_11.slw),
    .SMT(mux_to_pads_i.a_11.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_12 (
    .OEN(mux_to_pads_i.a_12.oen),
    .I(mux_to_pads_i.a_12.chip2pad),
    .O(pads_to_mux_o.a_12.pad2chip),
    .PUEN(mux_to_pads_i.a_12.puen),
    .PAD(pad_a_12_pad),
    .DRV(mux_to_pads_i.a_12.drv),
    .SLW(mux_to_pads_i.a_12.slw),
    .SMT(mux_to_pads_i.a_12.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_13 (
    .OEN(mux_to_pads_i.a_13.oen),
    .I(mux_to_pads_i.a_13.chip2pad),
    .O(pads_to_mux_o.a_13.pad2chip),
    .PUEN(mux_to_pads_i.a_13.puen),
    .PAD(pad_a_13_pad),
    .DRV(mux_to_pads_i.a_13.drv),
    .SLW(mux_to_pads_i.a_13.slw),
    .SMT(mux_to_pads_i.a_13.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_14 (
    .OEN(mux_to_pads_i.a_14.oen),
    .I(mux_to_pads_i.a_14.chip2pad),
    .O(pads_to_mux_o.a_14.pad2chip),
    .PUEN(mux_to_pads_i.a_14.puen),
    .PAD(pad_a_14_pad),
    .DRV(mux_to_pads_i.a_14.drv),
    .SLW(mux_to_pads_i.a_14.slw),
    .SMT(mux_to_pads_i.a_14.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_15 (
    .OEN(mux_to_pads_i.a_15.oen),
    .I(mux_to_pads_i.a_15.chip2pad),
    .O(pads_to_mux_o.a_15.pad2chip),
    .PUEN(mux_to_pads_i.a_15.puen),
    .PAD(pad_a_15_pad),
    .DRV(mux_to_pads_i.a_15.drv),
    .SLW(mux_to_pads_i.a_15.slw),
    .SMT(mux_to_pads_i.a_15.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_16 (
    .OEN(mux_to_pads_i.a_16.oen),
    .I(mux_to_pads_i.a_16.chip2pad),
    .O(pads_to_mux_o.a_16.pad2chip),
    .PUEN(mux_to_pads_i.a_16.puen),
    .PAD(pad_a_16_pad),
    .DRV(mux_to_pads_i.a_16.drv),
    .SLW(mux_to_pads_i.a_16.slw),
    .SMT(mux_to_pads_i.a_16.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_17 (
    .OEN(mux_to_pads_i.a_17.oen),
    .I(mux_to_pads_i.a_17.chip2pad),
    .O(pads_to_mux_o.a_17.pad2chip),
    .PUEN(mux_to_pads_i.a_17.puen),
    .PAD(pad_a_17_pad),
    .DRV(mux_to_pads_i.a_17.drv),
    .SLW(mux_to_pads_i.a_17.slw),
    .SMT(mux_to_pads_i.a_17.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_18 (
    .OEN(mux_to_pads_i.a_18.oen),
    .I(mux_to_pads_i.a_18.chip2pad),
    .O(pads_to_mux_o.a_18.pad2chip),
    .PUEN(mux_to_pads_i.a_18.puen),
    .PAD(pad_a_18_pad),
    .DRV(mux_to_pads_i.a_18.drv),
    .SLW(mux_to_pads_i.a_18.slw),
    .SMT(mux_to_pads_i.a_18.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_19 (
    .OEN(mux_to_pads_i.a_19.oen),
    .I(mux_to_pads_i.a_19.chip2pad),
    .O(pads_to_mux_o.a_19.pad2chip),
    .PUEN(mux_to_pads_i.a_19.puen),
    .PAD(pad_a_19_pad),
    .DRV(mux_to_pads_i.a_19.drv),
    .SLW(mux_to_pads_i.a_19.slw),
    .SMT(mux_to_pads_i.a_19.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_20 (
    .OEN(mux_to_pads_i.a_20.oen),
    .I(mux_to_pads_i.a_20.chip2pad),
    .O(pads_to_mux_o.a_20.pad2chip),
    .PUEN(mux_to_pads_i.a_20.puen),
    .PAD(pad_a_20_pad),
    .DRV(mux_to_pads_i.a_20.drv),
    .SLW(mux_to_pads_i.a_20.slw),
    .SMT(mux_to_pads_i.a_20.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_21 (
    .OEN(mux_to_pads_i.a_21.oen),
    .I(mux_to_pads_i.a_21.chip2pad),
    .O(pads_to_mux_o.a_21.pad2chip),
    .PUEN(mux_to_pads_i.a_21.puen),
    .PAD(pad_a_21_pad),
    .DRV(mux_to_pads_i.a_21.drv),
    .SLW(mux_to_pads_i.a_21.slw),
    .SMT(mux_to_pads_i.a_21.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_22 (
    .OEN(mux_to_pads_i.a_22.oen),
    .I(mux_to_pads_i.a_22.chip2pad),
    .O(pads_to_mux_o.a_22.pad2chip),
    .PUEN(mux_to_pads_i.a_22.puen),
    .PAD(pad_a_22_pad),
    .DRV(mux_to_pads_i.a_22.drv),
    .SLW(mux_to_pads_i.a_22.slw),
    .SMT(mux_to_pads_i.a_22.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_23 (
    .OEN(mux_to_pads_i.a_23.oen),
    .I(mux_to_pads_i.a_23.chip2pad),
    .O(pads_to_mux_o.a_23.pad2chip),
    .PUEN(mux_to_pads_i.a_23.puen),
    .PAD(pad_a_23_pad),
    .DRV(mux_to_pads_i.a_23.drv),
    .SLW(mux_to_pads_i.a_23.slw),
    .SMT(mux_to_pads_i.a_23.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_24 (
    .OEN(mux_to_pads_i.a_24.oen),
    .I(mux_to_pads_i.a_24.chip2pad),
    .O(pads_to_mux_o.a_24.pad2chip),
    .PUEN(mux_to_pads_i.a_24.puen),
    .PAD(pad_a_24_pad),
    .DRV(mux_to_pads_i.a_24.drv),
    .SLW(mux_to_pads_i.a_24.slw),
    .SMT(mux_to_pads_i.a_24.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_25 (
    .OEN(mux_to_pads_i.a_25.oen),
    .I(mux_to_pads_i.a_25.chip2pad),
    .O(pads_to_mux_o.a_25.pad2chip),
    .PUEN(mux_to_pads_i.a_25.puen),
    .PAD(pad_a_25_pad),
    .DRV(mux_to_pads_i.a_25.drv),
    .SLW(mux_to_pads_i.a_25.slw),
    .SMT(mux_to_pads_i.a_25.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_26 (
    .OEN(mux_to_pads_i.a_26.oen),
    .I(mux_to_pads_i.a_26.chip2pad),
    .O(pads_to_mux_o.a_26.pad2chip),
    .PUEN(mux_to_pads_i.a_26.puen),
    .PAD(pad_a_26_pad),
    .DRV(mux_to_pads_i.a_26.drv),
    .SLW(mux_to_pads_i.a_26.slw),
    .SMT(mux_to_pads_i.a_26.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_27 (
    .OEN(mux_to_pads_i.a_27.oen),
    .I(mux_to_pads_i.a_27.chip2pad),
    .O(pads_to_mux_o.a_27.pad2chip),
    .PUEN(mux_to_pads_i.a_27.puen),
    .PAD(pad_a_27_pad),
    .DRV(mux_to_pads_i.a_27.drv),
    .SLW(mux_to_pads_i.a_27.slw),
    .SMT(mux_to_pads_i.a_27.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_28 (
    .OEN(mux_to_pads_i.a_28.oen),
    .I(mux_to_pads_i.a_28.chip2pad),
    .O(pads_to_mux_o.a_28.pad2chip),
    .PUEN(mux_to_pads_i.a_28.puen),
    .PAD(pad_a_28_pad),
    .DRV(mux_to_pads_i.a_28.drv),
    .SLW(mux_to_pads_i.a_28.slw),
    .SMT(mux_to_pads_i.a_28.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_29 (
    .OEN(mux_to_pads_i.a_29.oen),
    .I(mux_to_pads_i.a_29.chip2pad),
    .O(pads_to_mux_o.a_29.pad2chip),
    .PUEN(mux_to_pads_i.a_29.puen),
    .PAD(pad_a_29_pad),
    .DRV(mux_to_pads_i.a_29.drv),
    .SLW(mux_to_pads_i.a_29.slw),
    .SMT(mux_to_pads_i.a_29.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_00 (
    .OEN(mux_to_pads_i.b_00.oen),
    .I(mux_to_pads_i.b_00.chip2pad),
    .O(pads_to_mux_o.b_00.pad2chip),
    .PUEN(mux_to_pads_i.b_00.puen),
    .PAD(pad_b_00_pad),
    .DRV(mux_to_pads_i.b_00.drv),
    .SLW(mux_to_pads_i.b_00.slw),
    .SMT(mux_to_pads_i.b_00.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_01 (
    .OEN(mux_to_pads_i.b_01.oen),
    .I(mux_to_pads_i.b_01.chip2pad),
    .O(pads_to_mux_o.b_01.pad2chip),
    .PUEN(mux_to_pads_i.b_01.puen),
    .PAD(pad_b_01_pad),
    .DRV(mux_to_pads_i.b_01.drv),
    .SLW(mux_to_pads_i.b_01.slw),
    .SMT(mux_to_pads_i.b_01.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_02 (
    .OEN(mux_to_pads_i.b_02.oen),
    .I(mux_to_pads_i.b_02.chip2pad),
    .O(pads_to_mux_o.b_02.pad2chip),
    .PUEN(mux_to_pads_i.b_02.puen),
    .PAD(pad_b_02_pad),
    .DRV(mux_to_pads_i.b_02.drv),
    .SLW(mux_to_pads_i.b_02.slw),
    .SMT(mux_to_pads_i.b_02.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_03 (
    .OEN(mux_to_pads_i.b_03.oen),
    .I(mux_to_pads_i.b_03.chip2pad),
    .O(pads_to_mux_o.b_03.pad2chip),
    .PUEN(mux_to_pads_i.b_03.puen),
    .PAD(pad_b_03_pad),
    .DRV(mux_to_pads_i.b_03.drv),
    .SLW(mux_to_pads_i.b_03.slw),
    .SMT(mux_to_pads_i.b_03.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_04 (
    .OEN(mux_to_pads_i.b_04.oen),
    .I(mux_to_pads_i.b_04.chip2pad),
    .O(pads_to_mux_o.b_04.pad2chip),
    .PUEN(mux_to_pads_i.b_04.puen),
    .PAD(pad_b_04_pad),
    .DRV(mux_to_pads_i.b_04.drv),
    .SLW(mux_to_pads_i.b_04.slw),
    .SMT(mux_to_pads_i.b_04.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_05 (
    .OEN(mux_to_pads_i.b_05.oen),
    .I(mux_to_pads_i.b_05.chip2pad),
    .O(pads_to_mux_o.b_05.pad2chip),
    .PUEN(mux_to_pads_i.b_05.puen),
    .PAD(pad_b_05_pad),
    .DRV(mux_to_pads_i.b_05.drv),
    .SLW(mux_to_pads_i.b_05.slw),
    .SMT(mux_to_pads_i.b_05.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_06 (
    .OEN(mux_to_pads_i.b_06.oen),
    .I(mux_to_pads_i.b_06.chip2pad),
    .O(pads_to_mux_o.b_06.pad2chip),
    .PUEN(mux_to_pads_i.b_06.puen),
    .PAD(pad_b_06_pad),
    .DRV(mux_to_pads_i.b_06.drv),
    .SLW(mux_to_pads_i.b_06.slw),
    .SMT(mux_to_pads_i.b_06.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_07 (
    .OEN(mux_to_pads_i.b_07.oen),
    .I(mux_to_pads_i.b_07.chip2pad),
    .O(pads_to_mux_o.b_07.pad2chip),
    .PUEN(mux_to_pads_i.b_07.puen),
    .PAD(pad_b_07_pad),
    .DRV(mux_to_pads_i.b_07.drv),
    .SLW(mux_to_pads_i.b_07.slw),
    .SMT(mux_to_pads_i.b_07.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_08 (
    .OEN(mux_to_pads_i.b_08.oen),
    .I(mux_to_pads_i.b_08.chip2pad),
    .O(pads_to_mux_o.b_08.pad2chip),
    .PUEN(mux_to_pads_i.b_08.puen),
    .PAD(pad_b_08_pad),
    .DRV(mux_to_pads_i.b_08.drv),
    .SLW(mux_to_pads_i.b_08.slw),
    .SMT(mux_to_pads_i.b_08.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_09 (
    .OEN(mux_to_pads_i.b_09.oen),
    .I(mux_to_pads_i.b_09.chip2pad),
    .O(pads_to_mux_o.b_09.pad2chip),
    .PUEN(mux_to_pads_i.b_09.puen),
    .PAD(pad_b_09_pad),
    .DRV(mux_to_pads_i.b_09.drv),
    .SLW(mux_to_pads_i.b_09.slw),
    .SMT(mux_to_pads_i.b_09.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_10 (
    .OEN(mux_to_pads_i.b_10.oen),
    .I(mux_to_pads_i.b_10.chip2pad),
    .O(pads_to_mux_o.b_10.pad2chip),
    .PUEN(mux_to_pads_i.b_10.puen),
    .PAD(pad_b_10_pad),
    .DRV(mux_to_pads_i.b_10.drv),
    .SLW(mux_to_pads_i.b_10.slw),
    .SMT(mux_to_pads_i.b_10.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_11 (
    .OEN(mux_to_pads_i.b_11.oen),
    .I(mux_to_pads_i.b_11.chip2pad),
    .O(pads_to_mux_o.b_11.pad2chip),
    .PUEN(mux_to_pads_i.b_11.puen),
    .PAD(pad_b_11_pad),
    .DRV(mux_to_pads_i.b_11.drv),
    .SLW(mux_to_pads_i.b_11.slw),
    .SMT(mux_to_pads_i.b_11.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_12 (
    .OEN(mux_to_pads_i.b_12.oen),
    .I(mux_to_pads_i.b_12.chip2pad),
    .O(pads_to_mux_o.b_12.pad2chip),
    .PUEN(mux_to_pads_i.b_12.puen),
    .PAD(pad_b_12_pad),
    .DRV(mux_to_pads_i.b_12.drv),
    .SLW(mux_to_pads_i.b_12.slw),
    .SMT(mux_to_pads_i.b_12.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_13 (
    .OEN(mux_to_pads_i.b_13.oen),
    .I(mux_to_pads_i.b_13.chip2pad),
    .O(pads_to_mux_o.b_13.pad2chip),
    .PUEN(mux_to_pads_i.b_13.puen),
    .PAD(pad_b_13_pad),
    .DRV(mux_to_pads_i.b_13.drv),
    .SLW(mux_to_pads_i.b_13.slw),
    .SMT(mux_to_pads_i.b_13.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_14 (
    .OEN(mux_to_pads_i.b_14.oen),
    .I(mux_to_pads_i.b_14.chip2pad),
    .O(pads_to_mux_o.b_14.pad2chip),
    .PUEN(mux_to_pads_i.b_14.puen),
    .PAD(pad_b_14_pad),
    .DRV(mux_to_pads_i.b_14.drv),
    .SLW(mux_to_pads_i.b_14.slw),
    .SMT(mux_to_pads_i.b_14.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_15 (
    .OEN(mux_to_pads_i.b_15.oen),
    .I(mux_to_pads_i.b_15.chip2pad),
    .O(pads_to_mux_o.b_15.pad2chip),
    .PUEN(mux_to_pads_i.b_15.puen),
    .PAD(pad_b_15_pad),
    .DRV(mux_to_pads_i.b_15.drv),
    .SLW(mux_to_pads_i.b_15.slw),
    .SMT(mux_to_pads_i.b_15.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_16 (
    .OEN(mux_to_pads_i.b_16.oen),
    .I(mux_to_pads_i.b_16.chip2pad),
    .O(pads_to_mux_o.b_16.pad2chip),
    .PUEN(mux_to_pads_i.b_16.puen),
    .PAD(pad_b_16_pad),
    .DRV(mux_to_pads_i.b_16.drv),
    .SLW(mux_to_pads_i.b_16.slw),
    .SMT(mux_to_pads_i.b_16.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_17 (
    .OEN(mux_to_pads_i.b_17.oen),
    .I(mux_to_pads_i.b_17.chip2pad),
    .O(pads_to_mux_o.b_17.pad2chip),
    .PUEN(mux_to_pads_i.b_17.puen),
    .PAD(pad_b_17_pad),
    .DRV(mux_to_pads_i.b_17.drv),
    .SLW(mux_to_pads_i.b_17.slw),
    .SMT(mux_to_pads_i.b_17.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_18 (
    .OEN(mux_to_pads_i.b_18.oen),
    .I(mux_to_pads_i.b_18.chip2pad),
    .O(pads_to_mux_o.b_18.pad2chip),
    .PUEN(mux_to_pads_i.b_18.puen),
    .PAD(pad_b_18_pad),
    .DRV(mux_to_pads_i.b_18.drv),
    .SLW(mux_to_pads_i.b_18.slw),
    .SMT(mux_to_pads_i.b_18.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_19 (
    .OEN(mux_to_pads_i.b_19.oen),
    .I(mux_to_pads_i.b_19.chip2pad),
    .O(pads_to_mux_o.b_19.pad2chip),
    .PUEN(mux_to_pads_i.b_19.puen),
    .PAD(pad_b_19_pad),
    .DRV(mux_to_pads_i.b_19.drv),
    .SLW(mux_to_pads_i.b_19.slw),
    .SMT(mux_to_pads_i.b_19.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_20 (
    .OEN(mux_to_pads_i.b_20.oen),
    .I(mux_to_pads_i.b_20.chip2pad),
    .O(pads_to_mux_o.b_20.pad2chip),
    .PUEN(mux_to_pads_i.b_20.puen),
    .PAD(pad_b_20_pad),
    .DRV(mux_to_pads_i.b_20.drv),
    .SLW(mux_to_pads_i.b_20.slw),
    .SMT(mux_to_pads_i.b_20.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_21 (
    .OEN(mux_to_pads_i.b_21.oen),
    .I(mux_to_pads_i.b_21.chip2pad),
    .O(pads_to_mux_o.b_21.pad2chip),
    .PUEN(mux_to_pads_i.b_21.puen),
    .PAD(pad_b_21_pad),
    .DRV(mux_to_pads_i.b_21.drv),
    .SLW(mux_to_pads_i.b_21.slw),
    .SMT(mux_to_pads_i.b_21.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_22 (
    .OEN(mux_to_pads_i.b_22.oen),
    .I(mux_to_pads_i.b_22.chip2pad),
    .O(pads_to_mux_o.b_22.pad2chip),
    .PUEN(mux_to_pads_i.b_22.puen),
    .PAD(pad_b_22_pad),
    .DRV(mux_to_pads_i.b_22.drv),
    .SLW(mux_to_pads_i.b_22.slw),
    .SMT(mux_to_pads_i.b_22.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_23 (
    .OEN(mux_to_pads_i.b_23.oen),
    .I(mux_to_pads_i.b_23.chip2pad),
    .O(pads_to_mux_o.b_23.pad2chip),
    .PUEN(mux_to_pads_i.b_23.puen),
    .PAD(pad_b_23_pad),
    .DRV(mux_to_pads_i.b_23.drv),
    .SLW(mux_to_pads_i.b_23.slw),
    .SMT(mux_to_pads_i.b_23.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_24 (
    .OEN(mux_to_pads_i.b_24.oen),
    .I(mux_to_pads_i.b_24.chip2pad),
    .O(pads_to_mux_o.b_24.pad2chip),
    .PUEN(mux_to_pads_i.b_24.puen),
    .PAD(pad_b_24_pad),
    .DRV(mux_to_pads_i.b_24.drv),
    .SLW(mux_to_pads_i.b_24.slw),
    .SMT(mux_to_pads_i.b_24.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_25 (
    .OEN(mux_to_pads_i.b_25.oen),
    .I(mux_to_pads_i.b_25.chip2pad),
    .O(pads_to_mux_o.b_25.pad2chip),
    .PUEN(mux_to_pads_i.b_25.puen),
    .PAD(pad_b_25_pad),
    .DRV(mux_to_pads_i.b_25.drv),
    .SLW(mux_to_pads_i.b_25.slw),
    .SMT(mux_to_pads_i.b_25.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_26 (
    .OEN(mux_to_pads_i.b_26.oen),
    .I(mux_to_pads_i.b_26.chip2pad),
    .O(pads_to_mux_o.b_26.pad2chip),
    .PUEN(mux_to_pads_i.b_26.puen),
    .PAD(pad_b_26_pad),
    .DRV(mux_to_pads_i.b_26.drv),
    .SLW(mux_to_pads_i.b_26.slw),
    .SMT(mux_to_pads_i.b_26.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_27 (
    .OEN(mux_to_pads_i.b_27.oen),
    .I(mux_to_pads_i.b_27.chip2pad),
    .O(pads_to_mux_o.b_27.pad2chip),
    .PUEN(mux_to_pads_i.b_27.puen),
    .PAD(pad_b_27_pad),
    .DRV(mux_to_pads_i.b_27.drv),
    .SLW(mux_to_pads_i.b_27.slw),
    .SMT(mux_to_pads_i.b_27.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_28 (
    .OEN(mux_to_pads_i.b_28.oen),
    .I(mux_to_pads_i.b_28.chip2pad),
    .O(pads_to_mux_o.b_28.pad2chip),
    .PUEN(mux_to_pads_i.b_28.puen),
    .PAD(pad_b_28_pad),
    .DRV(mux_to_pads_i.b_28.drv),
    .SLW(mux_to_pads_i.b_28.slw),
    .SMT(mux_to_pads_i.b_28.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_29 (
    .OEN(mux_to_pads_i.b_29.oen),
    .I(mux_to_pads_i.b_29.chip2pad),
    .O(pads_to_mux_o.b_29.pad2chip),
    .PUEN(mux_to_pads_i.b_29.puen),
    .PAD(pad_b_29_pad),
    .DRV(mux_to_pads_i.b_29.drv),
    .SLW(mux_to_pads_i.b_29.slw),
    .SMT(mux_to_pads_i.b_29.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_30 (
    .OEN(mux_to_pads_i.b_30.oen),
    .I(mux_to_pads_i.b_30.chip2pad),
    .O(pads_to_mux_o.b_30.pad2chip),
    .PUEN(mux_to_pads_i.b_30.puen),
    .PAD(pad_b_30_pad),
    .DRV(mux_to_pads_i.b_30.drv),
    .SLW(mux_to_pads_i.b_30.slw),
    .SMT(mux_to_pads_i.b_30.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_31 (
    .OEN(mux_to_pads_i.b_31.oen),
    .I(mux_to_pads_i.b_31.chip2pad),
    .O(pads_to_mux_o.b_31.pad2chip),
    .PUEN(mux_to_pads_i.b_31.puen),
    .PAD(pad_b_31_pad),
    .DRV(mux_to_pads_i.b_31.drv),
    .SLW(mux_to_pads_i.b_31.slw),
    .SMT(mux_to_pads_i.b_31.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_32 (
    .OEN(mux_to_pads_i.b_32.oen),
    .I(mux_to_pads_i.b_32.chip2pad),
    .O(pads_to_mux_o.b_32.pad2chip),
    .PUEN(mux_to_pads_i.b_32.puen),
    .PAD(pad_b_32_pad),
    .DRV(mux_to_pads_i.b_32.drv),
    .SLW(mux_to_pads_i.b_32.slw),
    .SMT(mux_to_pads_i.b_32.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_33 (
    .OEN(mux_to_pads_i.b_33.oen),
    .I(mux_to_pads_i.b_33.chip2pad),
    .O(pads_to_mux_o.b_33.pad2chip),
    .PUEN(mux_to_pads_i.b_33.puen),
    .PAD(pad_b_33_pad),
    .DRV(mux_to_pads_i.b_33.drv),
    .SLW(mux_to_pads_i.b_33.slw),
    .SMT(mux_to_pads_i.b_33.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_34 (
    .OEN(mux_to_pads_i.b_34.oen),
    .I(mux_to_pads_i.b_34.chip2pad),
    .O(pads_to_mux_o.b_34.pad2chip),
    .PUEN(mux_to_pads_i.b_34.puen),
    .PAD(pad_b_34_pad),
    .DRV(mux_to_pads_i.b_34.drv),
    .SLW(mux_to_pads_i.b_34.slw),
    .SMT(mux_to_pads_i.b_34.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_35 (
    .OEN(mux_to_pads_i.b_35.oen),
    .I(mux_to_pads_i.b_35.chip2pad),
    .O(pads_to_mux_o.b_35.pad2chip),
    .PUEN(mux_to_pads_i.b_35.puen),
    .PAD(pad_b_35_pad),
    .DRV(mux_to_pads_i.b_35.drv),
    .SLW(mux_to_pads_i.b_35.slw),
    .SMT(mux_to_pads_i.b_35.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_36 (
    .OEN(mux_to_pads_i.b_36.oen),
    .I(mux_to_pads_i.b_36.chip2pad),
    .O(pads_to_mux_o.b_36.pad2chip),
    .PUEN(mux_to_pads_i.b_36.puen),
    .PAD(pad_b_36_pad),
    .DRV(mux_to_pads_i.b_36.drv),
    .SLW(mux_to_pads_i.b_36.slw),
    .SMT(mux_to_pads_i.b_36.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_37 (
    .OEN(mux_to_pads_i.b_37.oen),
    .I(mux_to_pads_i.b_37.chip2pad),
    .O(pads_to_mux_o.b_37.pad2chip),
    .PUEN(mux_to_pads_i.b_37.puen),
    .PAD(pad_b_37_pad),
    .DRV(mux_to_pads_i.b_37.drv),
    .SLW(mux_to_pads_i.b_37.slw),
    .SMT(mux_to_pads_i.b_37.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_38 (
    .OEN(mux_to_pads_i.b_38.oen),
    .I(mux_to_pads_i.b_38.chip2pad),
    .O(pads_to_mux_o.b_38.pad2chip),
    .PUEN(mux_to_pads_i.b_38.puen),
    .PAD(pad_b_38_pad),
    .DRV(mux_to_pads_i.b_38.drv),
    .SLW(mux_to_pads_i.b_38.slw),
    .SMT(mux_to_pads_i.b_38.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_39 (
    .OEN(mux_to_pads_i.b_39.oen),
    .I(mux_to_pads_i.b_39.chip2pad),
    .O(pads_to_mux_o.b_39.pad2chip),
    .PUEN(mux_to_pads_i.b_39.puen),
    .PAD(pad_b_39_pad),
    .DRV(mux_to_pads_i.b_39.drv),
    .SLW(mux_to_pads_i.b_39.slw),
    .SMT(mux_to_pads_i.b_39.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_40 (
    .OEN(mux_to_pads_i.b_40.oen),
    .I(mux_to_pads_i.b_40.chip2pad),
    .O(pads_to_mux_o.b_40.pad2chip),
    .PUEN(mux_to_pads_i.b_40.puen),
    .PAD(pad_b_40_pad),
    .DRV(mux_to_pads_i.b_40.drv),
    .SLW(mux_to_pads_i.b_40.slw),
    .SMT(mux_to_pads_i.b_40.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_41 (
    .OEN(mux_to_pads_i.b_41.oen),
    .I(mux_to_pads_i.b_41.chip2pad),
    .O(pads_to_mux_o.b_41.pad2chip),
    .PUEN(mux_to_pads_i.b_41.puen),
    .PAD(pad_b_41_pad),
    .DRV(mux_to_pads_i.b_41.drv),
    .SLW(mux_to_pads_i.b_41.slw),
    .SMT(mux_to_pads_i.b_41.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_42 (
    .OEN(mux_to_pads_i.b_42.oen),
    .I(mux_to_pads_i.b_42.chip2pad),
    .O(pads_to_mux_o.b_42.pad2chip),
    .PUEN(mux_to_pads_i.b_42.puen),
    .PAD(pad_b_42_pad),
    .DRV(mux_to_pads_i.b_42.drv),
    .SLW(mux_to_pads_i.b_42.slw),
    .SMT(mux_to_pads_i.b_42.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_43 (
    .OEN(mux_to_pads_i.b_43.oen),
    .I(mux_to_pads_i.b_43.chip2pad),
    .O(pads_to_mux_o.b_43.pad2chip),
    .PUEN(mux_to_pads_i.b_43.puen),
    .PAD(pad_b_43_pad),
    .DRV(mux_to_pads_i.b_43.drv),
    .SLW(mux_to_pads_i.b_43.slw),
    .SMT(mux_to_pads_i.b_43.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_44 (
    .OEN(mux_to_pads_i.b_44.oen),
    .I(mux_to_pads_i.b_44.chip2pad),
    .O(pads_to_mux_o.b_44.pad2chip),
    .PUEN(mux_to_pads_i.b_44.puen),
    .PAD(pad_b_44_pad),
    .DRV(mux_to_pads_i.b_44.drv),
    .SLW(mux_to_pads_i.b_44.slw),
    .SMT(mux_to_pads_i.b_44.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_45 (
    .OEN(mux_to_pads_i.b_45.oen),
    .I(mux_to_pads_i.b_45.chip2pad),
    .O(pads_to_mux_o.b_45.pad2chip),
    .PUEN(mux_to_pads_i.b_45.puen),
    .PAD(pad_b_45_pad),
    .DRV(mux_to_pads_i.b_45.drv),
    .SLW(mux_to_pads_i.b_45.slw),
    .SMT(mux_to_pads_i.b_45.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_46 (
    .OEN(mux_to_pads_i.b_46.oen),
    .I(mux_to_pads_i.b_46.chip2pad),
    .O(pads_to_mux_o.b_46.pad2chip),
    .PUEN(mux_to_pads_i.b_46.puen),
    .PAD(pad_b_46_pad),
    .DRV(mux_to_pads_i.b_46.drv),
    .SLW(mux_to_pads_i.b_46.slw),
    .SMT(mux_to_pads_i.b_46.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_47 (
    .OEN(mux_to_pads_i.b_47.oen),
    .I(mux_to_pads_i.b_47.chip2pad),
    .O(pads_to_mux_o.b_47.pad2chip),
    .PUEN(mux_to_pads_i.b_47.puen),
    .PAD(pad_b_47_pad),
    .DRV(mux_to_pads_i.b_47.drv),
    .SLW(mux_to_pads_i.b_47.slw),
    .SMT(mux_to_pads_i.b_47.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_ot_spi_00 (
    .OEN(mux_to_pads_i.ot_spi_00.oen),
    .I(mux_to_pads_i.ot_spi_00.chip2pad),
    .O(pads_to_mux_o.ot_spi_00.pad2chip),
    .PUEN(mux_to_pads_i.ot_spi_00.puen),
    .PAD(pad_ot_spi_00_pad),
    .DRV(mux_to_pads_i.ot_spi_00.drv),
    .SLW(mux_to_pads_i.ot_spi_00.slw),
    .SMT(mux_to_pads_i.ot_spi_00.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_ot_spi_01 (
    .OEN(mux_to_pads_i.ot_spi_01.oen),
    .I(mux_to_pads_i.ot_spi_01.chip2pad),
    .O(pads_to_mux_o.ot_spi_01.pad2chip),
    .PUEN(mux_to_pads_i.ot_spi_01.puen),
    .PAD(pad_ot_spi_01_pad),
    .DRV(mux_to_pads_i.ot_spi_01.drv),
    .SLW(mux_to_pads_i.ot_spi_01.slw),
    .SMT(mux_to_pads_i.ot_spi_01.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_ot_spi_02 (
    .OEN(mux_to_pads_i.ot_spi_02.oen),
    .I(mux_to_pads_i.ot_spi_02.chip2pad),
    .O(pads_to_mux_o.ot_spi_02.pad2chip),
    .PUEN(mux_to_pads_i.ot_spi_02.puen),
    .PAD(pad_ot_spi_02_pad),
    .DRV(mux_to_pads_i.ot_spi_02.drv),
    .SLW(mux_to_pads_i.ot_spi_02.slw),
    .SMT(mux_to_pads_i.ot_spi_02.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_ot_spi_03 (
    .OEN(mux_to_pads_i.ot_spi_03.oen),
    .I(mux_to_pads_i.ot_spi_03.chip2pad),
    .O(pads_to_mux_o.ot_spi_03.pad2chip),
    .PUEN(mux_to_pads_i.ot_spi_03.puen),
    .PAD(pad_ot_spi_03_pad),
    .DRV(mux_to_pads_i.ot_spi_03.drv),
    .SLW(mux_to_pads_i.ot_spi_03.slw),
    .SMT(mux_to_pads_i.ot_spi_03.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );

endmodule : alsaqr_periph_padframe_periphs_pads
