Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon May 23 11:45:14 2016
| Host         : cuilaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.613        0.000                      0                 7525        0.087        0.000                      0                 7525        3.750        0.000                       0                  1836  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.613        0.000                      0                 7525        0.087        0.000                      0                 7525        3.750        0.000                       0                  1836  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 processor1/register1/mem_reg[23][7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor1/PC_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.041ns  (logic 1.500ns (37.124%)  route 2.541ns (62.876%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 10.078 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.557    10.078    processor1/register1/CLK
    SLICE_X13Y19         FDCE                                         r  processor1/register1/mem_reg[23][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.422    10.500 r  processor1/register1/mem_reg[23][7]/Q
                         net (fo=2, routed)           0.958    11.458    processor1/register1/mem_reg[23]_11[7]
    SLICE_X14Y16         LUT6 (Prop_lut6_I0_O)        0.297    11.755 r  processor1/register1/IDEX_A[7]_i_10/O
                         net (fo=1, routed)           0.000    11.755    processor1/register1/IDEX_A[7]_i_10_n_0
    SLICE_X14Y16         MUXF7 (Prop_muxf7_I1_O)      0.247    12.002 r  processor1/register1/IDEX_A_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    12.002    processor1/register1/IDEX_A_reg[7]_i_5_n_0
    SLICE_X14Y16         MUXF8 (Prop_muxf8_I0_O)      0.098    12.100 r  processor1/register1/IDEX_A_reg[7]_i_3/O
                         net (fo=1, routed)           0.399    12.499    processor1/register1/IDEX_A_reg[7]_i_3_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I2_O)        0.319    12.818 f  processor1/register1/IDEX_A[7]_i_2/O
                         net (fo=2, routed)           0.840    13.658    processor1/register1/IDEX_A[7]_i_2_n_0
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.117    13.775 r  processor1/register1/PC[7]_i_2/O
                         net (fo=1, routed)           0.344    14.119    processor1/nPC[7]
    SLICE_X9Y25          FDCE                                         r  processor1/PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.433    14.774    processor1/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  processor1/PC_reg[7]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y25          FDCE (Setup_fdce_C_D)       -0.267    14.732    processor1/PC_reg[7]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -14.119    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 processor1/MEMWB_WriteReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor1/register1/mem_reg[2][16]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.642ns (15.760%)  route 3.432ns (84.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 9.849 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.549     5.070    processor1/clk_IBUF_BUFG
    SLICE_X10Y25         FDCE                                         r  processor1/MEMWB_WriteReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.518     5.588 f  processor1/MEMWB_WriteReg_reg[3]/Q
                         net (fo=35, routed)          1.423     7.011    processor1/register1/MEMWB_WriteReg_reg[4][3]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.135 r  processor1/register1/mem[2][31]_i_1/O
                         net (fo=32, routed)          2.009     9.144    processor1/register1/mem[2][31]_i_1_n_0
    SLICE_X5Y50          FDCE                                         r  processor1/register1/mem_reg[2][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.508     9.849    processor1/register1/CLK
    SLICE_X5Y50          FDCE                                         r  processor1/register1/mem_reg[2][16]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.029    
                         clock uncertainty           -0.035     9.993    
    SLICE_X5Y50          FDCE (Setup_fdce_C_CE)      -0.202     9.791    processor1/register1/mem_reg[2][16]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 processor1/MEMWB_WriteReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor1/register1/mem_reg[2][17]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.642ns (15.760%)  route 3.432ns (84.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 9.849 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.549     5.070    processor1/clk_IBUF_BUFG
    SLICE_X10Y25         FDCE                                         r  processor1/MEMWB_WriteReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.518     5.588 f  processor1/MEMWB_WriteReg_reg[3]/Q
                         net (fo=35, routed)          1.423     7.011    processor1/register1/MEMWB_WriteReg_reg[4][3]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.135 r  processor1/register1/mem[2][31]_i_1/O
                         net (fo=32, routed)          2.009     9.144    processor1/register1/mem[2][31]_i_1_n_0
    SLICE_X5Y50          FDCE                                         r  processor1/register1/mem_reg[2][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.508     9.849    processor1/register1/CLK
    SLICE_X5Y50          FDCE                                         r  processor1/register1/mem_reg[2][17]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.029    
                         clock uncertainty           -0.035     9.993    
    SLICE_X5Y50          FDCE (Setup_fdce_C_CE)      -0.202     9.791    processor1/register1/mem_reg[2][17]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 processor1/MEMWB_WriteReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor1/register1/mem_reg[2][19]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.642ns (15.760%)  route 3.432ns (84.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 9.849 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.549     5.070    processor1/clk_IBUF_BUFG
    SLICE_X10Y25         FDCE                                         r  processor1/MEMWB_WriteReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.518     5.588 f  processor1/MEMWB_WriteReg_reg[3]/Q
                         net (fo=35, routed)          1.423     7.011    processor1/register1/MEMWB_WriteReg_reg[4][3]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.135 r  processor1/register1/mem[2][31]_i_1/O
                         net (fo=32, routed)          2.009     9.144    processor1/register1/mem[2][31]_i_1_n_0
    SLICE_X5Y50          FDCE                                         r  processor1/register1/mem_reg[2][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.508     9.849    processor1/register1/CLK
    SLICE_X5Y50          FDCE                                         r  processor1/register1/mem_reg[2][19]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.029    
                         clock uncertainty           -0.035     9.993    
    SLICE_X5Y50          FDCE (Setup_fdce_C_CE)      -0.202     9.791    processor1/register1/mem_reg[2][19]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 processor1/MEMWB_WriteReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor1/register1/mem_reg[2][21]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.642ns (15.760%)  route 3.432ns (84.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 9.849 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.549     5.070    processor1/clk_IBUF_BUFG
    SLICE_X10Y25         FDCE                                         r  processor1/MEMWB_WriteReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.518     5.588 f  processor1/MEMWB_WriteReg_reg[3]/Q
                         net (fo=35, routed)          1.423     7.011    processor1/register1/MEMWB_WriteReg_reg[4][3]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.135 r  processor1/register1/mem[2][31]_i_1/O
                         net (fo=32, routed)          2.009     9.144    processor1/register1/mem[2][31]_i_1_n_0
    SLICE_X5Y50          FDCE                                         r  processor1/register1/mem_reg[2][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.508     9.849    processor1/register1/CLK
    SLICE_X5Y50          FDCE                                         r  processor1/register1/mem_reg[2][21]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.029    
                         clock uncertainty           -0.035     9.993    
    SLICE_X5Y50          FDCE (Setup_fdce_C_CE)      -0.202     9.791    processor1/register1/mem_reg[2][21]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 processor1/MEMWB_WriteReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor1/register1/mem_reg[2][30]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.642ns (15.760%)  route 3.432ns (84.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 9.849 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.549     5.070    processor1/clk_IBUF_BUFG
    SLICE_X10Y25         FDCE                                         r  processor1/MEMWB_WriteReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.518     5.588 f  processor1/MEMWB_WriteReg_reg[3]/Q
                         net (fo=35, routed)          1.423     7.011    processor1/register1/MEMWB_WriteReg_reg[4][3]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.135 r  processor1/register1/mem[2][31]_i_1/O
                         net (fo=32, routed)          2.009     9.144    processor1/register1/mem[2][31]_i_1_n_0
    SLICE_X5Y50          FDCE                                         r  processor1/register1/mem_reg[2][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.508     9.849    processor1/register1/CLK
    SLICE_X5Y50          FDCE                                         r  processor1/register1/mem_reg[2][30]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.029    
                         clock uncertainty           -0.035     9.993    
    SLICE_X5Y50          FDCE (Setup_fdce_C_CE)      -0.202     9.791    processor1/register1/mem_reg[2][30]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 processor1/register1/mem_reg[14][2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor1/PC_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.982ns  (logic 1.391ns (34.932%)  route 2.591ns (65.068%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 10.078 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.557    10.078    processor1/register1/CLK
    SLICE_X8Y19          FDCE                                         r  processor1/register1/mem_reg[14][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.524    10.602 r  processor1/register1/mem_reg[14][2]/Q
                         net (fo=2, routed)           0.990    11.593    processor1/register1/mem_reg[14]_20[2]
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124    11.717 r  processor1/register1/IDEX_A[2]_i_16/O
                         net (fo=1, routed)           0.000    11.717    processor1/register1/IDEX_A[2]_i_16_n_0
    SLICE_X15Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    11.934 r  processor1/register1/IDEX_A_reg[2]_i_8/O
                         net (fo=1, routed)           0.000    11.934    processor1/register1/IDEX_A_reg[2]_i_8_n_0
    SLICE_X15Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    12.028 r  processor1/register1/IDEX_A_reg[2]_i_4/O
                         net (fo=1, routed)           0.646    12.674    processor1/register1/IDEX_A_reg[2]_i_4_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.316    12.990 f  processor1/register1/IDEX_A[2]_i_2/O
                         net (fo=2, routed)           0.613    13.602    processor1/register1/IDEX_A[2]_i_2_n_0
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.116    13.718 r  processor1/register1/PC[2]_i_1/O
                         net (fo=1, routed)           0.342    14.060    processor1/nPC[2]
    SLICE_X9Y25          FDCE                                         r  processor1/PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.433    14.774    processor1/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  processor1/PC_reg[2]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y25          FDCE (Setup_fdce_C_D)       -0.266    14.733    processor1/PC_reg[2]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 processor1/MEMWB_WriteReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor1/register1/mem_reg[5][23]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.642ns (15.604%)  route 3.472ns (84.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.549     5.070    processor1/clk_IBUF_BUFG
    SLICE_X10Y25         FDCE                                         r  processor1/MEMWB_WriteReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.518     5.588 f  processor1/MEMWB_WriteReg_reg[4]/Q
                         net (fo=35, routed)          1.561     7.150    processor1/register1/MEMWB_WriteReg_reg[4][4]
    SLICE_X12Y15         LUT6 (Prop_lut6_I1_O)        0.124     7.274 r  processor1/register1/mem[5][31]_i_1/O
                         net (fo=32, routed)          1.911     9.185    processor1/register1/mem[5][31]_i_1_n_0
    SLICE_X1Y44          FDCE                                         r  processor1/register1/mem_reg[5][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.519     9.860    processor1/register1/CLK
    SLICE_X1Y44          FDCE                                         r  processor1/register1/mem_reg[5][23]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.120    
                         clock uncertainty           -0.035    10.085    
    SLICE_X1Y44          FDCE (Setup_fdce_C_CE)      -0.202     9.883    processor1/register1/mem_reg[5][23]
  -------------------------------------------------------------------
                         required time                          9.883    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 processor1/register1/mem_reg[10][6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor1/PC_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.903ns  (logic 1.390ns (35.611%)  route 2.513ns (64.389%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 10.154 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.633    10.154    processor1/register1/CLK
    SLICE_X2Y14          FDCE                                         r  processor1/register1/mem_reg[10][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.524    10.678 r  processor1/register1/mem_reg[10][6]/Q
                         net (fo=2, routed)           1.011    11.689    processor1/register1/mem_reg[10]_24[6]
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124    11.813 r  processor1/register1/IDEX_A[6]_i_15/O
                         net (fo=1, routed)           0.000    11.813    processor1/register1/IDEX_A[6]_i_15_n_0
    SLICE_X4Y17          MUXF7 (Prop_muxf7_I0_O)      0.212    12.025 r  processor1/register1/IDEX_A_reg[6]_i_8/O
                         net (fo=1, routed)           0.000    12.025    processor1/register1/IDEX_A_reg[6]_i_8_n_0
    SLICE_X4Y17          MUXF8 (Prop_muxf8_I1_O)      0.094    12.119 r  processor1/register1/IDEX_A_reg[6]_i_4/O
                         net (fo=1, routed)           0.731    12.850    processor1/register1/IDEX_A_reg[6]_i_4_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.316    13.166 f  processor1/register1/IDEX_A[6]_i_2/O
                         net (fo=2, routed)           0.406    13.572    processor1/register1/IDEX_A[6]_i_2_n_0
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.120    13.692 r  processor1/register1/PC[6]_i_1/O
                         net (fo=1, routed)           0.365    14.058    processor1/nPC[6]
    SLICE_X9Y25          FDCE                                         r  processor1/PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.433    14.774    processor1/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  processor1/PC_reg[6]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y25          FDCE (Setup_fdce_C_D)       -0.243    14.756    processor1/PC_reg[6]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -14.058    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 processor1/MEMWB_WriteReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor1/register1/mem_reg[20][16]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.580ns (14.115%)  route 3.529ns (85.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 9.861 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.551     5.072    processor1/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  processor1/MEMWB_WriteReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  processor1/MEMWB_WriteReg_reg[1]/Q
                         net (fo=35, routed)          1.325     6.853    processor1/register1/MEMWB_WriteReg_reg[4][1]
    SLICE_X11Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.977 r  processor1/register1/mem[20][31]_i_1/O
                         net (fo=32, routed)          2.204     9.181    processor1/register1/mem[20][31]_i_1_n_0
    SLICE_X0Y49          FDCE                                         r  processor1/register1/mem_reg[20][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        1.520     9.861    processor1/register1/CLK
    SLICE_X0Y49          FDCE                                         r  processor1/register1/mem_reg[20][16]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X0Y49          FDCE (Setup_fdce_C_CE)      -0.202     9.884    processor1/register1/mem_reg[20][16]
  -------------------------------------------------------------------
                         required time                          9.884    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  0.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 processor1/EXMEM_WriteData_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.320%)  route 0.123ns (46.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.558     1.441    processor1/clk_IBUF_BUFG
    SLICE_X9Y30          FDCE                                         r  processor1/EXMEM_WriteData_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  processor1/EXMEM_WriteData_reg[14]/Q
                         net (fo=17, routed)          0.123     1.706    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/D
    SLICE_X10Y29         RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.825     1.952    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/WCLK
    SLICE_X10Y29         RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.474    
    SLICE_X10Y29         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.618    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 processor1/EXMEM_WriteData_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.561     1.444    processor1/clk_IBUF_BUFG
    SLICE_X11Y33         FDCE                                         r  processor1/EXMEM_WriteData_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  processor1/EXMEM_WriteData_reg[12]/Q
                         net (fo=17, routed)          0.128     1.713    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/D
    SLICE_X10Y33         RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.829     1.956    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/WCLK
    SLICE_X10Y33         RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.457    
    SLICE_X10Y33         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.601    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 processor1/EXMEM_WriteData_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.562     1.445    processor1/clk_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  processor1/EXMEM_WriteData_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  processor1/EXMEM_WriteData_reg[26]/Q
                         net (fo=16, routed)          0.128     1.714    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/D
    SLICE_X14Y34         RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.830     1.957    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/WCLK
    SLICE_X14Y34         RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.458    
    SLICE_X14Y34         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.602    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 processor1/EXMEM_WriteData_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.565     1.448    processor1/clk_IBUF_BUFG
    SLICE_X13Y42         FDCE                                         r  processor1/EXMEM_WriteData_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  processor1/EXMEM_WriteData_reg[22]/Q
                         net (fo=16, routed)          0.128     1.717    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/D
    SLICE_X12Y42         RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.835     1.962    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/WCLK
    SLICE_X12Y42         RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y42         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.605    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 processor1/EXMEM_WriteData_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.259%)  route 0.134ns (48.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.593     1.476    processor1/clk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  processor1/EXMEM_WriteData_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  processor1/EXMEM_WriteData_reg[31]/Q
                         net (fo=16, routed)          0.134     1.751    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/D
    SLICE_X2Y37          RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.862     1.989    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/WCLK
    SLICE_X2Y37          RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y37          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.634    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 processor1/EXMEM_WriteData_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.854%)  route 0.136ns (49.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.556     1.439    processor1/clk_IBUF_BUFG
    SLICE_X13Y27         FDCE                                         r  processor1/EXMEM_WriteData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  processor1/EXMEM_WriteData_reg[9]/Q
                         net (fo=17, routed)          0.136     1.716    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/D
    SLICE_X14Y27         RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.823     1.950    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/WCLK
    SLICE_X14Y27         RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X14Y27         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.596    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 processor1/IDEX_MemWrite_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor1/EXMEM_MemWrite_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.554     1.437    processor1/clk_IBUF_BUFG
    SLICE_X13Y23         FDCE                                         r  processor1/IDEX_MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  processor1/IDEX_MemWrite_reg/Q
                         net (fo=1, routed)           0.056     1.634    processor1/IDEX_MemWrite
    SLICE_X13Y23         FDCE                                         r  processor1/EXMEM_MemWrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.821     1.948    processor1/clk_IBUF_BUFG
    SLICE_X13Y23         FDCE                                         r  processor1/EXMEM_MemWrite_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X13Y23         FDCE (Hold_fdce_C_D)         0.075     1.512    processor1/EXMEM_MemWrite_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 processor1/EXMEM_WriteData_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.321%)  route 0.139ns (49.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.589     1.472    processor1/clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  processor1/EXMEM_WriteData_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  processor1/EXMEM_WriteData_reg[17]/Q
                         net (fo=16, routed)          0.139     1.752    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/D
    SLICE_X6Y33          RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.857     1.984    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/WCLK
    SLICE_X6Y33          RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y33          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.629    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 processor1/EXMEM_WriteData_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.658%)  route 0.137ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.556     1.439    processor1/clk_IBUF_BUFG
    SLICE_X13Y27         FDCE                                         r  processor1/EXMEM_WriteData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  processor1/EXMEM_WriteData_reg[9]/Q
                         net (fo=17, routed)          0.137     1.717    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/D
    SLICE_X12Y26         RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.821     1.948    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/WCLK
    SLICE_X12Y26         RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X12Y26         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.594    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 processor1/EXMEM_ALUOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.124%)  route 0.420ns (74.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.585     1.468    processor1/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  processor1/EXMEM_ALUOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  processor1/EXMEM_ALUOut_reg[3]/Q
                         net (fo=520, routed)         0.420     2.029    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/A1
    SLICE_X6Y30          RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1835, routed)        0.854     1.981    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WCLK
    SLICE_X6Y30          RAMS64E                                      r  _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.424     1.906    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y25    _data_mem/led_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y33   _data_mem/led_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y28   _data_mem/led_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y33   _data_mem/led_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y33   _data_mem/led_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y33   _data_mem/led_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y33   _data_mem/led_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y35    _data_mem/led_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y22    _data_mem/led_reg[2]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y38   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_24_24/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y38   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_24_24/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y35   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y35   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y35   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y35   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y38   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y38   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y38   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y38   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y25    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y42   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y42   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y42   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y31   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_13_13/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y30   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y30   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y30   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y30   _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    _data_mem/ram1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_C/CLK



