<?xml version="1.0"?>
<data>

	<!-- 
		max_proc less or equal to the number of actual processor threads (8 for core-i7 when HyperThreading is enabled)
		retry_attempts - if some implementation tool fails (xst/ngbuild/map/par/netgen/trace...), it will be restarted
		implement_design - first phase, producing the set of folders with implementation of each configuration
		summarize_report_data - builds the _summary.csv file - table [configuration X response variables]
	-->

	<task 
		max_proc = "4"
		retry_attempts = "2"
        overwrite_existing = "on"
		
		implement_design = "on"
        implement_default_config = "off"
		build_testbench_random_inputs = "off"		
		simulate_switching_activity = "on"
		only_update_testbench = "off"		

		first_index = ""
		last_index = ""				
	/>

	
	
	<!-- 
		ise_path - full path for Xilinx/ver/ISE_DS (for OS-specific Xilinx executables)
		speed_grade - required for timing analysis (trace)
		ifn - file containing a list .vhd files comprising the design (can be created manually of produced by ISE IDE)
		clk_net - name of clock signal to apply the PERIOD constraint
		clk_initial_period +/- clk_adjustment_delta = iterative process of adjusting the clock period to meet the constraints - evaluated after trace
		design_label - used to name the folders (prefix) for each configuration, log files, etc.
		template_dir - folder with template design (*.vhd files and *.prj file), its copy will be created for each configuration
		design_dir - directory contataining the folder with template design
		log_dir - folder inside the [design_label_Configuration] dir, to which LOG files are stored
		netlist_dir - folder inside the [design_label_Configuration] dir, to which NETLISTS are stored
		basic_netgen_options are included into the netgen command line: mhf - multiple hierarchical files, fn - flatten netlist, ar - rename architecture to Structure, ofmt - verilog or vhdl, w - overwrite output files
		rpw_tpw - ROC/TOC pulse width in ns
		
		testbench_template_file - basic testbench code to be adjusted for particular design (relative path: call directory), may be empty when "build_testbench_random_inputs == off"
		sim_project_file - include the list of files needed to build the test enviromnet (file can be empty, sim_project_file can be ""), testbench and netlist files are appended to this list
		testbench_file - is parsed before compilation, clk_constant is adjusted to the minimum clock period reported at the .twr file
		testbench_top_unit - top unit to run at simulation
		clk_constant - defined in testbench code
		uut_root - top design unit for which SAIF file is produced; annotated with _timesim.sdf file
		std_start_time - time to simulate before capturing SAIF file, scaled by factor = actual_clk_period / std_clock_period
		std_observation_time - time interval to capture SAIF file, scaled by factor = actual_clk_period / std_clock_period
		std_clock_period - clock period used to compute scale factor
		isim_gui - set "on" to run isim in graphical mode (recommended for long simulation times)
		waveform_file - waveform to be loaded in graphical mode (may be empty "")
	-->
	
	<generic
		ise_path = "C:/Xilinx/14.7/ISE_DS"
		device = "xc6vcx240t-ff784-2"
		speed_grade = "2"
		intstyle  = "ise"
		
		top_design_unit = "mc8051_core"
		ifn = "mc8051_core.prj"		
		design_label = "MC8051_ISE_"
		relative_path = "on"
		design_dir = "../../../Projects/Controllers/MC8051_Factorial"
		template_dir = "./ISE_Template"
		log_dir = "./netgen/log"
		netlist_dir = "./netgen"
		basic_netgen_options = "-mhf -fn -ar Structure -w -ofmt vhdl "
		rpw_tpw = "-rpw 100 -tpw 0"

		clk_net = "clk"
		rst_net = ""		
		clk_initial_period = "18.0"
		clk_adjustment_delta = "0.5"
		generic_constraint_file = ""
				
		testbench_template_file = ""
		sim_project_file = "testbench_par.prj"
		testbench_file = "testbench.vhd"
		testbench_top_unit = "tb_mc8051_top"
		clk_constant = "clkperiod"
		uut_root = "i_mc8051_top/i_mc8051_core"
		std_start_time 	= "0"
		std_observation_time = "9000"
		std_clock_period = "19.0"
		waveform_file = ""
		isim_gui = "off"
	/>
	
	<!-- 
		Following Synthesis/Translate/MAP/PAR options are included to the corresponding xst/ngbuild/map/par scripts;
		this section specifies their default values, which will be later overwritten for each configuration
	-->		

	<default_synthesis_options>	
		<!-- Synthesis Options -->
		<option name = "opt_mode" value = "Speed" />
		<option name = "opt_level" value = "1" />
		<option name = "power" value = "NO" />
		<option name = "iuc" value = "NO" />
		<option name = "keep_hierarchy" value = "No" />
		<option name = "netlist_hierarchy" value = "As_Optimized" />
		<option name = "glob_opt" value = "AllClockNets" />
		<option name = "rtlview" value = "Yes" />
		<option name = "read_cores" value = "YES" />
		<option name = "write_timing_constraints" value = "NO" />
		<option name = "cross_clock_analysis" value = "NO" />
		<option name = "hierarchy_separator" value = "/" />
		<option name = "bus_delimiter" value = "()" />
		<option name = "slice_utilization_ratio" value = "100%" />
		<option name = "bram_utilization_ratio" value = "100%" />
		<option name = "dsp_utilization_ratio" value = "100%" />
		<option name = "case" value = "Maintain" />		
		<!-- HDL Options -->
		<option name = "fsm_extract" value = "YES" />
		<option name = "fsm_encoding" value = "Auto" />
		<option name = "safe_implementation" value = "No" />
		<option name = "fsm_style" value = "LUT" />
		<option name = "ram_extract" value = "Yes" />
		<option name = "ram_style" value = "Auto" />
		<option name = "rom_extract" value = "Yes" />
		<option name = "rom_style" value = "Auto" />
		<option name = "auto_bram_packing" value = "NO" />
		<option name = "shreg_extract" value = "YES" />
		<option name = "shreg_min_size" value = "2" />
		<option name = "resource_sharing" value = "YES" />
		<option name = "use_dsp48" value = "Auto" />
		<option name = "async_to_sync" value = "NO" />
		<!-- Xilinx Specific Options -->
		<option name = "iobuf" value = "YES" />
		<option name = "max_fanout" value = "100000" />
		<option name = "bufg" value = "32" />
		<option name = "register_duplication" value = "YES" />
		<option name = "equivalent_register_removal" value = "YES" />
		<option name = "register_balancing" value = "No" />
		<option name = "iob" value = "Auto" />
		<option name = "lc" value = "Auto" />
		<option name = "reduce_control_sets" value = "Auto" />
		<option name = "use_clock_enable" value = "Auto" />
		<option name = "use_sync_set" value = "Auto" />
		<option name = "use_sync_reset" value = "Auto" />
		<option name = "optimize_primitives" value = "NO" />
	</default_synthesis_options>
	
	<default_translate_options>
		<option name = "dd" value = "_ngo" />
		<option name = "sd" value = "../../netlists/xilinx/Virtex2" />
		<option name = "r" value = "" />
		<option name = "nt" value = "timestamp" />
		<option name = "a" value = "" />
	</default_translate_options>

	<default_map_options>
		<option name = "w" value = "" />
		<option name = "logic_opt" value = "off" />
		<option name = "ol" value = "high" />
		<option name = "t" value = "1" />
		<option name = "xt" value = "0" />
		<option name = "register_duplication" value = "off" />
		<option name = "r" value = "4" />
		<option name = "global_opt" value = "off" />
		<option name = "mt" value = "off" />
		<option name = "ir" value = "off" />
		<option name = "pr" value = "off" />
		<option name = "lc" value = "off" />
		<option name = "power" value = "off" />
	</default_map_options>
	
	<default_par_options>
		<option name = "ol" value = "high" />
		<option name = "mt" value = "off" />
		<option name = "power" value = "off" />
	</default_par_options>	
	
	<!-- 
		phase: synthesis, translate, map, par
	-->
	<factorial_design table_of_factors = "Genetic_test.csv" >
		<!-- Synthesis Options -->
		<factor name = "X01" option = "opt_mode" phase = "synthesis">
			<setting factor_value = "0" option_value = "Speed" />
			<setting factor_value = "1" option_value = "Area" />			
		</factor>

		<factor name = "X02" option = "opt_level" phase = "synthesis">
			<setting factor_value = "0" option_value = "1" />
			<setting factor_value = "1" option_value = "2" />			
		</factor>

		<factor name = "X03" option = "power" phase = "synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X04" option = "keep_hierarchy" phase = "synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Yes" />			
		</factor>
		
		<factor name = "X05" option = "glob_opt" phase = "synthesis">
			<setting factor_value = "0" option_value = "AllClockNets" />
			<setting factor_value = "1" option_value = "Max_Delay" />			
		</factor>

		<factor name = "X06" option = "cross_clock_analysis" phase = "synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X07" option = "bram_utilization_ratio" phase = "synthesis">
			<setting factor_value = "0" option_value = "0%" />
			<setting factor_value = "1" option_value = "100%" />			
		</factor>

		<factor name = "X08" option = "dsp_utilization_ratio" phase = "synthesis">
			<setting factor_value = "0" option_value = "0%" />
			<setting factor_value = "1" option_value = "100%" />			
		</factor>
		
		<!-- HDL Options -->
		<factor name = "X09" option = "fsm_extract" phase = "synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X10" option = "fsm_encoding" phase = "synthesis">
			<setting factor_value = "0" option_value = "Auto" />
			<setting factor_value = "1" option_value = "Compact" />			
		</factor>

		<factor name = "X11" option = "safe_implementation" phase = "synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Yes" />			
		</factor>

		<factor name = "X12" option = "fsm_style" phase = "synthesis">
			<setting factor_value = "0" option_value = "LUT" />
			<setting factor_value = "1" option_value = "BRAM" />			
		</factor>

		<factor name = "X13" option = "ram_extract" phase = "synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Yes" />			
		</factor>

		<factor name = "X14" option = "ram_style" phase = "synthesis">
			<setting factor_value = "0" option_value = "Auto" />
			<setting factor_value = "1" option_value = "Distributed" />			
		</factor>

		<factor name = "X15" option = "rom_extract" phase = "synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Yes" />			
		</factor>

		<factor name = "X16" option = "rom_style" phase = "synthesis">
			<setting factor_value = "0" option_value = "Auto" />
			<setting factor_value = "1" option_value = "Distributed" />			
		</factor>

		<factor name = "X17" option = "auto_bram_packing" phase = "synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X18" option = "shreg_extract" phase = "synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X19" option = "shreg_min_size" phase = "synthesis">
			<setting factor_value = "0" option_value = "2" />
			<setting factor_value = "1" option_value = "8" />			
		</factor>

		<factor name = "X20" option = "resource_sharing" phase = "synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X21" option = "use_dsp48" phase = "synthesis">
			<setting factor_value = "0" option_value = "Auto" />
			<setting factor_value = "1" option_value = "Automax" />			
		</factor>


		
		<!-- Xilinx Specific Options -->
		<factor name = "X23" option = "max_fanout" phase = "synthesis">
			<setting factor_value = "0" option_value = "100" />
			<setting factor_value = "1" option_value = "100000" />			
		</factor>

		<factor name = "X24" option = "register_duplication" phase = "synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X25" option = "equivalent_register_removal" phase = "synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>



		<factor name = "X27" option = "iob" phase = "synthesis">
			<setting factor_value = "0" option_value = "False" />
			<setting factor_value = "1" option_value = "True" />			
		</factor>

		<factor name = "X28" option = "lc" phase = "synthesis">
			<setting factor_value = "0" option_value = "Auto" />
			<setting factor_value = "1" option_value = "Area" />			
		</factor>

		<factor name = "X29" option = "reduce_control_sets" phase = "synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Auto" />			
		</factor>

		<factor name = "X30" option = "use_clock_enable" phase = "synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Auto" />			
		</factor>

		<factor name = "X31" option = "use_sync_set" phase = "synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Auto" />			
		</factor>

		<factor name = "X32" option = "use_sync_reset" phase = "synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Auto" />			
		</factor>

		<factor name = "X33" option = "optimize_primitives" phase = "synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>
		
	</factorial_design>

	
	
</data>