
*** Running vivado
    with args -log lab4_soc_zed_audio_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_soc_zed_audio_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4_soc_zed_audio_0_0.tcl -notrace
Command: synth_design -top lab4_soc_zed_audio_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11096 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1307.938 ; gain = 81.000 ; free physical = 3054 ; free virtual = 12578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab4_soc_zed_audio_0_0' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_zed_audio_0_0/synth/lab4_soc_zed_audio_0_0.vhd:79]
INFO: [Synth 8-3491] module 'audio_top' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/audio_top.vhd:45' bound to instance 'U0' of component 'audio_top' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_zed_audio_0_0/synth/lab4_soc_zed_audio_0_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'audio_top' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/audio_top.vhd:74]
INFO: [Synth 8-3491] module 'clocking' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/clocking.vhd:30' bound to instance 'i_clocking' of component 'clocking' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/audio_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'clocking' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/clocking.vhd:42]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/clocking.vhd:70]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/clocking.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'clocking' (1#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/clocking.vhd:42]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/audio_top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/adau1761_izedboard.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/adau1761_izedboard.vhd:132]
INFO: [Synth 8-3491] module 'i2c' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/adau1761_izedboard.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2c' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (2#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i3c2' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (3#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (4#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/adau1761_izedboard.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (5#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/adau1761_izedboard.vhd:155]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (6#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (7#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/adau1761_izedboard.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'audio_top' (8#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/audio_top.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'lab4_soc_zed_audio_0_0' (9#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_zed_audio_0_0/synth/lab4_soc_zed_audio_0_0.vhd:79]
WARNING: [Synth 8-3331] design audio_top has unconnected port hphone_r_valid_dummy
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1350.477 ; gain = 123.539 ; free physical = 3040 ; free virtual = 12564
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[15] to constant 0 [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[14] to constant 0 [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[13] to constant 0 [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[12] to constant 0 [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[11] to constant 0 [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[10] to constant 0 [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[9] to constant 0 [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[8] to constant 0 [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[7] to constant 0 [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[6] to constant 0 [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[5] to constant 0 [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[4] to constant 0 [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[3] to constant 0 [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[2] to constant 0 [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2c.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1350.477 ; gain = 123.539 ; free physical = 3017 ; free virtual = 12541
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1688.477 ; gain = 0.000 ; free physical = 2342 ; free virtual = 11866
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1688.477 ; gain = 461.539 ; free physical = 2483 ; free virtual = 12008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1688.477 ; gain = 461.539 ; free physical = 2483 ; free virtual = 12008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1688.477 ; gain = 461.539 ; free physical = 2485 ; free virtual = 12009
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/adau1761_configuraiton_data.vhd:26]
INFO: [Synth 8-4471] merging register 'debug_scl_reg' into 'i2c_scl_reg' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i3c2.vhd:129]
WARNING: [Synth 8-6014] Unused sequential element debug_scl_reg was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i3c2.vhd:129]
INFO: [Synth 8-5544] ROM "i2c_started" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2c_bits_left" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_sample" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2s_d_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1688.477 ; gain = 461.539 ; free physical = 2494 ; free virtual = 12018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 6     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   6 Input      1 Bit        Muxes := 15    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adau1761_configuraiton_data 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module i3c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   6 Input      1 Bit        Muxes := 15    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module ADAU1761_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2s_data_interface 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module audio_top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/outputs_reg was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i3c2.vhd:267]
WARNING: [Synth 8-6014] Unused sequential element U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/reg_addr_reg was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i3c2.vhd:247]
WARNING: [Synth 8-6014] Unused sequential element U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/reg_data_reg was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i3c2.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/reg_write_reg was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i3c2.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/error_reg was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i3c2.vhd:311]
WARNING: [Synth 8-6014] Unused sequential element U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/new_sample_reg was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/i2s_data_interface.vhd:40]
INFO: [Synth 8-5546] ROM "U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_sda_t" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register (Ǩ driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/6bc0/hdl/adau1761_configuraiton_data.vhd:26]
INFO: [Synth 8-3917] design lab4_soc_zed_audio_0_0 has port AC_ADR0 driven by constant 1
INFO: [Synth 8-3917] design lab4_soc_zed_audio_0_0 has port AC_ADR1 driven by constant 1
WARNING: [Synth 8-3331] design lab4_soc_zed_audio_0_0 has unconnected port hphone_r_valid_dummy
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0]' (FDE) to 'U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]' (FDE) to 'U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]' (FDE) to 'U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]' (FDE) to 'U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]' (FDE) to 'U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]' (FDE) to 'U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]' (FDE) to 'U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7] )
INFO: [Synth 8-3332] Sequential element (U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_doing_read_reg) is unused and will be removed from module lab4_soc_zed_audio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7]) is unused and will be removed from module lab4_soc_zed_audio_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1688.477 ; gain = 461.539 ; free physical = 2464 ; free virtual = 11990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------+-------------------------------------------------------------------------------+---------------+----------------+
|Module Name                 | RTL Object                                                                    | Depth x Width | Implemented As | 
+----------------------------+-------------------------------------------------------------------------------+---------------+----------------+
|adau1761_configuraiton_data | data_reg                                                                      | 1024x9        | Block RAM      | 
|lab4_soc_zed_audio_0_0      | U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg | 1024x9        | Block RAM      | 
+----------------------------+-------------------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1688.477 ; gain = 461.539 ; free physical = 2192 ; free virtual = 11717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1688.477 ; gain = 461.539 ; free physical = 2203 ; free virtual = 11728
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1691.500 ; gain = 464.562 ; free physical = 2773 ; free virtual = 12297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1691.504 ; gain = 464.566 ; free physical = 2746 ; free virtual = 12271
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1691.504 ; gain = 464.566 ; free physical = 2744 ; free virtual = 12269
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1691.504 ; gain = 464.566 ; free physical = 2739 ; free virtual = 12263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1691.504 ; gain = 464.566 ; free physical = 2738 ; free virtual = 12263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1691.504 ; gain = 464.566 ; free physical = 2735 ; free virtual = 12260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1691.504 ; gain = 464.566 ; free physical = 2735 ; free virtual = 12260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lab4_soc_zed_audio_0_0 | U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|lab4_soc_zed_audio_0_0 | U0/sample_clk_48k_d3_48_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|lab4_soc_zed_audio_0_0 | U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|lab4_soc_zed_audio_0_0 | U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[71]     | 72     | 1     | NO           | NO                 | YES               | 0      | 3       | 
+-----------------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |     4|
|3     |LUT1       |    16|
|4     |LUT2       |    13|
|5     |LUT3       |    15|
|6     |LUT4       |    71|
|7     |LUT5       |    25|
|8     |LUT6       |    68|
|9     |MMCME2_ADV |     1|
|10    |RAMB18E1   |     1|
|11    |SRL16E     |     3|
|12    |SRLC32E    |     3|
|13    |FDRE       |   330|
|14    |IOBUF      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------------+------+
|      |Instance                                 |Module                      |Cells |
+------+-----------------------------------------+----------------------------+------+
|1     |top                                      |                            |   552|
|2     |  U0                                     |audio_top                   |   552|
|3     |    Inst_adau1761_izedboard              |adau1761_izedboard          |   445|
|4     |      Inst_i2c                           |i2c                         |   225|
|5     |        Inst_adau1761_configuraiton_data |adau1761_configuraiton_data |    52|
|6     |        Inst_i3c2                        |i3c2                        |   173|
|7     |      Inst_i2s_data_interface            |i2s_data_interface          |   217|
|8     |      i_ADAU1761_interface               |ADAU1761_interface          |     2|
|9     |    i_clocking                           |clocking                    |     2|
+------+-----------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1691.504 ; gain = 464.566 ; free physical = 2735 ; free virtual = 12260
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1691.504 ; gain = 126.566 ; free physical = 2785 ; free virtual = 12310
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1691.508 ; gain = 464.566 ; free physical = 2792 ; free virtual = 12317
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 1692.500 ; gain = 491.383 ; free physical = 2580 ; free virtual = 12105
INFO: [Common 17-1381] The checkpoint '/home/hasing/workspace/lab4_1/vivado/lab4_1.runs/lab4_soc_zed_audio_0_0_synth_1/lab4_soc_zed_audio_0_0.dcp' has been generated.
