[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7340       tick       4344701       1723712       1675354       4344701 
      2   7340       tick       6628655       2742670       2725040       6628655 
      3   7340       tick       6610465       2735945       2715887       6610465 
      4   7340       tick       6622547       2738972       2719782       6622547 
      5   7340       tick       6426925       2656260       2637517       6426925 
      6   7340       tick       6798857       2815104       2792421       6798857 
      7   7340       tick       6632925       2744182       2726539       6632925 
      8   7340       tick       6594742       2731114       2706049       6594742 
      9   7340       tick       6625599       2740619       2720876       6625599 
     10   7340       tick       6599795       2732387       2708944       6599795 
     11   7340       tick       6611758       2738751       2722208       6611758 
     12   7340       tick       6606621       2733901       2716714       6606621 
     13   7340       tick       6606918       2734347       2713503       6606918 
     14   7340       tick       6611350       2736963       2710369       6611350 
     15   7340       tick       6578527       2724377       2681846       6578527 
     16   7340       tick       6584026       2724745       2676548       6584026 
     17   7340       tick       6618744       2736194       2710135       6618744 
     18   7340       tick       6605400       2735318       2718542       6605400 
     19   7340       tick       6620158       2738645       2716321       6620158 
     20   7340       exit       1420395        587970        582368       1420395 
