<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="20" Path="/home/carljohnsen/vivado/SingleCycleMIPS/SingleCycleMIPS.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="825f0cc4bdc143e4aefce7de4874d11a"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.3"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zed"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="65"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="16"/>
    <Option Name="WTModelSimExportSim" Val="16"/>
    <Option Name="WTQuestaExportSim" Val="16"/>
    <Option Name="WTIesExportSim" Val="16"/>
    <Option Name="WTVcsExportSim" Val="16"/>
    <Option Name="WTRivieraExportSim" Val="16"/>
    <Option Name="WTActivehdlExportSim" Val="16"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/system_types.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/system_types.vhdl"/>
          <Attr Name="ImportTime" Val="1497340125"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/Types_SingleCycleMIPS.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/Types_SingleCycleMIPS.vhdl"/>
          <Attr Name="ImportTime" Val="1497340117"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/ALU.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/ALU.vhdl"/>
          <Attr Name="ImportTime" Val="1497428326"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/ALUControl.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/ALUControl.vhdl"/>
          <Attr Name="ImportTime" Val="1497413968"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/Adder.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/Adder.vhdl"/>
          <Attr Name="ImportTime" Val="1497340125"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/AndGate.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/AndGate.vhdl"/>
          <Attr Name="ImportTime" Val="1497340125"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/Control.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/Control.vhdl"/>
          <Attr Name="ImportTime" Val="1497412562"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/Splitter.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/Splitter.vhdl"/>
          <Attr Name="ImportTime" Val="1497411920"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/Mux.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/Mux.vhdl"/>
          <Attr Name="ImportTime" Val="1497340117"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/SignExtend.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/SignExtend.vhdl"/>
          <Attr Name="ImportTime" Val="1497411983"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/vhdl_Register.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/vhdl_Register.vhdl"/>
          <Attr Name="ImportTime" Val="1497615111"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/PC.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/PC.vhdl"/>
          <Attr Name="ImportTime" Val="1497340119"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/Incrementer.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/Incrementer.vhdl"/>
          <Attr Name="ImportTime" Val="1497340119"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/InstructionMemory.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/InstructionMemory.vhdl"/>
          <Attr Name="ImportTime" Val="1497413184"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/Memory.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/Memory.vhdl"/>
          <Attr Name="ImportTime" Val="1497615986"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/MemMux.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/MemMux.vhdl"/>
          <Attr Name="ImportTime" Val="1497340120"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/ImmMux.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/ImmMux.vhdl"/>
          <Attr Name="ImportTime" Val="1497340120"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/ShmtMux.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/ShmtMux.vhdl"/>
          <Attr Name="ImportTime" Val="1497340120"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/JalMux.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/JalMux.vhdl"/>
          <Attr Name="ImportTime" Val="1497340125"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/JalUnit.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/JalUnit.vhdl"/>
          <Attr Name="ImportTime" Val="1497340125"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/Mux0.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/Mux0.vhdl"/>
          <Attr Name="ImportTime" Val="1497340125"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/Mux1.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/Mux1.vhdl"/>
          <Attr Name="ImportTime" Val="1497340125"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/Mux2.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/Mux2.vhdl"/>
          <Attr Name="ImportTime" Val="1497340125"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/ShiftB.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/ShiftB.vhdl"/>
          <Attr Name="ImportTime" Val="1497340125"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/shiftJ.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/shiftJ.vhdl"/>
          <Attr Name="ImportTime" Val="1497340125"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/Packer.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/Packer.vhdl"/>
          <Attr Name="ImportTime" Val="1497414369"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/WriteBuffer.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/WriteBuffer.vhdl"/>
          <Attr Name="ImportTime" Val="1497615436"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/SingleCycleMIPS.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/SingleCycleMIPS.vhdl"/>
          <Attr Name="ImportTime" Val="1497340117"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/Export_SingleCycleMIPS.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/Export_SingleCycleMIPS.vhdl"/>
          <Attr Name="ImportTime" Val="1497616802"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_SingleCycleMIPS_export_0_0/design_1_SingleCycleMIPS_export_0_0.xci">
          <Proxy FileSetName="design_1_SingleCycleMIPS_export_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci">
          <Proxy FileSetName="design_1_clk_wiz_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci">
          <Proxy FileSetName="design_1_xlconstant_0_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/TestBench_SingleCycleMIPS.vhdl">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/TestBench_SingleCycleMIPS.vhdl"/>
          <Attr Name="ImportTime" Val="1497355850"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/csv_util.vhdl">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../SingleCycleMIPS2/SingleCycleMIPS2.srcs/sources_1/imports/vhdl/csv_util.vhdl"/>
          <Attr Name="ImportTime" Val="1497340125"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_1_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/constraints.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/constraints.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_1_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_1_xlconstant_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_1_xlconstant_0_0">
      <Config>
        <Option Name="TopModule" Val="design_1_xlconstant_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_1_clk_wiz_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_1_clk_wiz_0_0">
      <Config>
        <Option Name="TopModule" Val="design_1_clk_wiz_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_1_SingleCycleMIPS_export_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_1_SingleCycleMIPS_export_0_0">
      <Config>
        <Option Name="TopModule" Val="design_1_SingleCycleMIPS_export_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_xlconstant_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_1_xlconstant_0_0" Part="xc7z020clg484-1" ConstrsSet="design_1_xlconstant_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_1_xlconstant_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_clk_wiz_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_1_clk_wiz_0_0" Part="xc7z020clg484-1" ConstrsSet="design_1_clk_wiz_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_1_clk_wiz_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_SingleCycleMIPS_export_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_1_SingleCycleMIPS_export_0_0" Part="xc7z020clg484-1" ConstrsSet="design_1_SingleCycleMIPS_export_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_1_SingleCycleMIPS_export_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_xlconstant_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="design_1_xlconstant_0_0" Description="Default settings for Implementation." SynthRun="design_1_xlconstant_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_clk_wiz_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="design_1_clk_wiz_0_0" Description="Default settings for Implementation." SynthRun="design_1_clk_wiz_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_SingleCycleMIPS_export_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="design_1_SingleCycleMIPS_export_0_0" Description="Default settings for Implementation." SynthRun="design_1_SingleCycleMIPS_export_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
