// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for J721E SoC Family Main Domain peripherals
 *
 * Copyright (C) 2016-2019 Texas Instruments Incorporated - http://www.ti.com/
 */
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/mux/mux.h>
#include <dt-bindings/mux/mux-j721e-wiz.h>

&cbass_main {
	msmc_ram: sram@70000000 {
		compatible = "mmio-sram";
		reg = <0x0 0x70000000 0x0 0x800000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0x0 0x70000000 0x800000>;

		atf-sram@0 {
			reg = <0x0 0x20000>;
		};
	};

	scm_conf: scm_conf@100000 {
		compatible = "syscon", "simple-mfd";
		reg = <0 0x00100000 0 0x1c000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0x0 0x00100000 0x1c000>;

		pcie0_ctrl: pcie-ctrl@4070 {
			compatible = "syscon";
			reg = <0x00004070 0x4>;
		};

		pcie1_ctrl: pcie-ctrl@4074 {
			compatible = "syscon";
			reg = <0x00004074 0x4>;
		};

		pcie2_ctrl: pcie-ctrl@4078 {
			compatible = "syscon";
			reg = <0x00004078 0x4>;
		};

		serdes_ln_ctrl: serdes_ln_ctrl@4080 {
			compatible = "mmio-mux";
			#mux-control-cells = <1>;
			mux-reg-masks = <0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */
					<0x4090 0x3>, <0x4094 0x3>, /* SERDES1 lane0/1 select */
					<0x40a0 0x3>, <0x40a4 0x3>, /* SERDES2 lane0/1 select */
					<0x40b0 0x3>, <0x40b4 0x3>, /* SERDES3 lane0/1 select */
					<0x40c0 0x3>, <0x40c4 0x3>, <0x40c8 0x3>, <0x40cc 0x3>;
					/* SERDES4 lane0/1/2/3 select */
			idle-states = <SERDES0_LANE0_PCIE0_LANE0>, <SERDES0_LANE1_PCIE0_LANE1>,
				      <SERDES1_LANE0_PCIE1_LANE0>, <SERDES1_LANE1_PCIE1_LANE1>,
				      <SERDES2_LANE0_PCIE2_LANE0>, <SERDES2_LANE1_PCIE2_LANE1>,
				      <MUX_IDLE_AS_IS>, <SERDES3_LANE1_USB3_0>,
				      <SERDES4_LANE0_EDP_LANE0>, <SERDES4_LANE1_EDP_LANE1>, <SERDES4_LANE2_EDP_LANE2>, <SERDES4_LANE3_EDP_LANE3>;
		};

		usb_serdes_mux: mux-controller@4000 {
			compatible = "mmio-mux";
			#mux-control-cells = <1>;
			mux-reg-masks = <0x4000 0x8000000>, /* USB0 to SERDES0/3 mux */
					<0x4010 0x8000000>; /* USB1 to SERDES1/2 mux */
	    };
	};

	gic500: interrupt-controller@1800000 {
		compatible = "arm,gic-v3";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0x00 0x01800000 0x00 0x10000>,	/* GICD */
		      <0x00 0x01900000 0x00 0x100000>;	/* GICR */

		/* vcpumntirq: virtual CPU interface maintenance interrupt */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;

		gic_its: gic-its@1820000 {
			compatible = "arm,gic-v3-its";
			reg = <0x00 0x01820000 0x00 0x10000>;
			socionext,synquacer-pre-its = <0x1000000 0x400000>;
			msi-controller;
			#msi-cells = <1>;
		};
	};

	smmu0: smmu@36600000 {
		compatible = "arm,smmu-v3";
		reg = <0x0 0x36600000 0x0 0x100000>;
		power-domains = <&k3_pds 229 TI_SCI_PD_EXCLUSIVE>;
		interrupt-parent = <&gic500>;
		interrupts = <GIC_SPI 772 IRQ_TYPE_EDGE_RISING>,
			     <GIC_SPI 768 IRQ_TYPE_EDGE_RISING>;
		interrupt-names = "eventq", "gerror";
		#iommu-cells = <1>;
		dma-coherent;
	};

	main_gpio_intr: interrupt-controller0 {
		compatible = "ti,sci-intr";
		interrupt-controller;
		interrupt-parent = <&gic500>;
		#interrupt-cells = <3>;
		ti,sci = <&dmsc>;
		ti,sci-dst-id = <14>;
		ti,sci-rm-range-girq = <0x1>;
	};

	cbass_main_navss: interconnect0 {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		dma-coherent;
		dma-ranges;
		ranges;

		ti,sci-dev-id = <199>;

		main_navss_intr: interrupt-controller1 {
			compatible = "ti,sci-intr";
			interrupt-controller;
			interrupt-parent = <&gic500>;
			#interrupt-cells = <3>;
			ti,sci = <&dmsc>;
			ti,sci-dst-id = <14>;
			ti,sci-rm-range-girq = <0>, <2>;
		};

		main_udmass_inta: interrupt-controller@33d00000 {
			compatible = "ti,sci-inta";
			reg = <0x0 0x33d00000 0x0 0x100000>;
			interrupt-controller;
			interrupt-parent = <&main_navss_intr>;
			#interrupt-cells = <3>;
			ti,sci = <&dmsc>;
			ti,sci-dev-id = <209>;
			ti,sci-rm-range-vint = <0xa>;
			ti,sci-rm-range-global-event = <0xd>;
		};

		hwspinlock: spinlock@30e00000 {
			compatible = "ti,am654-hwspinlock";
			reg = <0x00 0x30e00000 0x00 0x1000>;
			#hwlock-cells = <1>;
		};

		mailbox0_cluster0: mailbox@31f80000 {
			compatible = "ti,am654-mailbox";
			reg = <0x00 0x31f80000 0x00 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			interrupt-parent = <&main_navss_intr>;
			interrupts = <214 0 IRQ_TYPE_LEVEL_HIGH>;

			mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
				ti,mbox-rx = <0 0 0>;
				ti,mbox-tx = <1 0 0>;
			};

			mbox_mcu_r5fss0_core1: mbox-mcu-r5fss0-core1 {
				ti,mbox-rx = <2 0 0>;
				ti,mbox-tx = <3 0 0>;
			};
		};

		mailbox0_cluster1: mailbox@31f81000 {
			compatible = "ti,am654-mailbox";
			reg = <0x00 0x31f81000 0x00 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			interrupt-parent = <&main_navss_intr>;
			interrupts = <215 0 IRQ_TYPE_LEVEL_HIGH>;

			mbox_main_r5fss0_core0: mbox-main-r5fss0-core0 {
				ti,mbox-rx = <0 0 0>;
				ti,mbox-tx = <1 0 0>;
			};

			mbox_main_r5fss0_core1: mbox-main-r5fss0-core1 {
				ti,mbox-rx = <2 0 0>;
				ti,mbox-tx = <3 0 0>;
			};
		};

		mailbox0_cluster2: mailbox@31f82000 {
			compatible = "ti,am654-mailbox";
			reg = <0x00 0x31f82000 0x00 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			interrupt-parent = <&main_navss_intr>;
			interrupts = <216 0 IRQ_TYPE_LEVEL_HIGH>;

			mbox_main_r5fss1_core0: mbox-main-r5fss1-core0 {
				ti,mbox-rx = <0 0 0>;
				ti,mbox-tx = <1 0 0>;
			};

			mbox_main_r5fss1_core1: mbox-main-r5fss1-core1 {
				ti,mbox-rx = <2 0 0>;
				ti,mbox-tx = <3 0 0>;
			};
		};

		mailbox0_cluster3: mailbox@31f83000 {
			compatible = "ti,am654-mailbox";
			reg = <0x00 0x31f83000 0x00 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			interrupt-parent = <&main_navss_intr>;
			interrupts = <217 0 IRQ_TYPE_LEVEL_HIGH>;

			mbox_c66_0: mbox-c66-0 {
				ti,mbox-rx = <0 0 0>;
				ti,mbox-tx = <1 0 0>;
			};

			mbox_c66_1: mbox-c66-1 {
				ti,mbox-rx = <2 0 0>;
				ti,mbox-tx = <3 0 0>;
			};
		};

		mailbox0_cluster4: mailbox@31f84000 {
			compatible = "ti,am654-mailbox";
			reg = <0x00 0x31f84000 0x00 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			interrupt-parent = <&main_navss_intr>;
			interrupts = <218 0 IRQ_TYPE_LEVEL_HIGH>;

			mbox_c71_0: mbox-c71-0 {
				ti,mbox-rx = <0 0 0>;
				ti,mbox-tx = <1 0 0>;
			};
		};

		mailbox0_cluster5: mailbox@31f85000 {
			compatible = "ti,am654-mailbox";
			reg = <0x00 0x31f85000 0x00 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		mailbox0_cluster6: mailbox@31f86000 {
			compatible = "ti,am654-mailbox";
			reg = <0x00 0x31f86000 0x00 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		mailbox0_cluster7: mailbox@31f87000 {
			compatible = "ti,am654-mailbox";
			reg = <0x00 0x31f87000 0x00 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		mailbox0_cluster8: mailbox@31f88000 {
			compatible = "ti,am654-mailbox";
			reg = <0x00 0x31f88000 0x00 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		mailbox0_cluster9: mailbox@31f89000 {
			compatible = "ti,am654-mailbox";
			reg = <0x00 0x31f89000 0x00 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		mailbox0_cluster10: mailbox@31f8a000 {
			compatible = "ti,am654-mailbox";
			reg = <0x00 0x31f8a000 0x00 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		mailbox0_cluster11: mailbox@31f8b000 {
			compatible = "ti,am654-mailbox";
			reg = <0x00 0x31f8b000 0x00 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		main_ringacc: ringacc@3c000000 {
			compatible = "ti,am654-navss-ringacc";
			reg =	<0x0 0x3c000000 0x0 0x400000>,
				<0x0 0x38000000 0x0 0x400000>,
				<0x0 0x31120000 0x0 0x100>,
				<0x0 0x33000000 0x0 0x40000>;
			reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target";
			ti,num-rings = <1024>;
			ti,sci-rm-range-gp-rings = <0x1>; /* GP ring range */
			ti,sci = <&dmsc>;
			ti,sci-dev-id = <211>;
			interrupt-parent = <&main_udmass_inta>;
		};

		main_udmap: udmap@31150000 {
			compatible = "ti,j721e-navss-main-udmap";
			reg =	<0x0 0x31150000 0x0 0x100>,
				<0x0 0x34000000 0x0 0x100000>,
				<0x0 0x35000000 0x0 0x100000>;
			reg-names = "gcfg", "rchanrt", "tchanrt";
			#dma-cells = <3>;

			ti,ringacc = <&main_ringacc>;
			ti,psil-base = <0x1000>;

			interrupt-parent = <&main_udmass_inta>;

			ti,sci = <&dmsc>;
			ti,sci-dev-id = <212>;

			ti,sci-rm-range-tchan = <0x0d>, /* TX_CHAN */
						<0x0f>, /* TX_HCHAN */
						<0x10>; /* TX_UHCHAN */
			ti,sci-rm-range-rchan = <0x0a>, /* RX_CHAN */
						<0x0b>, /* RX_HCHAN */
						<0x0c>; /* RX_UHCHAN */
			ti,sci-rm-range-rflow = <0x00>; /* GP RFLOW */
		};

		cpts@310d0000 {
			compatible = "ti,j721e-cpts";
			reg = <0x0 0x310d0000 0x0 0x400>;
			reg-names = "cpts";
			clocks = <&k3_clks 201 1>;
			clock-names = "cpts";
			interrupts-extended = <&main_navss_intr 201 0 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "cpts";
			ti,cpts-periodic-outputs = <6>;
			ti,cpts-ext-ts-inputs = <8>;
		};

		navss_pat0: pat@31010000 {
			compatible = "ti,j721e-pat";
			reg = <0x00 0x31010000 0x00 0x00000100>,
			      <0x00 0x36400000 0x00 0x00040000>;
			reg-names = "mmrs",
				    "table";
			ti,pat-window-base = <0x48 0x00000000>;
			ti,pat-window-size = <0x00 0x40000000>;
		};

		navss_pat1: pat@31011000 {
			compatible = "ti,j721e-pat";
			reg = <0x00 0x31011000 0x00 0x00000100>,
			      <0x00 0x36440000 0x00 0x00040000>;
			reg-names = "mmrs",
				    "table";
			ti,pat-window-base = <0x48 0x40000000>;
			ti,pat-window-size = <0x00 0x40000000>;
		};

		navss_pat2: pat@31012000 {
			compatible = "ti,j721e-pat";
			reg = <0x00 0x31012000 0x00 0x00000100>,
			      <0x00 0x36480000 0x00 0x00040000>;
			reg-names = "mmrs",
				    "table";
			ti,pat-window-base = <0x48 0x80000000>;
			ti,pat-window-size = <0x00 0x40000000>;
		};

		navss_pat3: pat@31013000 {
			compatible = "ti,j721e-pat";
			reg = <0x00 0x31013000 0x00 0x00000100>,
			      <0x00 0x364C0000 0x00 0x00008000>;
			reg-names = "mmrs",
				    "table";
			ti,pat-window-base = <0x49 0x00000000>;
			ti,pat-window-size = <0x00 0x80000000>;
		};

		navss_pat4: pat@31014000 {
			compatible = "ti,j721e-pat";
			reg = <0x00 0x31014000 0x00 0x00000100>,
			      <0x00 0x36500000 0x00 0x00008000>;
			reg-names = "mmrs",
				    "table";
			ti,pat-window-base = <0x49 0x80000000>;
			ti,pat-window-size = <0x00 0x80000000>;
		};
	};

	psilss@3400000 {
		/* PSILSS16 USART */
		compatible = "ti,j721e-psilss";
		reg = <0x0 0x03400000 0x0 0x1000>;
		reg-names = "config";

		pdma_main_usart_g0: pdma_main_usart_g0 {
			/* PDMA13 (PDMA_USART_G0) */
			ti,psil-base = <0x4700>;

			/* ti,psil-config0-1 */
			UDMA_PDMA_PKT_XY(0);
			UDMA_PDMA_PKT_XY(1);
		};

		pdma_main_usart_g1: pdma_main_usart_g1 {
			/* PDMA14 (PDMA_USART_G1) */
			ti,psil-base = <0x4702>;

			/* ti,psil-config0-1 */
			UDMA_PDMA_PKT_XY(0);
			UDMA_PDMA_PKT_XY(1);
		};

		pdma_main_usart_g2: pdma_main_usart_g2 {
			/* PDMA15 (PDMA_USART_G2) */
			ti,psil-base = <0x4704>;

			/* ti,psil-config0-5 */
			UDMA_PDMA_PKT_XY(0);
			UDMA_PDMA_PKT_XY(1);
			UDMA_PDMA_PKT_XY(2);
			UDMA_PDMA_PKT_XY(3);
			UDMA_PDMA_PKT_XY(4);
			UDMA_PDMA_PKT_XY(5);
		};
	};

	psilss@3404000 {
		/* PSILSS12 MISC */
		compatible = "ti,j721e-psilss";
		reg = <0x0 0x03404000 0x0 0x1000>;
		reg-names = "config";

		pdma_main_misc_g0: pdma_main_misc_g0 {
			/* PDMA8 (PDMA_MISC_G0) */
			ti,psil-base = <0x4600>;

			/* ti,psil-config0-7 */
			UDMA_PDMA_PKT_XY(0);
			UDMA_PDMA_PKT_XY(1);
			UDMA_PDMA_PKT_XY(2);
			UDMA_PDMA_PKT_XY(3);
			UDMA_PDMA_PKT_XY(4);
			UDMA_PDMA_PKT_XY(5);
			UDMA_PDMA_PKT_XY(6);
			UDMA_PDMA_PKT_XY(7);
		};

		pdma_main_misc_g1: pdma_main_misc_g1 {
			/* PDMA9 (PDMA_MISC_G1) */
			ti,psil-base = <0x460c>;

			/* ti,psil-config0-7 */
			UDMA_PDMA_PKT_XY(0);
			UDMA_PDMA_PKT_XY(1);
			UDMA_PDMA_PKT_XY(2);
			UDMA_PDMA_PKT_XY(3);
			UDMA_PDMA_PKT_XY(4);
			UDMA_PDMA_PKT_XY(5);
			UDMA_PDMA_PKT_XY(6);
			UDMA_PDMA_PKT_XY(7);
		};

		pdma_main_misc_g2: pdma_main_misc_g2 {
			/* PDMA10 (PDMA_MISC_G2) */
			ti,psil-base = <0x4618>;

			/* ti,psil-config0-7 */
			UDMA_PDMA_PKT_XY(0);
			UDMA_PDMA_PKT_XY(1);
			UDMA_PDMA_PKT_XY(2);
			UDMA_PDMA_PKT_XY(3);
			UDMA_PDMA_PKT_XY(4);
			UDMA_PDMA_PKT_XY(5);
			UDMA_PDMA_PKT_XY(6);
			UDMA_PDMA_PKT_XY(7);
		};

		pdma_main_misc_g3: pdma_main_misc_g3 {
			/* PDMA11 (PDMA_MISC_G3) */
			ti,psil-base = <0x4624>;

			/* ti,psil-config0-7 */
			UDMA_PDMA_PKT_XY(0);
			UDMA_PDMA_PKT_XY(1);
			UDMA_PDMA_PKT_XY(2);
			UDMA_PDMA_PKT_XY(3);
			UDMA_PDMA_PKT_XY(4);
			UDMA_PDMA_PKT_XY(5);
			UDMA_PDMA_PKT_XY(6);
			UDMA_PDMA_PKT_XY(7);
		};
	};

	psilss@340c000 {
		/* PSILSS1 AASRC */
		compatible = "ti,j721e-psilss";
		reg = <0x0 0x0340c000 0x0 0x1000>;
		reg-names = "config";

		pdma_main_mcasp_g0: pdma_main_mcasp_g0 {
			/* PDMA6 (PDMA_MCASP_G0) */
			ti,psil-base = <0x4400>;

			/* ti,psil-config0-2 */
			UDMA_PDMA_J721E_MCASP(0);
			UDMA_PDMA_J721E_MCASP(1);
			UDMA_PDMA_J721E_MCASP(2);
		};
	};

	pdma_main_mcasp_g1: pdma_main_mcasp_g1 {
		/* PDMA7 (PDMA_MCASP_G1) */
		ti,psil-base = <0x4500>;

		/* ti,psil-config0-8 */
		UDMA_PDMA_J721E_MCASP(0);
		UDMA_PDMA_J721E_MCASP(1);
		UDMA_PDMA_J721E_MCASP(2);
		UDMA_PDMA_J721E_MCASP(3);
		UDMA_PDMA_J721E_MCASP(4);
		UDMA_PDMA_J721E_MCASP(5);
		UDMA_PDMA_J721E_MCASP(6);
		UDMA_PDMA_J721E_MCASP(7);
		UDMA_PDMA_J721E_MCASP(8);
	};

	secure_proxy_main: mailbox@32c00000 {
		compatible = "ti,am654-secure-proxy";
		#mbox-cells = <1>;
		reg-names = "target_data", "rt", "scfg";
		reg = <0x00 0x32c00000 0x00 0x100000>,
		      <0x00 0x32400000 0x00 0x100000>,
		      <0x00 0x32800000 0x00 0x100000>;
		interrupt-names = "rx_011";
		interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
	};

	main_crypto: crypto@4E00000 {
		compatible = "ti,sa2ul-crypto";
		label = "crypto-aes-gbe";
		reg = <0x0 0x4E00000 0x0 0x1200>;
		power-domains = <&k3_pds 264 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 264 0>, <&k3_clks 264 1>, <&k3_clks 264 2>;
		clock-names = "x2_clk", "pka_in_clk", "x1_clk";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges = <0x0 0x04E00000 0x00 0x04E00000 0x0 0x30000>;

		status = "okay";
		ti,psil-base = <0x4000>;

		/* tx: crypto_pnp-1, rx: crypto_pnp-1 */
		dmas = <&main_udmap &main_crypto 0 UDMA_DIR_TX>,
				<&main_udmap &main_crypto 0 UDMA_DIR_RX>,
				<&main_udmap &main_crypto 1 UDMA_DIR_RX>;
		dma-names = "tx", "rx1", "rx2";

		ti,psil-config0 {
			linux,udma-mode = <UDMA_PKT_MODE>;
			ti,needs-epib;
			ti,psd-size = <64>;
			ti,notdpkt;
		};

		ti,psil-config1 {
			linux,udma-mode = <UDMA_PKT_MODE>;
			ti,needs-epib;
			ti,psd-size = <64>;
			ti,notdpkt;
		};

		ti,psil-config2 {
			linux,udma-mode = <UDMA_PKT_MODE>;
			ti,needs-epib;
			ti,psd-size = <64>;
			ti,notdpkt;
		};

		main_eip76d_trng: trng@4e10000 {
			compatible = "inside-secure,safexcel-eip76";
			reg = <0x0 0x4e10000 0x0 0x7d>;
			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&k3_clks 264 1>;
		};
	};

	main_pmx0: pinmux@11c000 {
		compatible = "pinctrl-single";
		/* Proxy 0 addressing */
		reg = <0x0 0x11c000 0x0 0x2b4>;
		#pinctrl-cells = <1>;
		pinctrl-single,register-width = <32>;
		pinctrl-single,function-mask = <0xffffffff>;
	};

	dummy_cmn_refclk: dummy_cmn_refclk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <0>;
	};

	dummy_cmn_refclk1: dummy_cmn_refclk1 {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <0>;
	};

	serdes_wiz0: wiz@5000000 {
		compatible = "ti,j721e-wiz-16g";
		#address-cells = <2>;
		#size-cells = <2>;
		power-domains = <&k3_pds 292 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 292 5>, <&k3_clks 292 11>, <&dummy_cmn_refclk>;
		clock-names = "fck", "core_ref_clk", "ext_ref_clk";
		assigned-clocks = <&k3_clks 292 11>, <&k3_clks 292 0>;
		assigned-clock-parents = <&k3_clks 292 15>, <&k3_clks 292 4>;
		num-lanes = <2>;
		#reset-cells = <1>;
		ranges;

		wiz0_pll0_refclk: pll0_refclk {
			clocks = <&k3_clks 292 11>, <&dummy_cmn_refclk>;
			clock-output-names = "wiz0_pll0_refclk";
			#clock-cells = <0>;
			assigned-clocks = <&wiz0_pll0_refclk>;
			assigned-clock-parents = <&k3_clks 292 11>;
		};

		wiz0_pll1_refclk: pll1_refclk {
			clocks = <&k3_clks 292 0>, <&dummy_cmn_refclk1>;
			clock-output-names = "wiz0_pll1_refclk";
			#clock-cells = <0>;
			assigned-clocks = <&wiz0_pll1_refclk>;
			assigned-clock-parents = <&k3_clks 292 0>;
		};

		wiz0_refclk_dig: refclk_dig {
			clocks = <&k3_clks 292 11>, <&k3_clks 292 0>, <&dummy_cmn_refclk>, <&dummy_cmn_refclk1>;
			clock-output-names = "wiz0_refclk_dig";
			#clock-cells = <0>;
			assigned-clocks = <&wiz0_refclk_dig>;
			assigned-clock-parents = <&k3_clks 292 11>;
		};

		wiz0_cmn_refclk: cmn_refclk {
			clocks = <&wiz0_refclk_dig>;
			clock-output-names = "wiz0_cmn_refclk";
			#clock-cells = <0>;
		};

		wiz0_cmn_refclk1: cmn_refclk1 {
			clocks = <&wiz0_pll1_refclk>;
			clock-output-names = "wiz0_cmn_refclk1";
			#clock-cells = <0>;
		};

		serdes0: serdes@5000000 {
			compatible = "cdns,ti,sierra-phy-t0";
			reg-names = "serdes";
			reg = <0x00 0x5000000 0x00 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			resets = <&serdes_wiz0 0>;
			reset-names = "sierra_reset";
			clocks = <&wiz0_cmn_refclk>, <&wiz0_cmn_refclk1>;
			clock-names = "cmn_refclk", "cmn_refclk1";
		};
	};

	serdes_wiz1: wiz@5010000 {
		compatible = "ti,j721e-wiz-16g";
		#address-cells = <2>;
		#size-cells = <2>;
		power-domains = <&k3_pds 293 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 293 5>, <&k3_clks 293 13>, <&dummy_cmn_refclk>;
		clock-names = "fck", "core_ref_clk", "ext_ref_clk";
		assigned-clocks = <&k3_clks 293 13>, <&k3_clks 293 0>;
		assigned-clock-parents = <&k3_clks 293 17>, <&k3_clks 293 4>;
		num-lanes = <2>;
		#reset-cells = <1>;
		ranges;

		wiz1_pll0_refclk: pll0_refclk {
			clocks = <&k3_clks 293 13>, <&dummy_cmn_refclk>;
			clock-output-names = "wiz1_pll0_refclk";
			#clock-cells = <0>;
			assigned-clocks = <&wiz1_pll0_refclk>;
			assigned-clock-parents = <&k3_clks 293 13>;
		};

		wiz1_pll1_refclk: pll1_refclk {
			clocks = <&k3_clks 293 0>, <&dummy_cmn_refclk1>;
			clock-output-names = "wiz1_pll1_refclk";
			#clock-cells = <0>;
			assigned-clocks = <&wiz1_pll1_refclk>;
			assigned-clock-parents = <&k3_clks 293 0>;
		};

		wiz1_refclk_dig: refclk_dig {
			clocks = <&k3_clks 293 13>, <&k3_clks 293 0>, <&dummy_cmn_refclk>, <&dummy_cmn_refclk1>;
			clock-output-names = "wiz1_refclk_dig";
			#clock-cells = <0>;
			assigned-clocks = <&wiz1_refclk_dig>;
			assigned-clock-parents = <&k3_clks 293 13>;
		};

		wiz1_cmn_refclk: cmn_refclk {
			clocks = <&wiz1_refclk_dig>;
			clock-output-names = "wiz1_cmn_refclk";
			#clock-cells = <0>;
		};

		wiz1_cmn_refclk1: cmn_refclk1 {
			clocks = <&wiz1_pll1_refclk>;
			clock-output-names = "wiz1_cmn_refclk1";
			#clock-cells = <0>;
		};

		serdes1: serdes@5010000 {
			compatible = "cdns,ti,sierra-phy-t0";
			reg-names = "serdes";
			reg = <0x00 0x5010000 0x00 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			resets = <&serdes_wiz1 0>;
			reset-names = "sierra_reset";
			clocks = <&wiz1_cmn_refclk>, <&wiz1_cmn_refclk1>;
			clock-names = "cmn_refclk", "cmn_refclk1";
		};
	};

	serdes_wiz2: wiz@5020000 {
		compatible = "ti,j721e-wiz-16g";
		#address-cells = <2>;
		#size-cells = <2>;
		power-domains = <&k3_pds 294 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 294 5>, <&k3_clks 294 11>, <&dummy_cmn_refclk>;
		clock-names = "fck", "core_ref_clk", "ext_ref_clk";
		assigned-clocks = <&k3_clks 294 11>, <&k3_clks 294 0>;
		assigned-clock-parents = <&k3_clks 294 15>, <&k3_clks 294 4>;
		num-lanes = <2>;
		#reset-cells = <1>;
		ranges;

		wiz2_pll0_refclk: pll0_refclk {
			clocks = <&k3_clks 294 11>, <&dummy_cmn_refclk>;
			clock-output-names = "wiz2_pll0_refclk";
			#clock-cells = <0>;
			assigned-clocks = <&wiz2_pll0_refclk>;
			assigned-clock-parents = <&k3_clks 294 11>;
		};

		wiz2_pll1_refclk: pll1_refclk {
			clocks = <&k3_clks 294 0>, <&dummy_cmn_refclk1>;
			clock-output-names = "wiz2_pll1_refclk";
			#clock-cells = <0>;
			assigned-clocks = <&wiz2_pll1_refclk>;
			assigned-clock-parents = <&k3_clks 294 0>;
		};

		wiz2_refclk_dig: refclk_dig {
			clocks = <&k3_clks 294 11>, <&k3_clks 294 0>, <&dummy_cmn_refclk>, <&dummy_cmn_refclk1>;
			clock-output-names = "wiz2_refclk_dig";
			#clock-cells = <0>;
			assigned-clocks = <&wiz2_refclk_dig>;
			assigned-clock-parents = <&k3_clks 294 11>;
		};

		wiz2_cmn_refclk: cmn_refclk {
			clocks = <&wiz2_refclk_dig>;
			clock-output-names = "wiz2_cmn_refclk";
			#clock-cells = <0>;
		};

		wiz2_cmn_refclk1: cmn_refclk1 {
			clocks = <&wiz2_pll1_refclk>;
			clock-output-names = "wiz2_cmn_refclk1";
			#clock-cells = <0>;
		};

		serdes2: serdes@5020000 {
			compatible = "cdns,ti,sierra-phy-t0";
			reg-names = "serdes";
			reg = <0x00 0x5020000 0x00 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			resets = <&serdes_wiz2 0>;
			reset-names = "sierra_reset";
			clocks = <&wiz2_cmn_refclk>, <&wiz2_cmn_refclk1>;
			clock-names = "cmn_refclk", "cmn_refclk1";
		};
	};

	serdes_wiz3: wiz@5030000 {
		compatible = "ti,j721e-wiz-16g";
		#address-cells = <2>;
		#size-cells = <2>;
		power-domains = <&k3_pds 295 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 295 5>, <&k3_clks 295 9>, <&dummy_cmn_refclk>;
		clock-names = "fck", "core_ref_clk", "ext_ref_clk";
		assigned-clocks = <&k3_clks 295 9>, <&k3_clks 295 0>;
		assigned-clock-parents = <&k3_clks 295 13>, <&k3_clks 295 4>;
		num-lanes = <2>;
		#reset-cells = <1>;
		ranges;

		wiz3_pll0_refclk: pll0_refclk {
			clocks = <&k3_clks 295 9>, <&dummy_cmn_refclk>;
			clock-output-names = "wiz3_pll0_refclk";
			#clock-cells = <0>;
			assigned-clocks = <&wiz3_pll0_refclk>;
			assigned-clock-parents = <&k3_clks 295 9>;
		};

		wiz3_pll1_refclk: pll1_refclk {
			clocks = <&k3_clks 295 0>, <&dummy_cmn_refclk1>;
			clock-output-names = "wiz3_pll1_refclk";
			#clock-cells = <0>;
			assigned-clocks = <&wiz3_pll1_refclk>;
			assigned-clock-parents = <&k3_clks 295 0>;
		};

		wiz3_refclk_dig: refclk_dig {
			clocks = <&k3_clks 295 9>, <&k3_clks 295 0>, <&dummy_cmn_refclk>, <&dummy_cmn_refclk1>;
			clock-output-names = "wiz3_refclk_dig";
			#clock-cells = <0>;
			assigned-clocks = <&wiz3_refclk_dig>;
			assigned-clock-parents = <&k3_clks 295 9>;
		};

		wiz3_cmn_refclk: cmn_refclk {
			clocks = <&wiz3_refclk_dig>;
			clock-output-names = "wiz3_cmn_refclk";
			#clock-cells = <0>;
		};

		wiz3_cmn_refclk1: cmn_refclk1 {
			clocks = <&wiz3_pll1_refclk>;
			clock-output-names = "wiz3_cmn_refclk1";
			#clock-cells = <0>;
		};

		serdes3: serdes@5030000 {
			compatible = "cdns,ti,sierra-phy-t0";
			reg-names = "serdes";
			reg = <0x00 0x5030000 0x00 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			resets = <&serdes_wiz3 0>;
			reset-names = "sierra_reset";
			clocks = <&wiz3_cmn_refclk>, <&wiz3_cmn_refclk1>;
			clock-names = "cmn_refclk", "cmn_refclk1";
		};
	};

	serdes_wiz4: wiz@5050000 {
		compatible = "ti,j721e-wiz-10g";
		#address-cells = <2>;
		#size-cells = <2>;
		power-domains = <&k3_pds 297 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 297 1>, <&k3_clks 297 9>, <&dummy_cmn_refclk>;
		clock-names = "fck", "core_ref_clk", "ext_ref_clk";
		num-lanes = <4>;
		#reset-cells = <1>;
		ranges;

		assigned-clocks = <&k3_clks 297 9>;
		assigned-clock-parents = <&k3_clks 297 10>;
		assigned-clock-rates = <19200000>;

		wiz4_pll0_refclk: pll0_refclk {
			clocks = <&k3_clks 297 9>, <&dummy_cmn_refclk>;
			clock-output-names = "wiz4_pll0_refclk";
			#clock-cells = <0>;
			assigned-clocks = <&wiz4_pll0_refclk>;
			assigned-clock-parents = <&k3_clks 297 9>;
		};

		wiz4_pll1_refclk: pll1_refclk {
			clocks = <&k3_clks 297 9>, <&dummy_cmn_refclk>;
			clock-output-names = "wiz4_pll1_refclk";
			#clock-cells = <0>;
			assigned-clocks = <&wiz4_pll1_refclk>;
			assigned-clock-parents = <&k3_clks 297 9>;
		};

		wiz4_refclk_dig: refclk_dig {
			clocks = <&k3_clks 297 9>, <&dummy_cmn_refclk>;
			clock-output-names = "wiz4_refclk_dig";
			#clock-cells = <0>;
			assigned-clocks = <&wiz4_refclk_dig>;
			assigned-clock-parents = <&k3_clks 297 9>;
		};

		wiz4_cmn_refclk: cmn_refclk {
			clocks = <&wiz4_refclk_dig>;
			clock-output-names = "wiz4_cmn_refclk";
			#clock-cells = <0>;
		};

		wiz4_cmn_refclk1: cmn_refclk1 {
			clocks = <&wiz4_pll1_refclk>;
			clock-output-names = "wiz4_cmn_refclk1";
			#clock-cells = <0>;
		};

		serdes4: serdes@5050000 {
			/* XXX we also map EDP0 registers here as the PHY driver needs those... */
			compatible = "cdns,torrent-phy";
			reg = <0x00 0x05050000 0x0 0x00010000>, /* SERDES_10G0 */
			      <0x00 0x0A030A00 0x0 0x00000040>; /* DSS_EDP0_V2A_CORE_VP_REGS_APB + 30A00 */

			resets = <&serdes_wiz4 0>, <&serdes_wiz4 1>,
				 <&serdes_wiz4 2>, <&serdes_wiz4 3>,
				 <&serdes_wiz4 4>;

			num_lanes = <4>;
			max_bit_rate = <5400>;
			#phy-cells = <0>;
			clocks = <&wiz4_pll0_refclk>;
			clock-names = "refclk";
		};
	};

	mhdp: dp-bridge@000A000000 {
		compatible = "ti,j721e-mhdp8546", "cdns,mhdp8546";
		reg = <0x00 0x0A000000 0x0 0x30A00>, /* DSS_EDP0_V2A_CORE_VP_REGS_APB - upto PHY mapped area */
		      <0x00 0x04F40000 0x0 0x20>;    /* DSS_EDP0_INTG_CFG_VP */

		status = "disabled";

		clocks = <&k3_clks 151 36>;

		phys = <&serdes4>;
		phy-names = "dpphy";

		interrupt-parent = <&gic500>;
		interrupts = <GIC_SPI 614 IRQ_TYPE_LEVEL_HIGH>;

		power-domains = <&k3_pds 151 TI_SCI_PD_EXCLUSIVE>;

		/* TODO: No audio config yet */

		dp0_ports: ports {
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};


	pcie0: pcie@2900000 {
		compatible = "ti,j721e-pcie";
		reg = <0x00 0x02900000 0x00 0x1000>,
		      <0x00 0x02907000 0x00 0x400>,
		      <0x0 0x02905000 0x0 0x00000400>;
		reg-names = "intd_cfg", "user_cfg", "vmap";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		ti,syscon-pcie-ctrl = <&pcie0_ctrl>;
		max-link-speed = <3>;
		num-lanes = <2>;
		power-domains = <&k3_pds 239 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 239 1>;
		clock-names = "fck";

		pcie0_rc: pcie@d000000 {
			compatible = "ti,j721e-cdns-pcie-host";
			reg = <0x00 0x0d000000 0x00 0x00800000>,
			      <0x00 0x10000000 0x00 0x00001000>;
			reg-names = "reg", "cfg";
			device_type = "pci";
			#address-cells = <3>;
			#size-cells = <2>;
			bus-range = <0x0 0xf>;
			cdns,max-outbound-regions = <16>;
			cdns,no-bar-match-nbits = <64>;
			vendor-id = /bits/ 16 <0x104c>;
			device-id = /bits/ 16 <0xb00d>;
			msi-map = <0x0 &gic_its 0x0 0x10000>;
			iommu-map = <0x0 &smmu0 0x0 0x1000>;
			dma-coherent;
			ranges = <0x01000000 0x0 0x10001000  0x00 0x10001000  0x0 0x0010000>,
				 <0x02000000 0x0 0x10011000  0x00 0x10011000  0x0 0x7fef000>;
		};

		pcie0_ep: pcie-ep@d000000 {
			compatible = "ti,j721e-cdns-pcie-ep";
			reg = <0x00 0x0d000000 0x00 0x00800000>,
			      <0x00 0x10000000 0x00 0x08000000>;
			reg-names = "reg", "addr_space";
			cdns,max-outbound-regions = <16>;
			max-functions = /bits/ 8 <6>;
			max-virtual-functions = /bits/ 8 <0x4 0x4 0x4 0x4 0x0 0x0>;
			dma-coherent;
		};
	};

	pcie1: pcie@2910000 {
		compatible = "ti,j721e-pcie";
		reg = <0x00 0x02910000 0x00 0x1000>,
		      <0x00 0x02917000 0x00 0x400>,
		      <0x0 0x02915000 0x0 0x00000400>;
		reg-names = "intd_cfg", "user_cfg", "vmap";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		ti,syscon-pcie-ctrl = <&pcie1_ctrl>;
		max-link-speed = <3>;
		num-lanes = <2>;
		power-domains = <&k3_pds 240 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 240 1>;
		clock-names = "fck";

		pcie1_rc: pcie@d800000 {
			compatible = "ti,j721e-cdns-pcie-host";
			device_type = "pci";
			#address-cells = <3>;
			#size-cells = <2>;
			bus-range = <0x0 0xf>;
			cdns,max-outbound-regions = <16>;
			cdns,no-bar-match-nbits = <64>;
			vendor-id = /bits/ 16 <0x104c>;
			device-id = /bits/ 16 <0xb00d>;
			reg = <0x00 0x0d800000 0x00 0x00800000>,
			      <0x00 0x18000000 0x00 0x00001000>;
			reg-names = "reg", "cfg";
			msi-map = <0x0 &gic_its 0x10000 0x10000>;
			iommu-map = <0x0 &smmu0 0x04000 0x1000>;
			dma-coherent;
			ranges = <0x01000000 0x0 0x18001000  0x00 0x18001000  0x0 0x0010000>,
				 <0x02000000 0x0 0x18011000  0x00 0x18011000  0x0 0x7fef000>;
		};

		pcie1_ep: pcie-ep@d800000 {
			compatible = "ti,j721e-cdns-pcie-ep";
			reg = <0x00 0x0d800000 0x00 0x00800000>,
			      <0x00 0x18000000 0x00 0x08000000>;
			reg-names = "reg", "addr_space";
			cdns,max-outbound-regions = <16>;
			max-functions = /bits/ 8 <6>;
			max-virtual-functions = /bits/ 8 <0x4 0x4 0x4 0x4 0x0 0x0>;
			dma-coherent;
		};
	};

	pcie2: pcie@2920000 {
		compatible = "ti,j721e-pcie";
		reg = <0x00 0x02920000 0x00 0x1000>,
		      <0x00 0x02927000 0x00 0x400>,
		      <0x00 0x02925000 0x00 0x400>;
		reg-names = "intd_cfg", "user_cfg", "vmap";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		ti,syscon-pcie-ctrl = <&pcie2_ctrl>;
		max-link-speed = <3>;
		num-lanes = <2>;
		power-domains = <&k3_pds 241 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 241 1>;
		clock-names = "fck";

		pcie2_rc: pcie@e000000 {
			compatible = "ti,j721e-cdns-pcie-host";
			device_type = "pci";
			#address-cells = <3>;
			#size-cells = <2>;
			bus-range = <0x0 0xf>;
			cdns,max-outbound-regions = <16>;
			cdns,no-bar-match-nbits = <64>;
			vendor-id = /bits/ 16 <0x104c>;
			device-id = /bits/ 16 <0xb00d>;
			reg = <0x00 0x0e000000 0x00 0x00800000>,
			      <0x44 0x00000000 0x00 0x00001000>;
			reg-names = "reg", "cfg";
			msi-map = <0x0 &gic_its 0x10000 0x10000>;
			iommu-map = <0x0 &smmu0 0x08000 0x1000>;
			dma-coherent;
			ranges = <0x01000000 0x00 0x00001000  0x44 0x00001000  0x0 0x0010000>,
				 <0x02000000 0x00 0x00011000  0x44 0x00011000  0x0 0x7fef000>;
		};

		pcie2_ep: pcie-ep@e000000 {
			compatible = "ti,j721e-cdns-pcie-ep";
			reg = <0x00 0x0e000000 0x00 0x00800000>,
			      <0x44 0x00000000 0x00 0x08000000>;
			reg-names = "reg", "addr_space";
			cdns,max-outbound-regions = <16>;
			max-functions = /bits/ 8 <6>;
			max-virtual-functions = /bits/ 8 <0x4 0x4 0x4 0x4 0x0 0x0>;
			dma-coherent;
		};
	};

	main_uart0: serial@2800000 {
		compatible = "ti,j721e-uart", "ti,am654-uart";
		reg = <0x00 0x02800000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
		power-domains = <&k3_pds 146 TI_SCI_PD_SHARED>;
		clocks = <&k3_clks 146 0>;
		clock-names = "fclk";
	};

	main_uart1: serial@2810000 {
		compatible = "ti,j721e-uart", "ti,am654-uart";
		reg = <0x00 0x02810000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
		power-domains = <&k3_pds 278 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 278 0>;
		clock-names = "fclk";
	};

	main_uart2: serial@2820000 {
		compatible = "ti,j721e-uart", "ti,am654-uart";
		reg = <0x00 0x02820000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
		power-domains = <&k3_pds 279 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 279 0>;
		clock-names = "fclk";
	};

	main_uart3: serial@2830000 {
		compatible = "ti,j721e-uart", "ti,am654-uart";
		reg = <0x00 0x02830000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
		power-domains = <&k3_pds 280 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 280 0>;
		clock-names = "fclk";
	};

	main_uart4: serial@2840000 {
		compatible = "ti,j721e-uart", "ti,am654-uart";
		reg = <0x00 0x02840000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
		power-domains = <&k3_pds 281 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 281 0>;
		clock-names = "fclk";
		dmas = <&main_udmap &pdma_main_usart_g2 0 UDMA_DIR_TX>,
			<&main_udmap &pdma_main_usart_g2 0 UDMA_DIR_RX>;
		dma-names = "tx", "rx";
	};

	main_uart5: serial@2850000 {
		compatible = "ti,j721e-uart", "ti,am654-uart";
		reg = <0x00 0x02850000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
		power-domains = <&k3_pds 282 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 282 0>;
		clock-names = "fclk";
	};

	main_uart6: serial@2860000 {
		compatible = "ti,j721e-uart", "ti,am654-uart";
		reg = <0x00 0x02860000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
		power-domains = <&k3_pds 283 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 283 0>;
		clock-names = "fclk";
	};

	main_uart7: serial@2870000 {
		compatible = "ti,j721e-uart", "ti,am654-uart";
		reg = <0x00 0x02870000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
		power-domains = <&k3_pds 284 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 284 0>;
		clock-names = "fclk";
	};

	main_uart8: serial@2880000 {
		compatible = "ti,j721e-uart", "ti,am654-uart";
		reg = <0x00 0x02880000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
		power-domains = <&k3_pds 285 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 285 0>;
		clock-names = "fclk";
	};

	main_uart9: serial@2890000 {
		compatible = "ti,j721e-uart", "ti,am654-uart";
		reg = <0x00 0x02890000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
		power-domains = <&k3_pds 286 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 286 0>;
		clock-names = "fclk";
	};

	main_gpio0: gpio@600000 {
		compatible = "ti,j721e-gpio", "ti,keystone-gpio";
		reg = <0x0 0x00600000 0x0 0x100>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&main_gpio_intr>;
		interrupts = <105 0 IRQ_TYPE_EDGE_RISING>,
			     <105 1 IRQ_TYPE_EDGE_RISING>,
			     <105 2 IRQ_TYPE_EDGE_RISING>,
			     <105 3 IRQ_TYPE_EDGE_RISING>,
			     <105 4 IRQ_TYPE_EDGE_RISING>,
			     <105 5 IRQ_TYPE_EDGE_RISING>,
			     <105 6 IRQ_TYPE_EDGE_RISING>,
			     <105 7 IRQ_TYPE_EDGE_RISING>;
		interrupt-controller;
		#interrupt-cells = <2>;
		ti,ngpio = <128>;
		ti,davinci-gpio-unbanked = <0>;
		power-domains = <&k3_pds 105 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 105 0>;
		clock-names = "gpio";
	};

	main_gpio1: gpio@601000 {
		compatible = "ti,j721e-gpio", "ti,keystone-gpio";
		reg = <0x0 0x00601000 0x0 0x100>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&main_gpio_intr>;
		interrupts = <106 0 IRQ_TYPE_EDGE_RISING>,
			     <106 1 IRQ_TYPE_EDGE_RISING>,
			     <106 2 IRQ_TYPE_EDGE_RISING>;
		interrupt-controller;
		#interrupt-cells = <2>;
		ti,ngpio = <36>;
		ti,davinci-gpio-unbanked = <0>;
		power-domains = <&k3_pds 106 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 106 0>;
		clock-names = "gpio";
	};

	main_gpio2: gpio@610000 {
		compatible = "ti,j721e-gpio", "ti,keystone-gpio";
		reg = <0x0 0x00610000 0x0 0x100>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&main_gpio_intr>;
		interrupts = <107 0 IRQ_TYPE_EDGE_RISING>,
			     <107 1 IRQ_TYPE_EDGE_RISING>,
			     <107 2 IRQ_TYPE_EDGE_RISING>,
			     <107 3 IRQ_TYPE_EDGE_RISING>,
			     <107 4 IRQ_TYPE_EDGE_RISING>,
			     <107 5 IRQ_TYPE_EDGE_RISING>,
			     <107 6 IRQ_TYPE_EDGE_RISING>,
			     <107 7 IRQ_TYPE_EDGE_RISING>;
		interrupt-controller;
		#interrupt-cells = <2>;
		ti,ngpio = <128>;
		ti,davinci-gpio-unbanked = <0>;
		power-domains = <&k3_pds 107 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 107 0>;
		clock-names = "gpio";
	};

	main_gpio3: gpio@611000 {
		compatible = "ti,j721e-gpio", "ti,keystone-gpio";
		reg = <0x0 0x00611000 0x0 0x100>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&main_gpio_intr>;
		interrupts = <108 0 IRQ_TYPE_EDGE_RISING>,
			     <108 1 IRQ_TYPE_EDGE_RISING>,
			     <108 2 IRQ_TYPE_EDGE_RISING>;
		interrupt-controller;
		#interrupt-cells = <2>;
		ti,ngpio = <36>;
		ti,davinci-gpio-unbanked = <0>;
		power-domains = <&k3_pds 108 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 108 0>;
		clock-names = "gpio";
	};

	main_gpio4: gpio@620000 {
		compatible = "ti,j721e-gpio", "ti,keystone-gpio";
		reg = <0x0 0x00620000 0x0 0x100>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&main_gpio_intr>;
		interrupts = <109 0 IRQ_TYPE_EDGE_RISING>,
			     <109 1 IRQ_TYPE_EDGE_RISING>,
			     <109 2 IRQ_TYPE_EDGE_RISING>,
			     <109 3 IRQ_TYPE_EDGE_RISING>,
			     <109 4 IRQ_TYPE_EDGE_RISING>,
			     <109 5 IRQ_TYPE_EDGE_RISING>,
			     <109 6 IRQ_TYPE_EDGE_RISING>,
			     <109 7 IRQ_TYPE_EDGE_RISING>;
		interrupt-controller;
		#interrupt-cells = <2>;
		ti,ngpio = <128>;
		ti,davinci-gpio-unbanked = <0>;
		power-domains = <&k3_pds 109 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 109 0>;
		clock-names = "gpio";
	};

	main_gpio5: gpio@621000 {
		compatible = "ti,j721e-gpio", "ti,keystone-gpio";
		reg = <0x0 0x00621000 0x0 0x100>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&main_gpio_intr>;
		interrupts = <110 0 IRQ_TYPE_EDGE_RISING>,
			     <110 1 IRQ_TYPE_EDGE_RISING>,
			     <110 2 IRQ_TYPE_EDGE_RISING>;
		interrupt-controller;
		#interrupt-cells = <2>;
		ti,ngpio = <36>;
		ti,davinci-gpio-unbanked = <0>;
		power-domains = <&k3_pds 110 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 110 0>;
		clock-names = "gpio";
	};

	main_gpio6: gpio@630000 {
		compatible = "ti,j721e-gpio", "ti,keystone-gpio";
		reg = <0x0 0x00630000 0x0 0x100>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&main_gpio_intr>;
		interrupts = <111 0 IRQ_TYPE_EDGE_RISING>,
			     <111 1 IRQ_TYPE_EDGE_RISING>,
			     <111 2 IRQ_TYPE_EDGE_RISING>,
			     <111 3 IRQ_TYPE_EDGE_RISING>,
			     <111 4 IRQ_TYPE_EDGE_RISING>,
			     <111 5 IRQ_TYPE_EDGE_RISING>,
			     <111 6 IRQ_TYPE_EDGE_RISING>,
			     <111 7 IRQ_TYPE_EDGE_RISING>;
		interrupt-controller;
		#interrupt-cells = <2>;
		ti,ngpio = <128>;
		ti,davinci-gpio-unbanked = <0>;
		power-domains = <&k3_pds 111 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 111 0>;
		clock-names = "gpio";
	};

	main_gpio7: gpio@631000 {
		compatible = "ti,j721e-gpio", "ti,keystone-gpio";
		reg = <0x0 0x00631000 0x0 0x100>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&main_gpio_intr>;
		interrupts = <112 0 IRQ_TYPE_EDGE_RISING>,
			     <112 1 IRQ_TYPE_EDGE_RISING>,
			     <112 2 IRQ_TYPE_EDGE_RISING>;
		interrupt-controller;
		#interrupt-cells = <2>;
		ti,ngpio = <36>;
		ti,davinci-gpio-unbanked = <0>;
		power-domains = <&k3_pds 112 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 112 0>;
		clock-names = "gpio";
	};

	main_i2c0: i2c@2000000 {
		compatible = "ti,j721e-i2c", "ti,omap4-i2c";
		reg = <0x0 0x2000000 0x0 0x100>;
		interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clock-names = "fck";
		clocks = <&k3_clks 187 0>;
		power-domains = <&k3_pds 187 TI_SCI_PD_SHARED>;
	};

	main_i2c1: i2c@2010000 {
		compatible = "ti,j721e-i2c", "ti,omap4-i2c";
		reg = <0x0 0x2010000 0x0 0x100>;
		interrupts = <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clock-names = "fck";
		clocks = <&k3_clks 188 0>;
		power-domains = <&k3_pds 188 TI_SCI_PD_EXCLUSIVE>;
	};

	main_i2c2: i2c@2020000 {
		compatible = "ti,j721e-i2c", "ti,omap4-i2c";
		reg = <0x0 0x2020000 0x0 0x100>;
		interrupts = <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clock-names = "fck";
		clocks = <&k3_clks 189 0>;
		power-domains = <&k3_pds 189 TI_SCI_PD_EXCLUSIVE>;
	};

	main_i2c3: i2c@2030000 {
		compatible = "ti,j721e-i2c", "ti,omap4-i2c";
		reg = <0x0 0x2030000 0x0 0x100>;
		interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clock-names = "fck";
		clocks = <&k3_clks 190 0>;
		power-domains = <&k3_pds 190 TI_SCI_PD_EXCLUSIVE>;
	};

	main_i2c4: i2c@2040000 {
		compatible = "ti,j721e-i2c", "ti,omap4-i2c";
		reg = <0x0 0x2040000 0x0 0x100>;
		interrupts = <GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clock-names = "fck";
		clocks = <&k3_clks 191 0>;
		power-domains = <&k3_pds 191 TI_SCI_PD_EXCLUSIVE>;
	};

	main_i2c5: i2c@2050000 {
		compatible = "ti,j721e-i2c", "ti,omap4-i2c";
		reg = <0x0 0x2050000 0x0 0x100>;
		interrupts = <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clock-names = "fck";
		clocks = <&k3_clks 192 0>;
		power-domains = <&k3_pds 192 TI_SCI_PD_EXCLUSIVE>;
	};

	main_i2c6: i2c@2060000 {
		compatible = "ti,j721e-i2c", "ti,omap4-i2c";
		reg = <0x0 0x2060000 0x0 0x100>;
		interrupts = <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clock-names = "fck";
		clocks = <&k3_clks 193 0>;
		power-domains = <&k3_pds 193 TI_SCI_PD_EXCLUSIVE>;
	};

	timesync_router: timesync_router@A40000 {
		compatible = "pinctrl-single";
		reg = <0x0 0xa40000 0x0 0x800>;
		#address-cells = <1>;
		#size-cells = <0>;
		#pinctrl-cells = <1>;
		pinctrl-single,register-width = <32>;
		pinctrl-single,function-mask = <0x000107ff>;
	};

	dss: dss@04a00000 {
		compatible = "ti,j721e-dss";
		reg =
			<0x00 0x04a00000 0x00 0x10000>, /* common_m */
			<0x00 0x04a10000 0x00 0x10000>, /* common_s0*/
			<0x00 0x04b00000 0x00 0x10000>, /* common_s1*/
			<0x00 0x04b10000 0x00 0x10000>, /* common_s2*/

			<0x00 0x04a20000 0x00 0x10000>, /* vidl1 */
			<0x00 0x04a30000 0x00 0x10000>, /* vidl2 */
			<0x00 0x04a50000 0x00 0x10000>, /* vid1 */
			<0x00 0x04a60000 0x00 0x10000>, /* vid2 */

			<0x00 0x04a70000 0x00 0x10000>, /* ovr1 */
			<0x00 0x04a90000 0x00 0x10000>, /* ovr2 */
			<0x00 0x04ab0000 0x00 0x10000>, /* ovr3 */
			<0x00 0x04ad0000 0x00 0x10000>, /* ovr4 */

			<0x00 0x04a80000 0x00 0x10000>, /* vp1 */
			<0x00 0x04aa0000 0x00 0x10000>, /* vp2 */
			<0x00 0x04ac0000 0x00 0x10000>, /* vp3 */
			<0x00 0x04ae0000 0x00 0x10000>, /* vp4 */
			<0x00 0x04af0000 0x00 0x10000>; /* wb */

		reg-names = "common_m", "common_s0",
			"common_s1", "common_s2",
			"vidl1", "vidl2","vid1","vid2",
			"ovr1", "ovr2", "ovr3", "ovr4",
			"vp1", "vp2", "vp3", "vp4",
			"wb";

		clocks =	<&k3_clks 152 0>,
				<&k3_clks 152 1>,
				<&k3_clks 152 4>,
				<&k3_clks 152 9>,
				<&k3_clks 152 13>;
		clock-names = "fck", "vp1", "vp2", "vp3", "vp4";

		assigned-clocks = <&k3_clks 152 1>,
				  <&k3_clks 152 4>,
				  <&k3_clks 152 9>,
				  <&k3_clks 152 13>;
		assigned-clock-parents = <&k3_clks 152 2>,	/* PLL16_HSDIV0 */
					 <&k3_clks 152 6>,	/* PLL19_HSDIV0 */
					 <&k3_clks 152 11>,	/* PLL18_HSDIV0 */
					 <&k3_clks 152 18>;	/* PLL23_HSDIV0 */

		power-domains = <&k3_pds 152 TI_SCI_PD_EXCLUSIVE>;

		interrupts = <GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "common_m",
				  "common_s0",
				  "common_s1",
				  "common_s2";

		status = "disabled";

		dss_ports: ports {
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};

	gpu: gpu@4e20000000 {
		compatible = "ti,j721e-pvr", "img,pvr-ge8430";
		reg = <0x4e 0x20000000 0x00 0x80000>;
		reg-names = "gpu_regs";
		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
		power-domains = <&k3_pds 125 TI_SCI_PD_EXCLUSIVE>, <&k3_pds 126 TI_SCI_PD_EXCLUSIVE>;
		power-domain-names = "gpu_0", "gpucore_0";
		clocks = <&k3_clks 125 0>;
		clock-names = "ctrl";
	};

	mcasp0: mcasp@02b00000 {
		compatible = "ti,am33xx-mcasp-audio";
		reg = <0x0 0x02b00000 0x0 0x2000>,
			<0x0 0x02b08000 0x0 0x1000>;
		reg-names = "mpu","dat";
		interrupts = <GIC_SPI 544 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 545 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "tx", "rx";

		/*
		 * tx: PDMA_MAIN_MCASP_G0-0
		 * rx: PDMA_MAIN_MCASP_G0-0
		 */
		dmas = <&main_udmap &pdma_main_mcasp_g0 0 UDMA_DIR_TX>,
			<&main_udmap &pdma_main_mcasp_g0 0 UDMA_DIR_RX>;
		dma-names = "tx", "rx";

		clocks = <&k3_clks 174 1>;
		clock-names = "fck";
		power-domains = <&k3_pds 174 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";
	};

	mcasp1: mcasp@02b10000 {
		compatible = "ti,am33xx-mcasp-audio";
		reg = <0x0 0x02b10000 0x0 0x2000>,
			<0x0 0x02b18000 0x0 0x1000>;
		reg-names = "mpu","dat";
		interrupts = <GIC_SPI 546 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 547 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "tx", "rx";

		/*
		 * tx: PDMA_MAIN_MCASP_G0-1
		 * rx: PDMA_MAIN_MCASP_G0-1
		 */
		dmas = <&main_udmap &pdma_main_mcasp_g0 1 UDMA_DIR_TX>,
			<&main_udmap &pdma_main_mcasp_g0 1 UDMA_DIR_RX>;
		dma-names = "tx", "rx";

		clocks = <&k3_clks 175 1>;
		clock-names = "fck";
		power-domains = <&k3_pds 175 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";
	};

	mcasp2: mcasp@02b20000 {
		compatible = "ti,am33xx-mcasp-audio";
		reg = <0x0 0x02b20000 0x0 0x2000>,
			<0x0 0x02b28000 0x0 0x1000>;
		reg-names = "mpu","dat";
		interrupts = <GIC_SPI 548 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 549 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "tx", "rx";

		/*
		 * tx: PDMA_MAIN_MCASP_G0-2
		 * rx: PDMA_MAIN_MCASP_G0-2
		 */
		dmas = <&main_udmap &pdma_main_mcasp_g0 2 UDMA_DIR_TX>,
			<&main_udmap &pdma_main_mcasp_g0 2 UDMA_DIR_RX>;
		dma-names = "tx", "rx";

		clocks = <&k3_clks 176 1>;
		clock-names = "fck";
		power-domains = <&k3_pds 176 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";
	};

	mcasp3: mcasp@02b30000 {
		compatible = "ti,am33xx-mcasp-audio";
		reg = <0x0 0x02b30000 0x0 0x2000>,
			<0x0 0x02b38000 0x0 0x1000>;
		reg-names = "mpu","dat";
		interrupts = <GIC_SPI 550 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 551 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "tx", "rx";

		/*
		 * tx: PDMA_MAIN_MCASP_G1-0
		 * rx: PDMA_MAIN_MCASP_G1-0
		 */
		dmas = <&main_udmap &pdma_main_mcasp_g1 0 UDMA_DIR_TX>,
			<&main_udmap &pdma_main_mcasp_g1 0 UDMA_DIR_RX>;
		dma-names = "tx", "rx";

		clocks = <&k3_clks 177 1>;
		clock-names = "fck";
		power-domains = <&k3_pds 177 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";
	};

	mcasp4: mcasp@02b40000 {
		compatible = "ti,am33xx-mcasp-audio";
		reg = <0x0 0x02b40000 0x0 0x2000>,
			<0x0 0x02b48000 0x0 0x1000>;
		reg-names = "mpu","dat";
		interrupts = <GIC_SPI 552 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 553 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "tx", "rx";

		/*
		 * tx: PDMA_MAIN_MCASP_G1-1
		 * rx: PDMA_MAIN_MCASP_G1-1
		 */
		dmas = <&main_udmap &pdma_main_mcasp_g1 1 UDMA_DIR_TX>,
			<&main_udmap &pdma_main_mcasp_g1 1 UDMA_DIR_RX>;
		dma-names = "tx", "rx";

		clocks = <&k3_clks 178 1>;
		clock-names = "fck";
		power-domains = <&k3_pds 178 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";
	};

	mcasp5: mcasp@02b50000 {
		compatible = "ti,am33xx-mcasp-audio";
		reg = <0x0 0x02b50000 0x0 0x2000>,
			<0x0 0x02b58000 0x0 0x1000>;
		reg-names = "mpu","dat";
		interrupts = <GIC_SPI 554 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 555 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "tx", "rx";

		/*
		 * tx: PDMA_MAIN_MCASP_G1-2
		 * rx: PDMA_MAIN_MCASP_G1-2
		 */
		dmas = <&main_udmap &pdma_main_mcasp_g1 2 UDMA_DIR_TX>,
			<&main_udmap &pdma_main_mcasp_g1 2 UDMA_DIR_RX>;
		dma-names = "tx", "rx";

		clocks = <&k3_clks 179 1>;
		clock-names = "fck";
		power-domains = <&k3_pds 179 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";
	};

	mcasp6: mcasp@02b60000 {
		compatible = "ti,am33xx-mcasp-audio";
		reg = <0x0 0x02b60000 0x0 0x2000>,
			<0x0 0x02b68000 0x0 0x1000>;
		reg-names = "mpu","dat";
		interrupts = <GIC_SPI 556 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 557 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "tx", "rx";

		/*
		 * tx: PDMA_MAIN_MCASP_G1-3
		 * rx: PDMA_MAIN_MCASP_G1-3
		 */
		dmas = <&main_udmap &pdma_main_mcasp_g1 3 UDMA_DIR_TX>,
			<&main_udmap &pdma_main_mcasp_g1 3 UDMA_DIR_RX>;
		dma-names = "tx", "rx";

		clocks = <&k3_clks 180 1>;
		clock-names = "fck";
		power-domains = <&k3_pds 180 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";
	};

	mcasp7: mcasp@02b70000 {
		compatible = "ti,am33xx-mcasp-audio";
		reg = <0x0 0x02b70000 0x0 0x2000>,
			<0x0 0x02b78000 0x0 0x1000>;
		reg-names = "mpu","dat";
		interrupts = <GIC_SPI 558 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 559 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "tx", "rx";

		/*
		 * tx: PDMA_MAIN_MCASP_G1-4
		 * rx: PDMA_MAIN_MCASP_G1-4
		 */
		dmas = <&main_udmap &pdma_main_mcasp_g1 4 UDMA_DIR_TX>,
			<&main_udmap &pdma_main_mcasp_g1 4 UDMA_DIR_RX>;
		dma-names = "tx", "rx";

		clocks = <&k3_clks 181 1>;
		clock-names = "fck";
		power-domains = <&k3_pds 181 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";
	};

	mcasp8: mcasp@02b80000 {
		compatible = "ti,am33xx-mcasp-audio";
		reg = <0x0 0x02b80000 0x0 0x2000>,
			<0x0 0x02b88000 0x0 0x1000>;
		reg-names = "mpu","dat";
		interrupts = <GIC_SPI 560 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 561 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "tx", "rx";

		/*
		 * tx: PDMA_MAIN_MCASP_G1-5
		 * rx: PDMA_MAIN_MCASP_G1-5
		 */
		dmas = <&main_udmap &pdma_main_mcasp_g1 5 UDMA_DIR_TX>,
			<&main_udmap &pdma_main_mcasp_g1 5 UDMA_DIR_RX>;
		dma-names = "tx", "rx";

		clocks = <&k3_clks 182 1>;
		clock-names = "fck";
		power-domains = <&k3_pds 182 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";
	};

	mcasp9: mcasp@02b90000 {
		compatible = "ti,am33xx-mcasp-audio";
		reg = <0x0 0x02b90000 0x0 0x2000>,
			<0x0 0x02b98000 0x0 0x1000>;
		reg-names = "mpu","dat";
		interrupts = <GIC_SPI 562 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 563 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "tx", "rx";

		/*
		 * tx: PDMA_MAIN_MCASP_G1-6
		 * rx: PDMA_MAIN_MCASP_G1-6
		 */
		dmas = <&main_udmap &pdma_main_mcasp_g1 6 UDMA_DIR_TX>,
			<&main_udmap &pdma_main_mcasp_g1 6 UDMA_DIR_RX>;
		dma-names = "tx", "rx";

		clocks = <&k3_clks 183 1>;
		clock-names = "fck";
		power-domains = <&k3_pds 183 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";
	};

	mcasp10: mcasp@02ba0000 {
		compatible = "ti,am33xx-mcasp-audio";
		reg = <0x0 0x02ba0000 0x0 0x2000>,
			<0x0 0x02ba8000 0x0 0x1000>;
		reg-names = "mpu","dat";
		interrupts = <GIC_SPI 564 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 565 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "tx", "rx";

		/*
		 * tx: PDMA_MAIN_MCASP_G1-7
		 * rx: PDMA_MAIN_MCASP_G1-7
		 */
		dmas = <&main_udmap &pdma_main_mcasp_g1 7 UDMA_DIR_TX>,
			<&main_udmap &pdma_main_mcasp_g1 7 UDMA_DIR_RX>;
		dma-names = "tx", "rx";

		clocks = <&k3_clks 184 1>;
		clock-names = "fck";
		power-domains = <&k3_pds 184 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";
	};

	mcasp11: mcasp@02bb0000 {
		compatible = "ti,am33xx-mcasp-audio";
		reg = <0x0 0x02bb0000 0x0 0x2000>,
			<0x0 0x02bb8000 0x0 0x1000>;
		reg-names = "mpu","dat";
		interrupts = <GIC_SPI 566 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 567 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "tx", "rx";

		/*
		 * tx: PDMA_MAIN_MCASP_G1-8
		 * rx: PDMA_MAIN_MCASP_G1-8
		 */
		dmas = <&main_udmap &pdma_main_mcasp_g1 8 UDMA_DIR_TX>,
			<&main_udmap &pdma_main_mcasp_g1 8 UDMA_DIR_RX>;
		dma-names = "tx", "rx";

		clocks = <&k3_clks 185 1>;
		clock-names = "fck";
		power-domains = <&k3_pds 185 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";
	};

	usbss0: cdns_usb@4104000 {
		compatible = "ti,j721e-usb";
		reg = <0x00 0x4104000 0x00 0x100>;
		dma-coherent;
		power-domains = <&k3_pds 288 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 288 15>, <&k3_clks 288 3>;
		clock-names = "usb2_refclk", "lpm_clk";
		assigned-clocks = <&k3_clks 288 15>;	/* USB2_REFCLK */
		assigned-clock-parents = <&k3_clks 288 16>; /* HFOSC0 */
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		phy@4108000 {
			compatible = "ti,j721e-usb2-phy";
			reg = <0x00 0x4108000 0x00 0x400>;
		};

		usb0: usb@6000000 {
			compatible = "cdns,usb3";
			reg = <0x00 0x6000000 0x00 0x10000>,
			      <0x00 0x6010000 0x00 0x10000>,
			      <0x00 0x6020000 0x00 0x10000>;
			reg-names = "otg", "xhci", "dev";
			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>,	/* irq.0 */
				     <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,	/* irq.6 */
				     <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;	/* otgirq.0 */
			interrupt-names = "host",
					  "peripheral",
					  "otg";
			maximum-speed = "super-speed";
			dr_mode = "otg";
		};
	};

	usbss1: cdns_usb@4114000 {
		compatible = "ti,j721e-usb";
		reg = <0x00 0x4114000 0x00 0x100>;
		dma-coherent;
		power-domains = <&k3_pds 289 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 289 15>, <&k3_clks 289 3>;
		clock-names = "usb2_refclk", "lpm_clk";
		assigned-clocks = <&k3_clks 289 15>;	/* USB2_REFCLK */
		assigned-clock-parents = <&k3_clks 289 16>; /* HFOSC0 */
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		phy@4118000 {
			compatible = "ti,j721e-usb2-phy";
			reg = <0x00 0x4118000 0x00 0x400>;
		};

		usb1: usb@6400000 {
			compatible = "cdns,usb3";
			reg = <0x00 0x6400000 0x00 0x10000>,
			      <0x00 0x6410000 0x00 0x10000>,
			      <0x00 0x6420000 0x00 0x10000>;
			reg-names = "otg", "xhci", "dev";
			interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,	/* irq.0 */
				     <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,	/* irq.6 */
				     <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;	/* otgirq.0 */
			interrupt-names = "host",
					  "peripheral",
					  "otg";
			maximum-speed = "super-speed";
			dr_mode = "otg";
		};
	};

	main_sdhci0: sdhci@4f80000 {
		compatible = "ti,j721e-sdhci-8bit";
		reg = <0x0 0x4f80000 0x0 0x1000>, <0x0 0x4f88000 0x0 0x400>;
		interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
		power-domains = <&k3_pds 91 TI_SCI_PD_EXCLUSIVE>;
		clock-names = "clk_xin", "clk_ahb";
		clocks = <&k3_clks 91 1>, <&k3_clks 91 0>;
		assigned-clocks = <&k3_clks 91 1>;
		assigned-clock-parents = <&k3_clks 91 2>;
		bus-width = <8>;
		mmc-hs400-1_8v;
		mmc-ddr-1_8v;
		ti,otap-del-sel-legacy = <0x0>;
		ti,otap-del-sel-mmc-hs = <0x0>;
		ti,otap-del-sel-ddr52 = <0x5>;
		ti,otap-del-sel-hs200 = <0x6>;
		ti,otap-del-sel-hs400 = <0x0>;
		ti,trm-icp = <0x8>;
		ti,strobe-sel = <0x77>;
		dma-coherent;
	};

	main_sdhci1: sdhci@4fb0000 {
		compatible = "ti,j721e-sdhci-4bit";
		reg = <0x0 0x04fb0000 0x0 0x1000>, <0x0 0x4fb8000 0x0 0x400>;
		interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
		power-domains = <&k3_pds 92 TI_SCI_PD_EXCLUSIVE>;
		clock-names = "clk_xin", "clk_ahb";
		clocks = <&k3_clks 92 0>, <&k3_clks 92 5>;
		assigned-clocks = <&k3_clks 92 0>;
		assigned-clock-parents = <&k3_clks 92 1>;
		ti,otap-del-sel-legacy = <0x0>;
		ti,otap-del-sel-sd-hs = <0xf>;
		ti,otap-del-sel-sdr12 = <0xf>;
		ti,otap-del-sel-sdr25 = <0xf>;
		ti,otap-del-sel-sdr50 = <0xc>;
		ti,otap-del-sel-sdr104 = <0x5>;
		ti,otap-del-sel-ddr50 = <0xc>;
		ti,trm-icp = <0x8>;
		ti,clkbuf-sel = <0x7>;
		dma-coherent;
		sdhci-caps-mask = <0x2 0x0>;
	};

	main_sdhci2: sdhci@4f98000 {
		compatible = "ti,j721e-sdhci-4bit";
		reg = <0x0 0x4f98000 0x0 0x1000>, <0x0 0x4f90000 0x0 0x400>;
		interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
		power-domains = <&k3_pds 93 TI_SCI_PD_EXCLUSIVE>;
		clock-names = "clk_xin", "clk_ahb";
		clocks = <&k3_clks 93 0>, <&k3_clks 93 5>;
		assigned-clocks = <&k3_clks 93 0>;
		assigned-clock-parents = <&k3_clks 93 1>;
		ti,otap-del-sel-legacy = <0x0>;
		ti,otap-del-sel-sd-hs = <0xf>;
		ti,otap-del-sel-sdr12 = <0xf>;
		ti,otap-del-sel-sdr25 = <0xf>;
		ti,otap-del-sel-sdr50 = <0xc>;
		ti,otap-del-sel-sdr104 = <0x5>;
		ti,otap-del-sel-ddr50 = <0xc>;
		ti,trm-icp = <0x8>;
		ti,clkbuf-sel = <0x7>;
		dma-coherent;
		sdhci-caps-mask = <0x2 0x0>;
	};

	main_r5fss0: r5fss@5c00000 {
		compatible = "ti,j721e-r5fss";
		lockstep-mode = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x5c00000 0x00 0x5c00000 0x20000>,
			 <0x5d00000 0x00 0x5d00000 0x20000>;
		power-domains = <&k3_pds 243 TI_SCI_PD_EXCLUSIVE>;

		main_r5fss0_core0: r5f@5c00000 {
			compatible = "ti,j721e-r5f";
			reg = <0x5c00000 0x00008000>,
			      <0x5c10000 0x00008000>;
			reg-names = "atcm", "btcm";
			ti,sci = <&dmsc>;
			ti,sci-dev-id = <245>;
			ti,sci-proc-ids = <0x06 0xFF>;
			resets = <&k3_reset 245 1>;
			atcm-enable = <1>;
			btcm-enable = <1>;
			loczrama = <1>;
			mboxes = <&mailbox0_cluster1 &mbox_main_r5fss0_core0>;
		};

		main_r5fss0_core1: r5f@5d00000 {
			compatible = "ti,j721e-r5f";
			reg = <0x5d00000 0x00008000>,
			      <0x5d10000 0x00008000>;
			reg-names = "atcm", "btcm";
			ti,sci = <&dmsc>;
			ti,sci-dev-id = <246>;
			ti,sci-proc-ids = <0x07 0xFF>;
			resets = <&k3_reset 246 1>;
			atcm-enable = <1>;
			btcm-enable = <1>;
			loczrama = <1>;
			mboxes = <&mailbox0_cluster1 &mbox_main_r5fss0_core1>;
		};
	};

	main_r5fss1: r5fss@5e00000 {
		compatible = "ti,j721e-r5fss";
		lockstep-mode = <1>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x5e00000 0x00 0x5e00000 0x20000>,
			 <0x5f00000 0x00 0x5f00000 0x20000>;
		power-domains = <&k3_pds 244 TI_SCI_PD_EXCLUSIVE>;

		main_r5fss1_core0: r5f@5e00000 {
			compatible = "ti,j721e-r5f";
			reg = <0x5e00000 0x00008000>,
			      <0x5e10000 0x00008000>;
			reg-names = "atcm", "btcm";
			ti,sci = <&dmsc>;
			ti,sci-dev-id = <247>;
			ti,sci-proc-ids = <0x08 0xFF>;
			resets = <&k3_reset 247 1>;
			atcm-enable = <1>;
			btcm-enable = <1>;
			loczrama = <1>;
			mboxes = <&mailbox0_cluster2 &mbox_main_r5fss1_core0>;
		};

		main_r5fss1_core1: r5f@5f00000 {
			compatible = "ti,j721e-r5f";
			reg = <0x5f00000 0x00008000>,
			      <0x5f10000 0x00008000>;
			reg-names = "atcm", "btcm";
			ti,sci = <&dmsc>;
			ti,sci-dev-id = <248>;
			ti,sci-proc-ids = <0x09 0xFF>;
			resets = <&k3_reset 248 1>;
			atcm-enable = <1>;
			btcm-enable = <1>;
			loczrama = <1>;
			mboxes = <&mailbox0_cluster2 &mbox_main_r5fss1_core1>;
		};
	};

	c66_0: dsp@4d80800000 {
		compatible = "ti,j721e-c66-dsp";
		reg = <0x4d 0x80800000 0x00 0x00048000>,
		      <0x4d 0x80e00000 0x00 0x00008000>,
		      <0x4d 0x80f00000 0x00 0x00008000>;
		reg-names = "l2sram", "l1pram", "l1dram";
		ti,sci = <&dmsc>;
		ti,sci-dev-id = <142>;
		ti,sci-proc-ids = <0x03 0xFF>;
		resets = <&k3_reset 142 1>;
		/*power-domains = <&k3_pds 142 TI_SCI_PD_EXCLUSIVE>;*/
		mboxes = <&mailbox0_cluster3 &mbox_c66_0>;
	};

	c66_1: dsp@4d81800000 {
		compatible = "ti,j721e-c66-dsp";
		reg = <0x4d 0x81800000 0x00 0x00048000>,
		      <0x4d 0x81e00000 0x00 0x00008000>,
		      <0x4d 0x81f00000 0x00 0x00008000>;
		reg-names = "l2sram", "l1pram", "l1dram";
		ti,sci = <&dmsc>;
		ti,sci-dev-id = <143>;
		ti,sci-proc-ids = <0x04 0xFF>;
		resets = <&k3_reset 143 1>;
		/*power-domains = <&k3_pds 143 TI_SCI_PD_EXCLUSIVE>;*/
		mboxes = <&mailbox0_cluster3 &mbox_c66_1>;
	};

	c71_0: dsp@64800000 {
		compatible = "ti,j721e-c71-dsp";
		reg = <0x00 0x64800000 0x00 0x00080000>,
		      <0x00 0x64e00000 0x00 0x0000c000>;
		reg-names = "l2sram", "l1dram";
		ti,sci = <&dmsc>;
		ti,sci-dev-id = <15>;
		ti,sci-proc-ids = <0x30 0xFF>;
		resets = <&k3_reset 15 1>;
		/*power-domains = <&k3_pds 15 TI_SCI_PD_EXCLUSIVE>;*/
		mboxes = <&mailbox0_cluster4 &mbox_c71_0>;
	};

	d5520: video-decoder@4300000 {
		/* IMG D5520 driver configuration */
		compatible = "img,d5500-vxd";
		reg = <0x00 0x04300000 0x00 0x100000>;
		power-domains = <&k3_pds 144 TI_SCI_PD_EXCLUSIVE>;
		interrupts = <GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>;
	};

	vxe384: video-encoder@4200000 {
		compatible = "img,vxe384";
		reg = <0x00 0x04200000 0x00 0x100000>;
		power-domains = <&k3_pds 153 TI_SCI_PD_EXCLUSIVE>;
		interrupts = <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>;
	};

	ufs_wrapper: ufs-wrapper@4e80000 {
		compatible = "ti,j721e-ufs";
		reg = <0x0 0x4e80000 0x0 0x100>;
		power-domains = <&k3_pds 277 TI_SCI_PD_EXCLUSIVE>;
		clocks = <&k3_clks 277 1>;
		assigned-clocks = <&k3_clks 277 1>;
		assigned-clock-parents = <&k3_clks 277 4>;
		ranges;
		#address-cells = <2>;
		#size-cells = <2>;

		ufs@4e84000 {
			compatible = "cdns,ufshc-m31-16nm", "jedec,ufs-2.0";
			reg = <0x0 0x4e84000 0x0 0x10000>;
			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
			freq-table-hz = <250000000 250000000>, <19200000 19200000>, <19200000 19200000>;
			clocks = <&k3_clks 277 0>, <&k3_clks 277 1>, <&k3_clks 277 1>;
			clock-names = "core_clk", "phy_clk", "ref_clk";
			assigned-clocks = <&k3_clks 277 1>;
			assigned-clock-parents = <&k3_clks 277 4>;
			dma-coherent;
		};
	};

	icssg_soc_bus0: pruss-soc-bus@b026004 {
		compatible = "ti,j721e-icssg-soc-bus";
		reg = <0x00 0x0b026004 0x00 0x4>;
		power-domains = <&k3_pds 119 TI_SCI_PD_EXCLUSIVE>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0b000000 0x00 0x0b000000 0x100000>;
		dma-ranges;

		icssg0: icssg@b000000 {
			compatible = "ti,j721e-icssg";
			reg = <0xb000000 0x80000>;
			interrupts = <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "host2", "host3", "host4",
					  "host5", "host6", "host7",
					  "host8", "host9";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			dma-ranges;

			icssg0_mem: memories@b000000 {
				reg = <0xb000000 0x2000>,
				      <0xb002000 0x2000>,
				      <0xb010000 0x10000>;
				reg-names = "dram0", "dram1",
					    "shrdram2";
			};

			icssg0_cfg: cfg@b026000 {
				compatible = "syscon";
				reg = <0xb026000 0x200>;
			};

			icssg0_coreclk_mux: coreclk_mux {
				#clock-cells = <0>;
				clocks = <&k3_clks 119 24>, /* icssg0_core_clk */
					 <&k3_clks 119 1>;  /* icssg0_iclk */
				assigned-clocks = <&icssg0_coreclk_mux>;
				assigned-clock-parents = <&k3_clks 119 1>;
			};

			icssg0_iepclk_mux: iepclk_mux {
				#clock-cells = <0>;
				clocks = <&k3_clks 119 3>,	/* icssg0_iep_clk */
					 <&icssg0_coreclk_mux>;	/* core_clk */
				assigned-clocks = <&icssg0_iepclk_mux>;
				assigned-clock-parents = <&icssg0_coreclk_mux>;
			};

			icssg0_iep0: iep@b02e000 {
				compatible = "syscon";
				reg = <0xb02e000 0x1000>;
				clocks = <&icssg0_iepclk_mux>;
			};

			icssg0_iep1: iep@b02f000 {
				compatible = "syscon";
				reg = <0xb02f000 0x1000>;
				clocks = <&icssg0_iepclk_mux>;
			};

			icssg0_mii_rt: mii-rt@b032000 {
				compatible = "syscon";
				reg = <0xb032000 0x100>;
			};

			icssg0_mii_g_rt: mii-g-rt@b033000 {
				compatible = "syscon";
				reg = <0xb033000 0x1000>;
			};

			icssg0_intc: interrupt-controller@b020000 {
				compatible = "ti,j721e-icssg-intc";
				reg = <0xb020000 0x2000>;
				interrupt-controller;
				#interrupt-cells = <1>;
			};

			pru0_0: pru@b034000 {
				compatible = "ti,j721e-pru";
				reg = <0xb034000 0x3000>,
				      <0xb022000 0x100>,
				      <0xb022400 0x100>;
				reg-names = "iram", "control", "debug";
				firmware-name = "j7-pru0_0-fw";
				interrupt-parent = <&icssg0_intc>;
				interrupts = <16>, <17>;
				interrupt-names = "vring", "kick";
			};

			rtu0_0: rtu@b004000 {
				compatible = "ti,j721e-rtu";
				reg = <0xb004000 0x2000>,
				      <0xb023000 0x100>,
				      <0xb023400 0x100>;
				reg-names = "iram", "control", "debug";
				firmware-name = "j7-rtu0_0-fw";
				interrupt-parent = <&icssg0_intc>;
				interrupts = <20>, <21>;
				interrupt-names = "vring", "kick";
			};

			tx_pru0_0: txpru@b00a000 {
				compatible = "ti,j721e-tx-pru";
				reg = <0xb00a000 0x1800>,
				      <0xb025000 0x100>,
				      <0xb025400 0x100>;
				reg-names = "iram", "control", "debug";
				firmware-name = "j7-txpru0_0-fw";
			};

			pru0_1: pru@b038000 {
				compatible = "ti,j721e-pru";
				reg = <0xb038000 0x3000>,
				      <0xb024000 0x100>,
				      <0xb024400 0x100>;
				reg-names = "iram", "control", "debug";
				firmware-name = "j7-pru0_1-fw";
				interrupt-parent = <&icssg0_intc>;
				interrupts = <18>, <19>;
				interrupt-names = "vring", "kick";
			};

			rtu0_1: rtu@b006000 {
				compatible = "ti,j721e-rtu";
				reg = <0xb006000 0x2000>,
				      <0xb023800 0x100>,
				      <0xb023c00 0x100>;
				reg-names = "iram", "control", "debug";
				firmware-name = "j7-rtu0_1-fw";
				interrupt-parent = <&icssg0_intc>;
				interrupts = <22>, <23>;
				interrupt-names = "vring", "kick";
			};

			tx_pru0_1: txpru@b00c000 {
				compatible = "ti,j721e-tx-pru";
				reg = <0xb00c000 0x1800>,
				      <0xb025800 0x100>,
				      <0xb025c00 0x100>;
				reg-names = "iram", "control", "debug";
				firmware-name = "j7-txpru0_1-fw";
			};

			icssg0_mdio: mdio@b032400 {
				compatible = "ti,davinci_mdio";
				reg = <0xb032400 0x100>;
				clocks = <&k3_clks 119 1>;
				clock-names = "fck";
				#address-cells = <1>;
				#size-cells = <0>;
				bus_freq = <1000000>;
				status = "disabled";
			};
		};
	};

	icssg_soc_bus1: pruss-soc-bus@b126004 {
		compatible = "ti,j721e-icssg-soc-bus";
		reg = <0x00 0x0b126004 0x00 0x4>;
		power-domains = <&k3_pds 120 TI_SCI_PD_EXCLUSIVE>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0b100000 0x00 0x0b100000 0x100000>;
		dma-ranges;

		icssg1: icssg@b100000 {
			compatible = "ti,j721e-icssg";
			reg = <0xb100000 0x80000>;
			interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "host2", "host3", "host4",
					  "host5", "host6", "host7",
					  "host8", "host9";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			dma-ranges;

			icssg1_mem: memories@b100000 {
				reg = <0xb100000 0x2000>,
				      <0xb102000 0x2000>,
				      <0xb110000 0x10000>;
				reg-names = "dram0", "dram1",
					    "shrdram2";
			};

			icssg1_cfg: cfg@b126000 {
				compatible = "syscon";
				reg = <0xb126000 0x200>;
			};

			icssg1_coreclk_mux: coreclk_mux {
				#clock-cells = <0>;
				clocks = <&k3_clks 120 54>, /* icssg1_core_clk */
					 <&k3_clks 120 4>;  /* icssg1_iclk */
				assigned-clocks = <&icssg1_coreclk_mux>;
				assigned-clock-parents = <&k3_clks 120 4>;
			};

			icssg1_iepclk_mux: iepclk_mux {
				#clock-cells = <0>;
				clocks = <&k3_clks 120 9>,	/* icssg1_iep_clk */
					 <&icssg1_coreclk_mux>;	/* core_clk */
				assigned-clocks = <&icssg1_iepclk_mux>;
				assigned-clock-parents = <&icssg1_coreclk_mux>;
			};

			icssg1_iep0: iep@b12e000 {
				compatible = "syscon";
				reg = <0xb12e000 0x1000>;
				clocks = <&icssg1_iepclk_mux>;
			};

			icssg1_iep1: iep@b12f000 {
				compatible = "syscon";
				reg = <0xb12f000 0x1000>;
				clocks = <&icssg1_iepclk_mux>;
			};

			icssg1_mii_rt: mii-rt@b132000 {
				compatible = "syscon";
				reg = <0xb132000 0x100>;
			};

			icssg1_mii_g_rt: mii-g-rt@b133000 {
				compatible = "syscon";
				reg = <0xb133000 0x1000>;
			};

			icssg1_intc: interrupt-controller@b120000 {
				compatible = "ti,j721e-icssg-intc";
				reg = <0xb120000 0x2000>;
				interrupt-controller;
				#interrupt-cells = <1>;
			};

			pru1_0: pru@b134000 {
				compatible = "ti,j721e-pru";
				reg = <0xb134000 0x4000>,
				      <0xb122000 0x100>,
				      <0xb122400 0x100>;
				reg-names = "iram", "control", "debug";
				firmware-name = "j7-pru1_0-fw";
				interrupt-parent = <&icssg1_intc>;
				interrupts = <16>, <17>;
				interrupt-names = "vring", "kick";
			};

			rtu1_0: rtu@b104000 {
				compatible = "ti,j721e-rtu";
				reg = <0xb104000 0x2000>,
				      <0xb123000 0x100>,
				      <0xb123400 0x100>;
				reg-names = "iram", "control", "debug";
				firmware-name = "j7-rtu1_0-fw";
				interrupt-parent = <&icssg1_intc>;
				interrupts = <20>, <21>;
				interrupt-names = "vring", "kick";
			};

			tx_pru1_0: txpru@b10a000 {
				compatible = "ti,j721e-tx-pru";
				reg = <0xb10a000 0x1800>,
				      <0xb125000 0x100>,
				      <0xb125400 0x100>;
				reg-names = "iram", "control", "debug";
				firmware-name = "j7-txpru1_0-fw";
			};

			pru1_1: pru@b138000 {
				compatible = "ti,j721e-pru";
				reg = <0xb138000 0x4000>,
				      <0xb124000 0x100>,
				      <0xb124400 0x100>;
				reg-names = "iram", "control", "debug";
				firmware-name = "j7-pru1_1-fw";
				interrupt-parent = <&icssg1_intc>;
				interrupts = <18>, <19>;
				interrupt-names = "vring", "kick";
			};

			rtu1_1: rtu@b106000 {
				compatible = "ti,j721e-rtu";
				reg = <0xb106000 0x2000>,
				      <0xb123800 0x100>,
				      <0xb123c00 0x100>;
				reg-names = "iram", "control", "debug";
				firmware-name = "j7-rtu1_1-fw";
				interrupt-parent = <&icssg1_intc>;
				interrupts = <22>, <23>;
				interrupt-names = "vring", "kick";
			};

			tx_pru1_1: txpru@b10c000 {
				compatible = "ti,j721e-tx-pru";
				reg = <0xb10c000 0x1800>,
				      <0xb125800 0x100>,
				      <0xb125c00 0x100>;
				reg-names = "iram", "control", "debug";
				firmware-name = "j7-txpru1_1-fw";
			};

			icssg1_mdio: mdio@b132400 {
				compatible = "ti,davinci_mdio";
				reg = <0xb132400 0x100>;
				clocks = <&k3_clks 120 4>;
				clock-names = "fck";
				#address-cells = <1>;
				#size-cells = <0>;
				bus_freq = <1000000>;
				status = "disabled";
			};
		};
	};

	main_rti0: rti@2200000 {
		compatible = "ti,rti-wdt";
		reg = <0x0 0x2200000 0x0 0x100>;
		clocks = <&k3_clks 252 1>;
		power-domains = <&k3_pds 252 TI_SCI_PD_EXCLUSIVE>;
		assigned-clocks = <&k3_clks 252 1>;
		assigned-clock-parents = <&k3_clks 252 5>;
	};

	main_rti1: rti@2210000 {
		compatible = "ti,rti-wdt";
		reg = <0x0 0x2210000 0x0 0x100>;
		clocks = <&k3_clks 253 1>;
		power-domains = <&k3_pds 253 TI_SCI_PD_EXCLUSIVE>;
		assigned-clocks = <&k3_clks 253 1>;
		assigned-clock-parents = <&k3_clks 253 5>;
	};
};
