Timing Analyzer report for hello_world
Mon Mar 18 17:27:35 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Slow 1100mV 85C Model Metastability Summary
 14. Slow 1100mV 0C Model Fmax Summary
 15. Slow 1100mV 0C Model Setup Summary
 16. Slow 1100mV 0C Model Hold Summary
 17. Slow 1100mV 0C Model Recovery Summary
 18. Slow 1100mV 0C Model Removal Summary
 19. Slow 1100mV 0C Model Minimum Pulse Width Summary
 20. Slow 1100mV 0C Model Metastability Summary
 21. Fast 1100mV 85C Model Setup Summary
 22. Fast 1100mV 85C Model Hold Summary
 23. Fast 1100mV 85C Model Recovery Summary
 24. Fast 1100mV 85C Model Removal Summary
 25. Fast 1100mV 85C Model Minimum Pulse Width Summary
 26. Fast 1100mV 85C Model Metastability Summary
 27. Fast 1100mV 0C Model Setup Summary
 28. Fast 1100mV 0C Model Hold Summary
 29. Fast 1100mV 0C Model Recovery Summary
 30. Fast 1100mV 0C Model Removal Summary
 31. Fast 1100mV 0C Model Minimum Pulse Width Summary
 32. Fast 1100mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1100mv 0c Model)
 37. Signal Integrity Metrics (Slow 1100mv 85c Model)
 38. Signal Integrity Metrics (Fast 1100mv 0c Model)
 39. Signal Integrity Metrics (Fast 1100mv 85c Model)
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. Unconstrained Input Ports
 49. Unconstrained Output Ports
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; hello_world                                         ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CSEMA5F31C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 4.05        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.3%      ;
;     Processor 3            ;  27.7%      ;
;     Processor 4            ;  27.6%      ;
;     Processor 5            ;  22.2%      ;
;     Processor 6            ;  22.2%      ;
;     Processor 7            ;  22.2%      ;
;     Processor 8            ;  22.2%      ;
;     Processor 9            ;  22.1%      ;
;     Processor 10           ;  22.1%      ;
;     Processor 11           ;  22.1%      ;
;     Processor 12           ;  22.1%      ;
;     Processor 13           ;  22.1%      ;
;     Processor 14           ;  22.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                         ;
+-----------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                     ; Status ; Read at                  ;
+-----------------------------------------------------------------------------------+--------+--------------------------+
; hw_dev_tutorial.sdc                                                               ; OK     ; Mon Mar 18 17:27:25 2024 ;
; e:/dsd/task7/test_cosine/task/db/ip/system/submodules/altera_reset_controller.sdc ; OK     ; Mon Mar 18 17:27:25 2024 ;
; e:/dsd/task7/test_cosine/task/db/ip/system/submodules/system_cpu_cpu.sdc          ; OK     ; Mon Mar 18 17:27:25 2024 ;
+-----------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; sopc_clk            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK_50 }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 18.73 MHz ; 18.73 MHz       ; altera_reserved_tck ;      ;
; 60.96 MHz ; 60.96 MHz       ; sopc_clk            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1100mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 3.595  ; 0.000         ;
; altera_reserved_tck ; 23.300 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.153 ; 0.000         ;
; altera_reserved_tck ; 0.249 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 13.441 ; 0.000         ;
; altera_reserved_tck ; 47.593 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.669 ; 0.000         ;
; altera_reserved_tck ; 1.010 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sopc_clk            ; 8.896  ; 0.000              ;
; altera_reserved_tck ; 48.826 ; 0.000              ;
+---------------------+--------+--------------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 18.306 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 18.83 MHz ; 18.83 MHz       ; altera_reserved_tck ;      ;
; 59.51 MHz ; 59.51 MHz       ; sopc_clk            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1100mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 3.195  ; 0.000         ;
; altera_reserved_tck ; 23.440 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.076 ; 0.000         ;
; altera_reserved_tck ; 0.245 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 13.711 ; 0.000         ;
; altera_reserved_tck ; 47.719 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.631 ; 0.000         ;
; altera_reserved_tck ; 0.941 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sopc_clk            ; 8.921  ; 0.000             ;
; altera_reserved_tck ; 48.822 ; 0.000             ;
+---------------------+--------+-------------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 18.334 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------+
; Fast 1100mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 10.654 ; 0.000         ;
; altera_reserved_tck ; 25.357 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.087 ; 0.000         ;
; sopc_clk            ; 0.142 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 15.497 ; 0.000         ;
; altera_reserved_tck ; 48.809 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.365 ; 0.000         ;
; altera_reserved_tck ; 0.500 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sopc_clk            ; 8.498  ; 0.000              ;
; altera_reserved_tck ; 48.733 ; 0.000              ;
+---------------------+--------+--------------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 18.935 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------+
; Fast 1100mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 11.314 ; 0.000         ;
; altera_reserved_tck ; 25.535 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.069 ; 0.000         ;
; sopc_clk            ; 0.077 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 16.043 ; 0.000         ;
; altera_reserved_tck ; 49.061 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.336 ; 0.000         ;
; altera_reserved_tck ; 0.434 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sopc_clk            ; 8.454  ; 0.000             ;
; altera_reserved_tck ; 48.733 ; 0.000             ;
+---------------------+--------+-------------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 19.026 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 3.195  ; 0.069 ; 13.441   ; 0.336   ; 8.454               ;
;  altera_reserved_tck ; 23.300 ; 0.069 ; 47.593   ; 0.434   ; 48.733              ;
;  sopc_clk            ; 3.195  ; 0.076 ; 13.441   ; 0.336   ; 8.454               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sopc_clk            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; iCLK_50             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-07 V                   ; 3.11 V              ; -0.0675 V           ; 0.176 V                              ; 0.182 V                              ; 5.82e-10 s                  ; 2.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-07 V                  ; 3.11 V             ; -0.0675 V          ; 0.176 V                             ; 0.182 V                             ; 5.82e-10 s                 ; 2.68e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.39e-05 V                   ; 3.12 V              ; -0.0432 V           ; 0.292 V                              ; 0.097 V                              ; 6.42e-10 s                  ; 3.87e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.39e-05 V                  ; 3.12 V             ; -0.0432 V          ; 0.292 V                             ; 0.097 V                             ; 6.42e-10 s                 ; 3.87e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.35e-06 V                   ; 3.69 V              ; -0.125 V            ; 0.384 V                              ; 0.202 V                              ; 4.63e-10 s                  ; 2.66e-10 s                  ; No                         ; Yes                        ; 3.63 V                      ; 6.35e-06 V                  ; 3.69 V             ; -0.125 V           ; 0.384 V                             ; 0.202 V                             ; 4.63e-10 s                 ; 2.66e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000312 V                   ; 3.68 V              ; -0.0512 V           ; 0.226 V                              ; 0.205 V                              ; 5.93e-10 s                  ; 2.92e-10 s                  ; No                         ; Yes                        ; 3.63 V                      ; 0.000312 V                  ; 3.68 V             ; -0.0512 V          ; 0.226 V                             ; 0.205 V                             ; 5.93e-10 s                 ; 2.92e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1867         ; 2          ; 63       ; 3        ;
; sopc_clk            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; sopc_clk            ; false path   ; false path ; 0        ; 0        ;
; sopc_clk            ; sopc_clk            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1867         ; 2          ; 63       ; 3        ;
; sopc_clk            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; sopc_clk            ; false path   ; false path ; 0        ; 0        ;
; sopc_clk            ; sopc_clk            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 103      ; 0        ; 2        ; 0        ;
; sopc_clk            ; sopc_clk            ; 3110     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 103      ; 0        ; 2        ; 0        ;
; sopc_clk            ; sopc_clk            ; 3110     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 53    ; 53   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained ;
; iCLK_50             ; sopc_clk            ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iCLK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; DRAM_DQ[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CS_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_RAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_WE_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iCLK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; DRAM_DQ[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CS_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_RAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_WE_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Mar 18 17:27:23 2024
Info: Command: quartus_sta hello_world -c hello_world
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'hw_dev_tutorial.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'e:/dsd/task7/test_cosine/task/db/ip/system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'e:/dsd/task7/test_cosine/task/db/ip/system/submodules/system_cpu_cpu.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst4|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 3.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.595               0.000 sopc_clk 
    Info (332119):    23.300               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.153               0.000 sopc_clk 
    Info (332119):     0.249               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.441               0.000 sopc_clk 
    Info (332119):    47.593               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.669
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.669               0.000 sopc_clk 
    Info (332119):     1.010               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 8.896
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.896               0.000 sopc_clk 
    Info (332119):    48.826               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 18.306 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.595
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.595 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|z_tmp[3][31]~DUPLICATE
    Info (332115): To Node      : system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|cosine[4][30]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.271      7.271  R        clock network delay
    Info (332115):      7.271      0.000     uTco  system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|z_tmp[3][31]~DUPLICATE
    Info (332115):      7.271      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|z_tmp[3][31]~DUPLICATE|q
    Info (332115):      8.260      0.989 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add20~73|datab
    Info (332115):      9.142      0.882 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~73|cout
    Info (332115):      9.142      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~69|cin
    Info (332115):      9.142      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~69|cout
    Info (332115):      9.142      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~65|cin
    Info (332115):      9.187      0.045 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~65|cout
    Info (332115):      9.187      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~61|cin
    Info (332115):      9.187      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~61|cout
    Info (332115):      9.187      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~57|cin
    Info (332115):      9.232      0.045 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~57|cout
    Info (332115):      9.232      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~53|cin
    Info (332115):      9.232      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~53|cout
    Info (332115):      9.232      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~49|cin
    Info (332115):      9.275      0.043 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~49|cout
    Info (332115):      9.275      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~45|cin
    Info (332115):      9.275      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~45|cout
    Info (332115):      9.275      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~41|cin
    Info (332115):      9.373      0.098 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~41|cout
    Info (332115):      9.373      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~37|cin
    Info (332115):      9.373      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~37|cout
    Info (332115):      9.373      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~33|cin
    Info (332115):      9.418      0.045 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~33|cout
    Info (332115):      9.418      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~29|cin
    Info (332115):      9.418      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~29|cout
    Info (332115):      9.418      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~25|cin
    Info (332115):      9.463      0.045 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~25|cout
    Info (332115):      9.463      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~21|cin
    Info (332115):      9.463      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~21|cout
    Info (332115):      9.463      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~17|cin
    Info (332115):      9.508      0.045 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~17|cout
    Info (332115):      9.508      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~13|cin
    Info (332115):      9.508      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~13|cout
    Info (332115):      9.508      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~9|cin
    Info (332115):      9.812      0.304 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~9|sumout
    Info (332115):     10.471      0.659 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add21~41|datac
    Info (332115):     11.154      0.683 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add21~41|cout
    Info (332115):     11.154      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add21~33|cin
    Info (332115):     11.154      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add21~33|cout
    Info (332115):     11.154      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add21~29|cin
    Info (332115):     11.601      0.447 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add21~29|sumout
    Info (332115):     12.305      0.704 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add84~69|datad
    Info (332115):     12.916      0.611 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~69|cout
    Info (332115):     12.916      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~65|cin
    Info (332115):     12.973      0.057 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~65|cout
    Info (332115):     12.973      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~77|cin
    Info (332115):     12.973      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~77|cout
    Info (332115):     12.973      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~73|cin
    Info (332115):     13.063      0.090 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~73|cout
    Info (332115):     13.063      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~57|cin
    Info (332115):     13.063      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~57|cout
    Info (332115):     13.063      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~53|cin
    Info (332115):     13.108      0.045 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~53|cout
    Info (332115):     13.108      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~61|cin
    Info (332115):     13.108      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~61|cout
    Info (332115):     13.108      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~49|cin
    Info (332115):     13.153      0.045 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~49|cout
    Info (332115):     13.153      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~5|cin
    Info (332115):     13.153      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~5|cout
    Info (332115):     13.153      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~17|cin
    Info (332115):     13.198      0.045 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~17|cout
    Info (332115):     13.198      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~13|cin
    Info (332115):     13.198      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~13|cout
    Info (332115):     13.198      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~9|cin
    Info (332115):     13.240      0.042 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~9|cout
    Info (332115):     13.240      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~1|cin
    Info (332115):     13.393      0.153 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~1|sumout
    Info (332115):     14.134      0.741 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~49|datab
    Info (332115):     14.949      0.815 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~49|cout
    Info (332115):     14.949      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~61|cin
    Info (332115):     14.949      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~61|cout
    Info (332115):     14.949      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~57|cin
    Info (332115):     14.991      0.042 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~57|cout
    Info (332115):     14.991      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~45|cin
    Info (332115):     14.991      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~45|cout
    Info (332115):     14.991      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~41|cin
    Info (332115):     15.033      0.042 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~41|cout
    Info (332115):     15.033      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~37|cin
    Info (332115):     15.033      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~37|cout
    Info (332115):     15.033      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~33|cin
    Info (332115):     15.075      0.042 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~33|cout
    Info (332115):     15.075      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~29|cin
    Info (332115):     15.075      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~29|cout
    Info (332115):     15.075      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~25|cin
    Info (332115):     15.386      0.311 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~25|sumout
    Info (332115):     16.399      1.013 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add92~17|datac
    Info (332115):     17.096      0.697 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add92~17|cout
    Info (332115):     17.096      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add92~13|cin
    Info (332115):     17.096      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add92~13|cout
    Info (332115):     17.096      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add92~9|cin
    Info (332115):     17.141      0.045 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add92~9|cout
    Info (332115):     17.141      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add92~5|cin
    Info (332115):     17.141      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add92~5|cout
    Info (332115):     17.141      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add92~1|cin
    Info (332115):     17.446      0.305 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add92~1|sumout
    Info (332115):     18.435      0.989 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add93~25|datac
    Info (332115):     19.124      0.689 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add93~25|cout
    Info (332115):     19.124      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add93~17|cin
    Info (332115):     19.124      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add93~17|cout
    Info (332115):     19.124      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add93~13|cin
    Info (332115):     19.166      0.042 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add93~13|cout
    Info (332115):     19.166      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add93~9|cin
    Info (332115):     19.166      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add93~9|cout
    Info (332115):     19.166      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add93~21|cin
    Info (332115):     19.478      0.312 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add93~21|sumout
    Info (332115):     19.767      0.289 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add96~69|datac
    Info (332115):     20.523      0.756 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add96~69|cout
    Info (332115):     20.523      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add96~65|cin
    Info (332115):     20.622      0.099 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add96~65|cout
    Info (332115):     20.622      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add96~49|cin
    Info (332115):     20.622      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add96~49|cout
    Info (332115):     20.622      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add96~45|cin
    Info (332115):     20.664      0.042 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add96~45|cout
    Info (332115):     20.664      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add96~53|cin
    Info (332115):     20.664      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add96~53|cout
    Info (332115):     20.664      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add96~41|cin
    Info (332115):     20.973      0.309 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add96~41|sumout
    Info (332115):     21.855      0.882 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~97|datac
    Info (332115):     22.544      0.689 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~97|cout
    Info (332115):     22.544      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~13|cin
    Info (332115):     22.544      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~13|cout
    Info (332115):     22.544      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~65|cin
    Info (332115):     22.586      0.042 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~65|cout
    Info (332115):     22.586      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~21|cin
    Info (332115):     22.586      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~21|cout
    Info (332115):     22.586      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~17|cin
    Info (332115):     22.625      0.039 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~17|cout
    Info (332115):     22.625      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~53|cin
    Info (332115):     22.625      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~53|cout
    Info (332115):     22.625      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~49|cin
    Info (332115):     22.734      0.109 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~49|cout
    Info (332115):     22.734      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~61|cin
    Info (332115):     22.734      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~61|cout
    Info (332115):     22.734      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~57|cin
    Info (332115):     22.776      0.042 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~57|cout
    Info (332115):     22.776      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~45|cin
    Info (332115):     22.776      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~45|cout
    Info (332115):     22.776      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~41|cin
    Info (332115):     22.818      0.042 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~41|cout
    Info (332115):     22.818      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~37|cin
    Info (332115):     22.818      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~37|cout
    Info (332115):     22.818      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~33|cin
    Info (332115):     22.860      0.042 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~33|cout
    Info (332115):     22.860      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~29|cin
    Info (332115):     22.860      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~29|cout
    Info (332115):     22.860      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~25|cin
    Info (332115):     22.912      0.052 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~25|cout
    Info (332115):     22.912      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~9|cin
    Info (332115):     22.912      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~9|cout
    Info (332115):     22.912      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~1|cin
    Info (332115):     23.261      0.349 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~1|sumout
    Info (332115):     23.261      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|cosine[4][30]|d
    Info (332115):     23.480      0.219 FF  CELL  system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|cosine[4][30]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.074      6.074  R        clock network delay
    Info (332115):     27.175      1.101           clock pessimism removed
    Info (332115):     27.075     -0.100           clock uncertainty
    Info (332115):     27.075      0.000     uTsu  system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|cosine[4][30]
    Info (332115): 
    Info (332115): Data Arrival Time  :    23.480
    Info (332115): Data Required Time :    27.075
    Info (332115): Slack              :     3.595 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 23.300 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     52.470      2.470  F        clock network delay
    Info (332115):     52.470      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     53.363      0.893 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     53.363      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     56.390      3.027 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     56.390      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    56.390
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    23.300 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.153
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.153 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|system_sdram:sdram|m_state.001000000
    Info (332115): To Node      : system:inst|system_sdram:sdram|m_addr[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.042      6.042  R        clock network delay
    Info (332115):      6.042      0.000     uTco  system:inst|system_sdram:sdram|m_state.001000000
    Info (332115):      6.042      0.000 RR  CELL  inst|sdram|m_state.001000000|q
    Info (332115):      7.203      1.161 RR    IC  inst|sdram|m_addr[1]|sload
    Info (332115):      7.740      0.537 RR  CELL  system:inst|system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.343      8.343  R        clock network delay
    Info (332115):      7.587     -0.756           clock pessimism removed
    Info (332115):      7.587      0.000           clock uncertainty
    Info (332115):      7.587      0.000      uTh  system:inst|system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.740
    Info (332115): Data Required Time :     7.587
    Info (332115): Slack              :     0.153 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.249
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.249 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[17]
    Info (332115): To Node      : system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[16]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.279      2.279  R        clock network delay
    Info (332115):      2.279      0.000     uTco  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[17]
    Info (332115):      2.279      0.000 RR  CELL  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[17]|q
    Info (332115):      2.502      0.223 RR    IC  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45|datad
    Info (332115):      2.659      0.157 RR  CELL  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45|combout
    Info (332115):      2.659      0.000 RR    IC  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]|d
    Info (332115):      2.716      0.057 RR  CELL  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[16]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.649      2.649  R        clock network delay
    Info (332115):      2.467     -0.182           clock pessimism removed
    Info (332115):      2.467      0.000           clock uncertainty
    Info (332115):      2.467      0.000      uTh  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[16]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.716
    Info (332115): Data Required Time :     2.467
    Info (332115): Slack              :     0.249 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.441
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.441 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.280      7.280  R        clock network delay
    Info (332115):      7.280      0.000     uTco  system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      7.280      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      8.199      0.919 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|dataf
    Info (332115):      8.274      0.075 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):     12.275      4.001 FF    IC  inst|cpu|cpu|the_system_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac|aclr[1]
    Info (332115):     13.507      1.232 FR  CELL  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.292      6.292  R        clock network delay
    Info (332115):     27.048      0.756           clock pessimism removed
    Info (332115):     26.948     -0.100           clock uncertainty
    Info (332115):     26.948      0.000     uTsu  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.507
    Info (332115): Data Required Time :    26.948
    Info (332115): Slack              :    13.441 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.593
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.593 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.446      2.446  R        clock network delay
    Info (332115):      2.446      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.446      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      4.341      1.895 FF    IC  inst|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      4.809      0.468 FR  CELL  system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.643      2.643  F        clock network delay
    Info (332115):     52.712      0.069           clock pessimism removed
    Info (332115):     52.402     -0.310           clock uncertainty
    Info (332115):     52.402      0.000     uTsu  system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.809
    Info (332115): Data Required Time :    52.402
    Info (332115): Slack              :    47.593 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.669
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.669 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.086      6.086  R        clock network delay
    Info (332115):      6.086      0.000     uTco  system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      6.086      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      6.422      0.336 FF    IC  inst|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]|clrn
    Info (332115):      6.834      0.412 FR  CELL  system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      7.284      7.284  R        clock network delay
    Info (332115):      6.165     -1.119           clock pessimism removed
    Info (332115):      6.165      0.000           clock uncertainty
    Info (332115):      6.165      0.000      uTh  system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.834
    Info (332115): Data Required Time :     6.165
    Info (332115): Slack              :     0.669 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.010
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.010 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[0]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.134      2.134  R        clock network delay
    Info (332115):      2.134      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.134      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.823      0.689 RR    IC  inst|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[0]|clrn
    Info (332115):      3.254      0.431 RF  CELL  system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.287      2.287  R        clock network delay
    Info (332115):      2.244     -0.043           clock pessimism removed
    Info (332115):      2.244      0.000           clock uncertainty
    Info (332115):      2.244      0.000      uTh  system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.254
    Info (332115): Data Required Time :     2.244
    Info (332115): Slack              :     1.010 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst4|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 3.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.195               0.000 sopc_clk 
    Info (332119):    23.440               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.076               0.000 sopc_clk 
    Info (332119):     0.245               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.711
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.711               0.000 sopc_clk 
    Info (332119):    47.719               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.631
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.631               0.000 sopc_clk 
    Info (332119):     0.941               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 8.921
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.921               0.000 sopc_clk 
    Info (332119):    48.822               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 18.334 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.195
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.195 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|z_tmp[3][31]~DUPLICATE
    Info (332115): To Node      : system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|cosine[4][30]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.241      7.241  R        clock network delay
    Info (332115):      7.241      0.000     uTco  system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|z_tmp[3][31]~DUPLICATE
    Info (332115):      7.241      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|z_tmp[3][31]~DUPLICATE|q
    Info (332115):      8.180      0.939 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add20~73|datab
    Info (332115):      9.139      0.959 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~73|cout
    Info (332115):      9.139      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~69|cin
    Info (332115):      9.139      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~69|cout
    Info (332115):      9.139      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~65|cin
    Info (332115):      9.186      0.047 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~65|cout
    Info (332115):      9.186      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~61|cin
    Info (332115):      9.186      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~61|cout
    Info (332115):      9.186      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~57|cin
    Info (332115):      9.233      0.047 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~57|cout
    Info (332115):      9.233      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~53|cin
    Info (332115):      9.233      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~53|cout
    Info (332115):      9.233      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~49|cin
    Info (332115):      9.278      0.045 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~49|cout
    Info (332115):      9.278      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~45|cin
    Info (332115):      9.278      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~45|cout
    Info (332115):      9.278      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~41|cin
    Info (332115):      9.379      0.101 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~41|cout
    Info (332115):      9.379      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~37|cin
    Info (332115):      9.379      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~37|cout
    Info (332115):      9.379      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~33|cin
    Info (332115):      9.426      0.047 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~33|cout
    Info (332115):      9.426      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~29|cin
    Info (332115):      9.426      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~29|cout
    Info (332115):      9.426      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~25|cin
    Info (332115):      9.473      0.047 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~25|cout
    Info (332115):      9.473      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~21|cin
    Info (332115):      9.473      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~21|cout
    Info (332115):      9.473      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~17|cin
    Info (332115):      9.520      0.047 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~17|cout
    Info (332115):      9.520      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~13|cin
    Info (332115):      9.520      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~13|cout
    Info (332115):      9.520      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add20~9|cin
    Info (332115):      9.858      0.338 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add20~9|sumout
    Info (332115):     10.464      0.606 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add21~41|datac
    Info (332115):     11.207      0.743 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add21~41|cout
    Info (332115):     11.207      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add21~33|cin
    Info (332115):     11.207      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add21~33|cout
    Info (332115):     11.207      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add21~29|cin
    Info (332115):     11.688      0.481 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add21~29|sumout
    Info (332115):     12.353      0.665 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add84~69|datad
    Info (332115):     12.974      0.621 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~69|cout
    Info (332115):     12.974      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~65|cin
    Info (332115):     13.034      0.060 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~65|cout
    Info (332115):     13.034      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~77|cin
    Info (332115):     13.034      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~77|cout
    Info (332115):     13.034      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~73|cin
    Info (332115):     13.127      0.093 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~73|cout
    Info (332115):     13.127      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~57|cin
    Info (332115):     13.127      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~57|cout
    Info (332115):     13.127      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~53|cin
    Info (332115):     13.174      0.047 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~53|cout
    Info (332115):     13.174      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~61|cin
    Info (332115):     13.174      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~61|cout
    Info (332115):     13.174      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~49|cin
    Info (332115):     13.221      0.047 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~49|cout
    Info (332115):     13.221      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~5|cin
    Info (332115):     13.221      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~5|cout
    Info (332115):     13.221      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~17|cin
    Info (332115):     13.268      0.047 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~17|cout
    Info (332115):     13.268      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~13|cin
    Info (332115):     13.268      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~13|cout
    Info (332115):     13.268      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~9|cin
    Info (332115):     13.312      0.044 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~9|cout
    Info (332115):     13.312      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add84~1|cin
    Info (332115):     13.465      0.153 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add84~1|sumout
    Info (332115):     14.164      0.699 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~49|datab
    Info (332115):     15.053      0.889 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~49|cout
    Info (332115):     15.053      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~61|cin
    Info (332115):     15.053      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~61|cout
    Info (332115):     15.053      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~57|cin
    Info (332115):     15.099      0.046 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~57|cout
    Info (332115):     15.099      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~45|cin
    Info (332115):     15.099      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~45|cout
    Info (332115):     15.099      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~41|cin
    Info (332115):     15.145      0.046 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~41|cout
    Info (332115):     15.145      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~37|cin
    Info (332115):     15.145      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~37|cout
    Info (332115):     15.145      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~33|cin
    Info (332115):     15.191      0.046 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~33|cout
    Info (332115):     15.191      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~29|cin
    Info (332115):     15.191      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~29|cout
    Info (332115):     15.191      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add85~25|cin
    Info (332115):     15.537      0.346 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add85~25|sumout
    Info (332115):     16.483      0.946 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add92~17|datac
    Info (332115):     17.239      0.756 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add92~17|cout
    Info (332115):     17.239      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add92~13|cin
    Info (332115):     17.239      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add92~13|cout
    Info (332115):     17.239      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add92~9|cin
    Info (332115):     17.286      0.047 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add92~9|cout
    Info (332115):     17.286      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add92~5|cin
    Info (332115):     17.286      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add92~5|cout
    Info (332115):     17.286      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add92~1|cin
    Info (332115):     17.626      0.340 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add92~1|sumout
    Info (332115):     18.563      0.937 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add93~25|datac
    Info (332115):     19.312      0.749 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add93~25|cout
    Info (332115):     19.312      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add93~17|cin
    Info (332115):     19.312      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add93~17|cout
    Info (332115):     19.312      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add93~13|cin
    Info (332115):     19.358      0.046 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add93~13|cout
    Info (332115):     19.358      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add93~9|cin
    Info (332115):     19.358      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add93~9|cout
    Info (332115):     19.358      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add93~21|cin
    Info (332115):     19.707      0.349 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add93~21|sumout
    Info (332115):     19.966      0.259 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add96~69|datac
    Info (332115):     20.807      0.841 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add96~69|cout
    Info (332115):     20.807      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add96~65|cin
    Info (332115):     20.895      0.088 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add96~65|cout
    Info (332115):     20.895      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add96~49|cin
    Info (332115):     20.895      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add96~49|cout
    Info (332115):     20.895      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add96~45|cin
    Info (332115):     20.942      0.047 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add96~45|cout
    Info (332115):     20.942      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add96~53|cin
    Info (332115):     20.942      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add96~53|cout
    Info (332115):     20.942      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add96~41|cin
    Info (332115):     21.279      0.337 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add96~41|sumout
    Info (332115):     22.102      0.823 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~97|datac
    Info (332115):     22.851      0.749 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~97|cout
    Info (332115):     22.851      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~13|cin
    Info (332115):     22.851      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~13|cout
    Info (332115):     22.851      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~65|cin
    Info (332115):     22.897      0.046 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~65|cout
    Info (332115):     22.897      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~21|cin
    Info (332115):     22.897      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~21|cout
    Info (332115):     22.897      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~17|cin
    Info (332115):     22.940      0.043 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~17|cout
    Info (332115):     22.940      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~53|cin
    Info (332115):     22.940      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~53|cout
    Info (332115):     22.940      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~49|cin
    Info (332115):     23.045      0.105 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~49|cout
    Info (332115):     23.045      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~61|cin
    Info (332115):     23.045      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~61|cout
    Info (332115):     23.045      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~57|cin
    Info (332115):     23.091      0.046 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~57|cout
    Info (332115):     23.091      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~45|cin
    Info (332115):     23.091      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~45|cout
    Info (332115):     23.091      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~41|cin
    Info (332115):     23.137      0.046 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~41|cout
    Info (332115):     23.137      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~37|cin
    Info (332115):     23.137      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~37|cout
    Info (332115):     23.137      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~33|cin
    Info (332115):     23.183      0.046 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~33|cout
    Info (332115):     23.183      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~29|cin
    Info (332115):     23.183      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~29|cout
    Info (332115):     23.183      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~25|cin
    Info (332115):     23.241      0.058 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~25|cout
    Info (332115):     23.241      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~9|cin
    Info (332115):     23.241      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~9|cout
    Info (332115):     23.241      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add97~1|cin
    Info (332115):     23.628      0.387 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add97~1|sumout
    Info (332115):     23.628      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|cosine[4][30]|d
    Info (332115):     23.852      0.224 FF  CELL  system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|cosine[4][30]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.129      6.129  R        clock network delay
    Info (332115):     27.147      1.018           clock pessimism removed
    Info (332115):     27.047     -0.100           clock uncertainty
    Info (332115):     27.047      0.000     uTsu  system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|cosine[4][30]
    Info (332115): 
    Info (332115): Data Arrival Time  :    23.852
    Info (332115): Data Required Time :    27.047
    Info (332115): Slack              :     3.195 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 23.440 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     52.529      2.529  F        clock network delay
    Info (332115):     52.529      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     53.456      0.927 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     53.456      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     56.250      2.794 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     56.250      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    56.250
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    23.440 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.076
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.076 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|system_sdram:sdram|m_state.001000000
    Info (332115): To Node      : system:inst|system_sdram:sdram|m_addr[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.082      6.082  R        clock network delay
    Info (332115):      6.082      0.000     uTco  system:inst|system_sdram:sdram|m_state.001000000
    Info (332115):      6.082      0.000 RR  CELL  inst|sdram|m_state.001000000|q
    Info (332115):      7.183      1.101 RR    IC  inst|sdram|m_addr[1]|sload
    Info (332115):      7.736      0.553 RR  CELL  system:inst|system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.333      8.333  R        clock network delay
    Info (332115):      7.660     -0.673           clock pessimism removed
    Info (332115):      7.660      0.000           clock uncertainty
    Info (332115):      7.660      0.000      uTh  system:inst|system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.736
    Info (332115): Data Required Time :     7.660
    Info (332115): Slack              :     0.076 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.245
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.245 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[17]
    Info (332115): To Node      : system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[16]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.196      2.196  R        clock network delay
    Info (332115):      2.196      0.000     uTco  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[17]
    Info (332115):      2.196      0.000 RR  CELL  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[17]|q
    Info (332115):      2.403      0.207 RR    IC  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45|datad
    Info (332115):      2.567      0.164 RR  CELL  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45|combout
    Info (332115):      2.567      0.000 RR    IC  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]|d
    Info (332115):      2.624      0.057 RR  CELL  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[16]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.550      2.550  R        clock network delay
    Info (332115):      2.379     -0.171           clock pessimism removed
    Info (332115):      2.379      0.000           clock uncertainty
    Info (332115):      2.379      0.000      uTh  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[16]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.624
    Info (332115): Data Required Time :     2.379
    Info (332115): Slack              :     0.245 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.711
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.711 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.246      7.246  R        clock network delay
    Info (332115):      7.246      0.000     uTco  system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      7.246      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      8.116      0.870 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|dataf
    Info (332115):      8.196      0.080 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):     11.994      3.798 FF    IC  inst|cpu|cpu|the_system_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac|aclr[1]
    Info (332115):     13.277      1.283 FR  CELL  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.415      6.415  R        clock network delay
    Info (332115):     27.088      0.673           clock pessimism removed
    Info (332115):     26.988     -0.100           clock uncertainty
    Info (332115):     26.988      0.000     uTsu  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.277
    Info (332115): Data Required Time :    26.988
    Info (332115): Slack              :    13.711 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.719
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.719 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.346      2.346  R        clock network delay
    Info (332115):      2.346      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.346      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      4.143      1.797 FF    IC  inst|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      4.602      0.459 FR  CELL  system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.568      2.568  F        clock network delay
    Info (332115):     52.631      0.063           clock pessimism removed
    Info (332115):     52.321     -0.310           clock uncertainty
    Info (332115):     52.321      0.000     uTsu  system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.602
    Info (332115): Data Required Time :    52.321
    Info (332115): Slack              :    47.719 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.631
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.631 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.134      6.134  R        clock network delay
    Info (332115):      6.134      0.000     uTco  system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      6.134      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      6.445      0.311 FF    IC  inst|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]|clrn
    Info (332115):      6.845      0.400 FR  CELL  system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      7.252      7.252  R        clock network delay
    Info (332115):      6.214     -1.038           clock pessimism removed
    Info (332115):      6.214      0.000           clock uncertainty
    Info (332115):      6.214      0.000      uTh  system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.845
    Info (332115): Data Required Time :     6.214
    Info (332115): Slack              :     0.631 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.941
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.941 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[0]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.048      2.048  R        clock network delay
    Info (332115):      2.048      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.048      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.679      0.631 RR    IC  inst|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[0]|clrn
    Info (332115):      3.100      0.421 RF  CELL  system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.199      2.199  R        clock network delay
    Info (332115):      2.159     -0.040           clock pessimism removed
    Info (332115):      2.159      0.000           clock uncertainty
    Info (332115):      2.159      0.000      uTh  system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.100
    Info (332115): Data Required Time :     2.159
    Info (332115): Slack              :     0.941 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst4|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 10.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.654               0.000 sopc_clk 
    Info (332119):    25.357               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.087
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.087               0.000 altera_reserved_tck 
    Info (332119):     0.142               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 15.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.497               0.000 sopc_clk 
    Info (332119):    48.809               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.365
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.365               0.000 sopc_clk 
    Info (332119):     0.500               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 8.498
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.498               0.000 sopc_clk 
    Info (332119):    48.733               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 18.935 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.654
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 10.654 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|z_tmp[3][31]~DUPLICATE
    Info (332115): To Node      : system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|sine[4][31]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.962      3.962  R        clock network delay
    Info (332115):      3.962      0.000     uTco  system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|z_tmp[3][31]~DUPLICATE
    Info (332115):      3.962      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|z_tmp[3][31]~DUPLICATE|q
    Info (332115):      4.656      0.694 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add18~45|dataa
    Info (332115):      5.042      0.386 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~45|cout
    Info (332115):      5.042      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~49|cin
    Info (332115):      5.042      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~49|cout
    Info (332115):      5.042      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~41|cin
    Info (332115):      5.068      0.026 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~41|cout
    Info (332115):      5.068      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~37|cin
    Info (332115):      5.068      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~37|cout
    Info (332115):      5.068      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~33|cin
    Info (332115):      5.094      0.026 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~33|cout
    Info (332115):      5.094      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~29|cin
    Info (332115):      5.094      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~29|cout
    Info (332115):      5.094      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~25|cin
    Info (332115):      5.120      0.026 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~25|cout
    Info (332115):      5.120      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~73|cin
    Info (332115):      5.120      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~73|cout
    Info (332115):      5.120      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~69|cin
    Info (332115):      5.144      0.024 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~69|cout
    Info (332115):      5.144      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~81|cin
    Info (332115):      5.144      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~81|cout
    Info (332115):      5.144      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~77|cin
    Info (332115):      5.204      0.060 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~77|cout
    Info (332115):      5.204      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~61|cin
    Info (332115):      5.204      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~61|cout
    Info (332115):      5.204      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~57|cin
    Info (332115):      5.230      0.026 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~57|cout
    Info (332115):      5.230      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~65|cin
    Info (332115):      5.230      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~65|cout
    Info (332115):      5.230      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~53|cin
    Info (332115):      5.256      0.026 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~53|cout
    Info (332115):      5.256      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~5|cin
    Info (332115):      5.256      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~5|cout
    Info (332115):      5.256      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~21|cin
    Info (332115):      5.282      0.026 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~21|cout
    Info (332115):      5.282      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~13|cin
    Info (332115):      5.282      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~13|cout
    Info (332115):      5.282      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~9|cin
    Info (332115):      5.315      0.033 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~9|cout
    Info (332115):      5.315      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~17|cin
    Info (332115):      5.458      0.143 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~17|sumout
    Info (332115):      5.938      0.480 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~53|datad
    Info (332115):      6.191      0.253 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~53|cout
    Info (332115):      6.191      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~49|cin
    Info (332115):      6.249      0.058 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~49|cout
    Info (332115):      6.249      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~61|cin
    Info (332115):      6.249      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~61|cout
    Info (332115):      6.249      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~57|cin
    Info (332115):      6.272      0.023 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~57|cout
    Info (332115):      6.272      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~45|cin
    Info (332115):      6.272      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~45|cout
    Info (332115):      6.272      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~41|cin
    Info (332115):      6.295      0.023 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~41|cout
    Info (332115):      6.295      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~37|cin
    Info (332115):      6.295      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~37|cout
    Info (332115):      6.295      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~33|cin
    Info (332115):      6.318      0.023 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~33|cout
    Info (332115):      6.318      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~29|cin
    Info (332115):      6.318      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~29|cout
    Info (332115):      6.318      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~25|cin
    Info (332115):      6.346      0.028 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~25|cout
    Info (332115):      6.346      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~9|cin
    Info (332115):      6.346      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~9|cout
    Info (332115):      6.346      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~1|cin
    Info (332115):      6.395      0.049 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~1|cout
    Info (332115):      6.395      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~5|cin
    Info (332115):      6.538      0.143 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~5|sumout
    Info (332115):      7.191      0.653 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add86~5|datac
    Info (332115):      7.502      0.311 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add86~5|cout
    Info (332115):      7.502      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add86~1|cin
    Info (332115):      7.645      0.143 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add86~1|sumout
    Info (332115):      8.195      0.550 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~21|datad
    Info (332115):      8.449      0.254 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~21|cout
    Info (332115):      8.449      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~17|cin
    Info (332115):      8.472      0.023 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~17|cout
    Info (332115):      8.472      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~13|cin
    Info (332115):      8.472      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~13|cout
    Info (332115):      8.472      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~29|cin
    Info (332115):      8.495      0.023 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~29|cout
    Info (332115):      8.495      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~69|cin
    Info (332115):      8.495      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~69|cout
    Info (332115):      8.495      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~65|cin
    Info (332115):      8.518      0.023 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~65|cout
    Info (332115):      8.518      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~61|cin
    Info (332115):      8.518      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~61|cout
    Info (332115):      8.518      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~57|cin
    Info (332115):      8.656      0.138 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~57|sumout
    Info (332115):      9.381      0.725 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add90~45|datac
    Info (332115):      9.694      0.313 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add90~45|cout
    Info (332115):      9.694      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add90~5|cin
    Info (332115):      9.694      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add90~5|cout
    Info (332115):      9.694      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add90~13|cin
    Info (332115):      9.720      0.026 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add90~13|cout
    Info (332115):      9.720      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add90~9|cin
    Info (332115):      9.720      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add90~9|cout
    Info (332115):      9.720      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add90~1|cin
    Info (332115):      9.853      0.133 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add90~1|sumout
    Info (332115):     10.466      0.613 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~61|datad
    Info (332115):     10.720      0.254 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~61|cout
    Info (332115):     10.720      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~57|cin
    Info (332115):     10.743      0.023 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~57|cout
    Info (332115):     10.743      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~45|cin
    Info (332115):     10.743      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~45|cout
    Info (332115):     10.743      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~41|cin
    Info (332115):     10.766      0.023 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~41|cout
    Info (332115):     10.766      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~37|cin
    Info (332115):     10.766      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~37|cout
    Info (332115):     10.766      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~33|cin
    Info (332115):     10.789      0.023 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~33|cout
    Info (332115):     10.789      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~29|cin
    Info (332115):     10.789      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~29|cout
    Info (332115):     10.789      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~25|cin
    Info (332115):     10.928      0.139 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~25|sumout
    Info (332115):     11.503      0.575 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add98~17|datac
    Info (332115):     11.811      0.308 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add98~17|cout
    Info (332115):     11.811      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add98~13|cin
    Info (332115):     11.837      0.026 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add98~13|cout
    Info (332115):     11.837      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add98~9|cin
    Info (332115):     11.837      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add98~9|cout
    Info (332115):     11.837      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add98~5|cin
    Info (332115):     11.863      0.026 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add98~5|cout
    Info (332115):     11.863      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add98~1|cin
    Info (332115):     12.006      0.143 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add98~1|sumout
    Info (332115):     12.506      0.500 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~17|datad
    Info (332115):     12.760      0.254 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~17|cout
    Info (332115):     12.760      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~9|cin
    Info (332115):     12.783      0.023 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~9|cout
    Info (332115):     12.783      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~5|cin
    Info (332115):     12.783      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~5|cout
    Info (332115):     12.783      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~13|cin
    Info (332115):     12.806      0.023 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~13|cout
    Info (332115):     12.806      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~57|cin
    Info (332115):     12.806      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~57|cout
    Info (332115):     12.806      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~61|cin
    Info (332115):     12.829      0.023 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~61|cout
    Info (332115):     12.829      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~53|cin
    Info (332115):     12.829      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~53|cout
    Info (332115):     12.829      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~49|cin
    Info (332115):     12.857      0.028 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~49|cout
    Info (332115):     12.857      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~45|cin
    Info (332115):     12.857      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~45|cout
    Info (332115):     12.857      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~41|cin
    Info (332115):     12.906      0.049 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~41|cout
    Info (332115):     12.906      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~1|cin
    Info (332115):     13.049      0.143 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~1|sumout
    Info (332115):     13.049      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|sine[4][31]|d
    Info (332115):     13.178      0.129 RR  CELL  system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|sine[4][31]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.352      3.352  R        clock network delay
    Info (332115):     23.932      0.580           clock pessimism removed
    Info (332115):     23.832     -0.100           clock uncertainty
    Info (332115):     23.832      0.000     uTsu  system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|sine[4][31]
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.178
    Info (332115): Data Required Time :    23.832
    Info (332115): Slack              :    10.654 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.357 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     51.719      1.719  F        clock network delay
    Info (332115):     51.719      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     52.145      0.426 FF  CELL  altera_internal_jtag|tdo
    Info (332115):     52.145      0.000 FF    IC  altera_reserved_tdo~output|i
    Info (332115):     54.333      2.188 FF  CELL  altera_reserved_tdo~output|o
    Info (332115):     54.333      0.000 FF  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  F  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    54.333
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    25.357 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.087
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.087 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[17]
    Info (332115): To Node      : system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[16]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.167      1.167  R        clock network delay
    Info (332115):      1.167      0.000     uTco  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[17]
    Info (332115):      1.167      0.000 RR  CELL  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[17]|q
    Info (332115):      1.287      0.120 RR    IC  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45|datad
    Info (332115):      1.373      0.086 RR  CELL  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45|combout
    Info (332115):      1.373      0.000 RR    IC  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]|d
    Info (332115):      1.398      0.025 RR  CELL  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[16]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.414      1.414  R        clock network delay
    Info (332115):      1.311     -0.103           clock pessimism removed
    Info (332115):      1.311      0.000           clock uncertainty
    Info (332115):      1.311      0.000      uTh  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[16]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.398
    Info (332115): Data Required Time :     1.311
    Info (332115): Slack              :     0.087 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.142
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.142 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|system_sdram:sdram|m_state.001000000
    Info (332115): To Node      : system:inst|system_sdram:sdram|m_addr[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.329      3.329  R        clock network delay
    Info (332115):      3.329      0.000     uTco  system:inst|system_sdram:sdram|m_state.001000000
    Info (332115):      3.329      0.000 RR  CELL  inst|sdram|m_state.001000000|q
    Info (332115):      4.030      0.701 RR    IC  inst|sdram|m_addr[1]|sload
    Info (332115):      4.300      0.270 RR  CELL  system:inst|system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.555      4.555  R        clock network delay
    Info (332115):      4.158     -0.397           clock pessimism removed
    Info (332115):      4.158      0.000           clock uncertainty
    Info (332115):      4.158      0.000      uTh  system:inst|system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.300
    Info (332115): Data Required Time :     4.158
    Info (332115): Slack              :     0.142 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.497
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.497 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system:inst|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[4]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.975      3.975  R        clock network delay
    Info (332115):      3.975      0.000     uTco  system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.975      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      4.584      0.609 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|dataf
    Info (332115):      4.625      0.041 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):      7.879      3.254 FF    IC  inst|cpu|cpu|E_src2[4]|clrn
    Info (332115):      8.112      0.233 FR  CELL  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.312      3.312  R        clock network delay
    Info (332115):     23.709      0.397           clock pessimism removed
    Info (332115):     23.609     -0.100           clock uncertainty
    Info (332115):     23.609      0.000     uTsu  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.112
    Info (332115): Data Required Time :    23.609
    Info (332115): Slack              :    15.497 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.809
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.809 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.258      1.258  R        clock network delay
    Info (332115):      1.258      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.258      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.595      1.337 FF    IC  inst|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      2.826      0.231 FR  CELL  system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.912      1.912  F        clock network delay
    Info (332115):     51.945      0.033           clock pessimism removed
    Info (332115):     51.635     -0.310           clock uncertainty
    Info (332115):     51.635      0.000     uTsu  system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.826
    Info (332115): Data Required Time :    51.635
    Info (332115): Slack              :    48.809 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.365
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.365 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.352      3.352  R        clock network delay
    Info (332115):      3.352      0.000     uTco  system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.352      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      3.548      0.196 FF    IC  inst|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]|clrn
    Info (332115):      3.755      0.207 FR  CELL  system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.977      3.977  R        clock network delay
    Info (332115):      3.390     -0.587           clock pessimism removed
    Info (332115):      3.390      0.000           clock uncertainty
    Info (332115):      3.390      0.000      uTh  system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.755
    Info (332115): Data Required Time :     3.390
    Info (332115): Slack              :     0.365 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.500
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.500 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.792      0.792  R        clock network delay
    Info (332115):      0.792      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115):      0.792      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]|q
    Info (332115):      1.617      0.825 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg|clrn
    Info (332115):      1.851      0.234 RR  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.369      1.369  R        clock network delay
    Info (332115):      1.351     -0.018           clock pessimism removed
    Info (332115):      1.351      0.000           clock uncertainty
    Info (332115):      1.351      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.851
    Info (332115): Data Required Time :     1.351
    Info (332115): Slack              :     0.500 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst4|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 11.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.314               0.000 sopc_clk 
    Info (332119):    25.535               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.069               0.000 altera_reserved_tck 
    Info (332119):     0.077               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 16.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.043               0.000 sopc_clk 
    Info (332119):    49.061               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 sopc_clk 
    Info (332119):     0.434               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 8.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.454               0.000 sopc_clk 
    Info (332119):    48.733               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 19.026 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.314
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 11.314 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|z_tmp[3][31]~DUPLICATE
    Info (332115): To Node      : system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|sine[4][31]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.843      3.843  R        clock network delay
    Info (332115):      3.843      0.000     uTco  system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|z_tmp[3][31]~DUPLICATE
    Info (332115):      3.843      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|z_tmp[3][31]~DUPLICATE|q
    Info (332115):      4.454      0.611 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add18~45|dataa
    Info (332115):      4.840      0.386 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~45|cout
    Info (332115):      4.840      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~49|cin
    Info (332115):      4.840      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~49|cout
    Info (332115):      4.840      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~41|cin
    Info (332115):      4.867      0.027 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~41|cout
    Info (332115):      4.867      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~37|cin
    Info (332115):      4.867      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~37|cout
    Info (332115):      4.867      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~33|cin
    Info (332115):      4.894      0.027 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~33|cout
    Info (332115):      4.894      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~29|cin
    Info (332115):      4.894      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~29|cout
    Info (332115):      4.894      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~25|cin
    Info (332115):      4.921      0.027 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~25|cout
    Info (332115):      4.921      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~73|cin
    Info (332115):      4.921      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~73|cout
    Info (332115):      4.921      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~69|cin
    Info (332115):      4.946      0.025 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~69|cout
    Info (332115):      4.946      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~81|cin
    Info (332115):      4.946      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~81|cout
    Info (332115):      4.946      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~77|cin
    Info (332115):      5.002      0.056 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~77|cout
    Info (332115):      5.002      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~61|cin
    Info (332115):      5.002      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~61|cout
    Info (332115):      5.002      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~57|cin
    Info (332115):      5.029      0.027 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~57|cout
    Info (332115):      5.029      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~65|cin
    Info (332115):      5.029      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~65|cout
    Info (332115):      5.029      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~53|cin
    Info (332115):      5.056      0.027 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~53|cout
    Info (332115):      5.056      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~5|cin
    Info (332115):      5.056      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~5|cout
    Info (332115):      5.056      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~21|cin
    Info (332115):      5.083      0.027 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~21|cout
    Info (332115):      5.083      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~13|cin
    Info (332115):      5.083      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~13|cout
    Info (332115):      5.083      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~9|cin
    Info (332115):      5.117      0.034 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~9|cout
    Info (332115):      5.117      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add18~17|cin
    Info (332115):      5.260      0.143 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add18~17|sumout
    Info (332115):      5.679      0.419 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~53|datad
    Info (332115):      5.915      0.236 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~53|cout
    Info (332115):      5.915      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~49|cin
    Info (332115):      5.967      0.052 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~49|cout
    Info (332115):      5.967      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~61|cin
    Info (332115):      5.967      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~61|cout
    Info (332115):      5.967      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~57|cin
    Info (332115):      5.991      0.024 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~57|cout
    Info (332115):      5.991      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~45|cin
    Info (332115):      5.991      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~45|cout
    Info (332115):      5.991      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~41|cin
    Info (332115):      6.015      0.024 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~41|cout
    Info (332115):      6.015      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~37|cin
    Info (332115):      6.015      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~37|cout
    Info (332115):      6.015      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~33|cin
    Info (332115):      6.039      0.024 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~33|cout
    Info (332115):      6.039      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~29|cin
    Info (332115):      6.039      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~29|cout
    Info (332115):      6.039      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~25|cin
    Info (332115):      6.069      0.030 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~25|cout
    Info (332115):      6.069      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~9|cin
    Info (332115):      6.069      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~9|cout
    Info (332115):      6.069      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~1|cin
    Info (332115):      6.118      0.049 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~1|cout
    Info (332115):      6.118      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add19~5|cin
    Info (332115):      6.261      0.143 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add19~5|sumout
    Info (332115):      6.831      0.570 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add86~5|datac
    Info (332115):      7.141      0.310 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add86~5|cout
    Info (332115):      7.141      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add86~1|cin
    Info (332115):      7.284      0.143 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add86~1|sumout
    Info (332115):      7.765      0.481 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~21|datad
    Info (332115):      8.002      0.237 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~21|cout
    Info (332115):      8.002      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~17|cin
    Info (332115):      8.026      0.024 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~17|cout
    Info (332115):      8.026      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~13|cin
    Info (332115):      8.026      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~13|cout
    Info (332115):      8.026      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~29|cin
    Info (332115):      8.050      0.024 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~29|cout
    Info (332115):      8.050      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~69|cin
    Info (332115):      8.050      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~69|cout
    Info (332115):      8.050      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~65|cin
    Info (332115):      8.074      0.024 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~65|cout
    Info (332115):      8.074      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~61|cin
    Info (332115):      8.074      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~61|cout
    Info (332115):      8.074      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add87~57|cin
    Info (332115):      8.213      0.139 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add87~57|sumout
    Info (332115):      8.840      0.627 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add90~45|datac
    Info (332115):      9.152      0.312 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add90~45|cout
    Info (332115):      9.152      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add90~5|cin
    Info (332115):      9.152      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add90~5|cout
    Info (332115):      9.152      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add90~13|cin
    Info (332115):      9.179      0.027 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add90~13|cout
    Info (332115):      9.179      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add90~9|cin
    Info (332115):      9.179      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add90~9|cout
    Info (332115):      9.179      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add90~1|cin
    Info (332115):      9.314      0.135 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add90~1|sumout
    Info (332115):      9.850      0.536 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~61|datad
    Info (332115):     10.087      0.237 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~61|cout
    Info (332115):     10.087      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~57|cin
    Info (332115):     10.111      0.024 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~57|cout
    Info (332115):     10.111      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~45|cin
    Info (332115):     10.111      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~45|cout
    Info (332115):     10.111      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~41|cin
    Info (332115):     10.135      0.024 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~41|cout
    Info (332115):     10.135      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~37|cin
    Info (332115):     10.135      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~37|cout
    Info (332115):     10.135      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~33|cin
    Info (332115):     10.159      0.024 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~33|cout
    Info (332115):     10.159      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~29|cin
    Info (332115):     10.159      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~29|cout
    Info (332115):     10.159      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add91~25|cin
    Info (332115):     10.299      0.140 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add91~25|sumout
    Info (332115):     10.798      0.499 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add98~17|datac
    Info (332115):     11.105      0.307 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add98~17|cout
    Info (332115):     11.105      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add98~13|cin
    Info (332115):     11.132      0.027 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add98~13|cout
    Info (332115):     11.132      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add98~9|cin
    Info (332115):     11.132      0.000 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add98~9|cout
    Info (332115):     11.132      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add98~5|cin
    Info (332115):     11.159      0.027 RR  CELL  inst|eval_2_0|my_cosine|myCosine|Add98~5|cout
    Info (332115):     11.159      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|Add98~1|cin
    Info (332115):     11.302      0.143 RF  CELL  inst|eval_2_0|my_cosine|myCosine|Add98~1|sumout
    Info (332115):     11.742      0.440 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~17|datad
    Info (332115):     11.979      0.237 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~17|cout
    Info (332115):     11.979      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~9|cin
    Info (332115):     12.003      0.024 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~9|cout
    Info (332115):     12.003      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~5|cin
    Info (332115):     12.003      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~5|cout
    Info (332115):     12.003      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~13|cin
    Info (332115):     12.027      0.024 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~13|cout
    Info (332115):     12.027      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~57|cin
    Info (332115):     12.027      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~57|cout
    Info (332115):     12.027      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~61|cin
    Info (332115):     12.051      0.024 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~61|cout
    Info (332115):     12.051      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~53|cin
    Info (332115):     12.051      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~53|cout
    Info (332115):     12.051      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~49|cin
    Info (332115):     12.081      0.030 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~49|cout
    Info (332115):     12.081      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~45|cin
    Info (332115):     12.081      0.000 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~45|cout
    Info (332115):     12.081      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~41|cin
    Info (332115):     12.130      0.049 FF  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~41|cout
    Info (332115):     12.130      0.000 FF    IC  inst|eval_2_0|my_cosine|myCosine|Add99~1|cin
    Info (332115):     12.273      0.143 FR  CELL  inst|eval_2_0|my_cosine|myCosine|Add99~1|sumout
    Info (332115):     12.273      0.000 RR    IC  inst|eval_2_0|my_cosine|myCosine|sine[4][31]|d
    Info (332115):     12.398      0.125 RR  CELL  system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|sine[4][31]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.260      3.260  R        clock network delay
    Info (332115):     23.812      0.552           clock pessimism removed
    Info (332115):     23.712     -0.100           clock uncertainty
    Info (332115):     23.712      0.000     uTsu  system:inst|evaluate_2:eval_2_0|cordic_top:my_cosine|cosine:myCosine|sine[4][31]
    Info (332115): 
    Info (332115): Data Arrival Time  :    12.398
    Info (332115): Data Required Time :    23.712
    Info (332115): Slack              :    11.314 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.535 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     51.756      1.756  F        clock network delay
    Info (332115):     51.756      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     52.242      0.486 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     52.242      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     54.155      1.913 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     54.155      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    54.155
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    25.535 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.069
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.069 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[17]
    Info (332115): To Node      : system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[16]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.054      1.054  R        clock network delay
    Info (332115):      1.054      0.000     uTco  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[17]
    Info (332115):      1.054      0.000 RR  CELL  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[17]|q
    Info (332115):      1.160      0.106 RR    IC  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45|datad
    Info (332115):      1.241      0.081 RR  CELL  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45|combout
    Info (332115):      1.241      0.000 RR    IC  inst|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]|d
    Info (332115):      1.265      0.024 RR  CELL  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[16]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.289      1.289  R        clock network delay
    Info (332115):      1.196     -0.093           clock pessimism removed
    Info (332115):      1.196      0.000           clock uncertainty
    Info (332115):      1.196      0.000      uTh  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[16]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.265
    Info (332115): Data Required Time :     1.196
    Info (332115): Slack              :     0.069 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.077 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|system_sdram:sdram|m_state.001000000
    Info (332115): To Node      : system:inst|system_sdram:sdram|m_addr[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.234      3.234  R        clock network delay
    Info (332115):      3.234      0.000     uTco  system:inst|system_sdram:sdram|m_state.001000000
    Info (332115):      3.234      0.000 RR  CELL  inst|sdram|m_state.001000000|q
    Info (332115):      3.879      0.645 RR    IC  inst|sdram|m_addr[1]|sload
    Info (332115):      4.141      0.262 RR  CELL  system:inst|system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.433      4.433  R        clock network delay
    Info (332115):      4.064     -0.369           clock pessimism removed
    Info (332115):      4.064      0.000           clock uncertainty
    Info (332115):      4.064      0.000      uTh  system:inst|system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.141
    Info (332115): Data Required Time :     4.064
    Info (332115): Slack              :     0.077 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.043
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.043 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system:inst|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[4]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.850      3.850  R        clock network delay
    Info (332115):      3.850      0.000     uTco  system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.850      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      4.379      0.529 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|dataf
    Info (332115):      4.420      0.041 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):      7.230      2.810 FF    IC  inst|cpu|cpu|E_src2[4]|clrn
    Info (332115):      7.448      0.218 FR  CELL  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.222      3.222  R        clock network delay
    Info (332115):     23.591      0.369           clock pessimism removed
    Info (332115):     23.491     -0.100           clock uncertainty
    Info (332115):     23.491      0.000     uTsu  system:inst|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.448
    Info (332115): Data Required Time :    23.491
    Info (332115): Slack              :    16.043 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.061
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 49.061 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.147      1.147  R        clock network delay
    Info (332115):      1.147      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.147      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.303      1.156 FF    IC  inst|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      2.519      0.216 FR  CELL  system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.859      1.859  F        clock network delay
    Info (332115):     51.890      0.031           clock pessimism removed
    Info (332115):     51.580     -0.310           clock uncertainty
    Info (332115):     51.580      0.000     uTsu  system:inst|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.519
    Info (332115): Data Required Time :    51.580
    Info (332115): Slack              :    49.061 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.336
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.336 
    Info (332115): ===================================================================
    Info (332115): From Node    : system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.260      3.260  R        clock network delay
    Info (332115):      3.260      0.000     uTco  system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.260      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      3.437      0.177 FF    IC  inst|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]|clrn
    Info (332115):      3.629      0.192 FR  CELL  system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.852      3.852  R        clock network delay
    Info (332115):      3.293     -0.559           clock pessimism removed
    Info (332115):      3.293      0.000           clock uncertainty
    Info (332115):      3.293      0.000      uTh  system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.629
    Info (332115): Data Required Time :     3.293
    Info (332115): Slack              :     0.336 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.434
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.434 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.722      0.722  R        clock network delay
    Info (332115):      0.722      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115):      0.722      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]|q
    Info (332115):      1.440      0.718 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg|clrn
    Info (332115):      1.662      0.222 RR  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.246      1.246  R        clock network delay
    Info (332115):      1.228     -0.018           clock pessimism removed
    Info (332115):      1.228      0.000           clock uncertainty
    Info (332115):      1.228      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.662
    Info (332115): Data Required Time :     1.228
    Info (332115): Slack              :     0.434 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 5567 megabytes
    Info: Processing ended: Mon Mar 18 17:27:35 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:24


