{"vcs1":{"timestamp_begin":1739694575.916354423, "rt":1.53, "ut":0.59, "st":0.24}}
{"vcselab":{"timestamp_begin":1739694577.550041870, "rt":0.98, "ut":0.33, "st":0.07}}
{"link":{"timestamp_begin":1739694578.614716759, "rt":0.59, "ut":0.28, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739694575.140608641}
{"VCS_COMP_START_TIME": 1739694575.140608641}
{"VCS_COMP_END_TIME": 1739694581.512047045}
{"VCS_USER_OPTIONS": "-R +v2k -full64 testfixture_a.v ../syn/netlist/CLE_syn.v -v /home/m107/m107061543/icc/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +define+SDF -debug_acc +neg_tchk"}
{"vcs1": {"peak_mem": 350320}}
{"stitch_vcselab": {"peak_mem": 221992}}
