

================================================================
== Vitis HLS Report for 'test_scalaire'
================================================================
* Date:           Thu Jan 27 11:08:55 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ip_scalaire
* Solution:       ip_scalaire (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2851|     2851|  14.255 us|  14.255 us|  2852|  2852|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_test_scalaire_Pipeline_loop_1_fu_139  |test_scalaire_Pipeline_loop_1  |     2827|     2827|  14.135 us|  14.135 us|  2827|  2827|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       12|   5|   2434|   2894|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    446|    -|
|Register         |        -|   -|    244|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       12|   5|   2678|   3342|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       10|   6|      7|     18|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |bus_A_m_axi_U                             |bus_A_m_axi                    |        4|   0|  512|  580|    0|
    |bus_B_m_axi_U                             |bus_B_m_axi                    |        4|   0|  512|  580|    0|
    |bus_res_m_axi_U                           |bus_res_m_axi                  |        4|   0|  512|  580|    0|
    |control_s_axi_U                           |control_s_axi                  |        0|   0|  150|  232|    0|
    |grp_test_scalaire_Pipeline_loop_1_fu_139  |test_scalaire_Pipeline_loop_1  |        0|   5|  748|  922|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                               |       12|   5| 2434| 2894|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state3_io  |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  117|         26|    1|         26|
    |bus_A_ARADDR      |   14|          3|   32|         96|
    |bus_A_ARBURST     |    9|          2|    2|          4|
    |bus_A_ARCACHE     |    9|          2|    4|          8|
    |bus_A_ARID        |    9|          2|    1|          2|
    |bus_A_ARLEN       |   14|          3|   32|         96|
    |bus_A_ARLOCK      |    9|          2|    2|          4|
    |bus_A_ARPROT      |    9|          2|    3|          6|
    |bus_A_ARQOS       |    9|          2|    4|          8|
    |bus_A_ARREGION    |    9|          2|    4|          8|
    |bus_A_ARSIZE      |    9|          2|    3|          6|
    |bus_A_ARUSER      |    9|          2|    1|          2|
    |bus_A_ARVALID     |   14|          3|    1|          3|
    |bus_A_RREADY      |    9|          2|    1|          2|
    |bus_A_blk_n_AR    |    9|          2|    1|          2|
    |bus_B_ARADDR      |   14|          3|   32|         96|
    |bus_B_ARBURST     |    9|          2|    2|          4|
    |bus_B_ARCACHE     |    9|          2|    4|          8|
    |bus_B_ARID        |    9|          2|    1|          2|
    |bus_B_ARLEN       |   14|          3|   32|         96|
    |bus_B_ARLOCK      |    9|          2|    2|          4|
    |bus_B_ARPROT      |    9|          2|    3|          6|
    |bus_B_ARQOS       |    9|          2|    4|          8|
    |bus_B_ARREGION    |    9|          2|    4|          8|
    |bus_B_ARSIZE      |    9|          2|    3|          6|
    |bus_B_ARUSER      |    9|          2|    1|          2|
    |bus_B_ARVALID     |   14|          3|    1|          3|
    |bus_B_RREADY      |    9|          2|    1|          2|
    |bus_B_blk_n_AR    |    9|          2|    1|          2|
    |bus_res_WDATA     |   20|          4|   32|        128|
    |bus_res_blk_n_AW  |    9|          2|    1|          2|
    |bus_res_blk_n_B   |    9|          2|    1|          2|
    |bus_res_blk_n_W   |    9|          2|    1|          2|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  446|         98|  218|        654|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |A_0_data_reg                                           |  32|   0|   32|          0|
    |A_0_vld_reg                                            |   0|   0|    1|          1|
    |B_0_data_reg                                           |  32|   0|   32|          0|
    |B_0_vld_reg                                            |   0|   0|    1|          1|
    |ap_CS_fsm                                              |  25|   0|   25|          0|
    |bitcast_ln30_reg_258                                   |  32|   0|   32|          0|
    |grp_test_scalaire_Pipeline_loop_1_fu_139_ap_start_reg  |   1|   0|    1|          0|
    |res_0_data_reg                                         |  32|   0|   32|          0|
    |res_0_vld_reg                                          |   0|   0|    1|          1|
    |trunc_ln13_1_reg_230                                   |  30|   0|   30|          0|
    |trunc_ln1_reg_236                                      |  30|   0|   30|          0|
    |trunc_ln_reg_224                                       |  30|   0|   30|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 244|   0|  247|          3|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR    |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA     |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB     |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR    |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA     |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP     |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP     |  out|    2|       s_axi|        control|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_scalaire|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  test_scalaire|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|  test_scalaire|  return value|
|m_axi_bus_A_AWVALID     |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWREADY     |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWADDR      |  out|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWID        |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWLEN       |  out|    8|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWSIZE      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWBURST     |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWLOCK      |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWCACHE     |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWPROT      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWQOS       |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWREGION    |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWUSER      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WVALID      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WREADY      |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WDATA       |  out|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WSTRB       |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WLAST       |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WID         |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WUSER       |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARVALID     |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARREADY     |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARADDR      |  out|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARID        |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARLEN       |  out|    8|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARSIZE      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARBURST     |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARLOCK      |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARCACHE     |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARPROT      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARQOS       |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARREGION    |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARUSER      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RVALID      |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RREADY      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RDATA       |   in|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RLAST       |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RID         |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RUSER       |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RRESP       |   in|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BVALID      |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BREADY      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BRESP       |   in|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BID         |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BUSER       |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_B_AWVALID     |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWREADY     |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWADDR      |  out|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWID        |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWLEN       |  out|    8|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWSIZE      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWBURST     |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWLOCK      |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWCACHE     |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWPROT      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWQOS       |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWREGION    |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWUSER      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WVALID      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WREADY      |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WDATA       |  out|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WSTRB       |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WLAST       |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WID         |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WUSER       |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARVALID     |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARREADY     |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARADDR      |  out|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARID        |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARLEN       |  out|    8|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARSIZE      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARBURST     |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARLOCK      |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARCACHE     |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARPROT      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARQOS       |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARREGION    |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARUSER      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RVALID      |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RREADY      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RDATA       |   in|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RLAST       |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RID         |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RUSER       |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RRESP       |   in|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BVALID      |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BREADY      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BRESP       |   in|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BID         |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BUSER       |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_res_AWVALID   |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWREADY   |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWADDR    |  out|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWID      |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWLEN     |  out|    8|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWSIZE    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWBURST   |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWLOCK    |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWCACHE   |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWPROT    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWQOS     |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWREGION  |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWUSER    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WVALID    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WREADY    |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WDATA     |  out|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WSTRB     |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WLAST     |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WID       |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WUSER     |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARVALID   |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARREADY   |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARADDR    |  out|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARID      |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARLEN     |  out|    8|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARSIZE    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARBURST   |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARLOCK    |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARCACHE   |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARPROT    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARQOS     |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARREGION  |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARUSER    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RVALID    |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RREADY    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RDATA     |   in|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RLAST     |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RID       |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RUSER     |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RRESP     |   in|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BVALID    |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BREADY    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BRESP     |   in|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BID       |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BUSER     |   in|    1|       m_axi|        bus_res|       pointer|
+------------------------+-----+-----+------------+---------------+--------------+

