`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2020/05/10 16:46:07
// Design Name: 
// Module Name: mem
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
/*
    reset
    clk
	exe_contr_word[31:0]	
	exe_int_contr_word[7:0]	
	exe_res[31:0]	
	mem_data_in[31:0]	
	mem_cp0_data_in[31:0]	
	mem_hilo_data[31:0]	
	mem_data[31:0]	
	mem_pc[31:0]	
	exe_des[6:0]	
	exe_wr_hilo[1:0]	
	mem_tran_data_addr			æ˜¯å¦éœ?è¦åå¤„ç†å™? CP0 è¿›è¡Œè™šæ‹Ÿåœ°å€åˆ°ç‰©ç†åœ°å?çš„åœ°å?è½¬æ¢ 
	mem_sorl					å­˜å–å­˜å‚¨å™¨çš„æ“ä½œæ˜¯å†™æ“ä½œè¿˜æ˜¯è¯»æ“ä½?
	mem_wr_en						æ˜¯å¦æŠŠæ•°æ®å†™å…¥å­˜å‚¨å™¨
	mem_rd_cp0_reg				å­˜å– CP0 çš„æ“ä½œæ˜¯è¯»æ“ä½?
	mem_wr_cp0_reg				å­˜å– CP0 çš„æ“ä½œæ˜¯å†™æ“ä½?
	mem_tlb_op_en				ä¸? CP0 è¿›è¡Œ TLB æ“ä½œçš„ä½¿èƒ½ä¿¡å?
	mem_data_addr[31:0]			éœ?è¦å­˜å‚¨çš„æ•°æ®åœ°å€
	mem_data_out[31:0]			cpuè¾“å‡ºçš„æ•°æ?
	mem_int_contr[7:0]			ä¸­æ–­æ§åˆ¶ä¿¡å·
	mem_cp0_reg_index[4:0]		CP0ç›¸å…³å¯„å­˜å™¨æ“ä½œçš„é€‰å€ä¿¡å· 
	mem_tlb_op[1:0]				CP0è¿›è¡Œçš? TLB æ“ä½œç±»å‹
	mem_res[31:0]				MEMçº§çš„æŒ‡ä»¤æ•°æ®ç»“æœï¼Ÿï¼Ÿ
	mem_contr_word[31:0]		æµæ°´ä¸‹ä¸€é˜¶æ®µ
	wb_hilo_data[31:0]			æµæ°´ä¸‹ä¸€é˜¶æ®µ
	mem_2id_res[31:0]			æ•°æ®ç›¸å…³æ—¶å‰é€’ç»™IDæ›¿æ¢æ¥æº
	mem_2id_hilo[31:0]			æ•°æ®ç›¸å…³æ—¶å‰é€’ç»™IDæ›¿æ¢æ¥æº
	mem_des[6:0]				åé¦ˆIDï¼Œå¤„ç†æ•°æ®ç›¸å…³çš„æ§åˆ¶ä¿¡å·
	mem_wr_hilo[1:0]			åé¦ˆIDï¼Œå¤„ç†æ•°æ®ç›¸å…³çš„æ§åˆ¶ä¿¡å·
	mem_int_pc[31:0]			ä¸­æ–­æ¢å¤åœ°å€ã€?


*/

module MEM(
    input clk,
    input reset,
    input delay,
	input [31:0]exe_contr_word,
	input [15:0]exe_int_contr_word,
	input [2:0]exe_size_contr,
	input [31:0]exe_res,
	input [31:0]mem_data_in,
	input [31:0]mem_cp0_data_in,
	input [31:0]exe_hi_data,
	input [31:0]exe_lo_data,
	input [31:0]mem_data,
	input [31:0]mem_pc,
	input [6:0]exe_des,
	input [1:0]exe_wr_hilo,
	input mem_cln,
	output mem_tran_data_addr,
	output mem_sorl,
	output mem_load_en,
	output mem_wr_en,
	output mem_rd_cp0_reg,
	output mem_wr_cp0_reg,
	output mem_tlb_op_en,
	output [31:0]mem_data_addr,
	output [31:0]mem_data_out,
	output [15:0]mem_int_contr,
	output [4:0]mem_cp0_reg_index,
	output [31:0]mem_cp0_data_out,
	output [1:0]mem_tlb_op,
	output [31:0]mem_res,
	output [31:0]mem_contr_word,
	output [2:0]mem_size_contr,
	output [31:0]mem_hi_data,
	output [31:0]mem_lo_data,
	output [31:0]mem_2id_res,
	output [31:0]mem_2id_hilo,
	output [6:0]mem_des,
	output [1:0]mem_wr_hilo,
	output [31:0]mem_int_pc,
	output [31:0]wb_pc


    );
	reg [31:0]mem_mux;
	reg [31:0]mem_data_addr;
	reg [31:0]mem_data_out;
	reg mem_tran_data_addr;
	reg mem_sorl;
	reg mem_load_en;
	reg [15:0]mem_int_contr;
	reg mem_wr_en;
	reg	mem_rd_cp0_reg;
	reg	mem_wr_cp0_reg;
	reg	mem_tlb_op_en;
	reg	[4:0]mem_cp0_reg_index;
	reg	[31:0]mem_cp0_data_out;
	reg	[1:0]mem_tlb_op;
	reg	[31:0]mem_int_pc;
	reg	[31:0]mem_hi_data;
	reg	[31:0]mem_lo_data;
	reg	[31:0]mem_contr_word;
	wire[2:0]mem_size_contr;
	reg	[31:0]mem_res;
	reg	[31:0]wb_pc;
	wire[31:0]mem_2id_res;
	reg[31:0]mem_2id_hilo;
	reg[6:0]mem_des;
	reg[1:0]mem_wr_hilo;
	reg mem_cln_req;
	
	assign mem_size_contr=exe_size_contr; 
	
	always@(*)//CP0æ“ä½œç›¸å…³æŒ‡ä»¤
	begin 
		mem_data_addr=exe_res; 
		// mem_data_out<=mem_data; 
		mem_tran_data_addr=(exe_contr_word[7]||exe_contr_word[8]); //
		mem_sorl=exe_contr_word[7]; 
		mem_int_contr=exe_int_contr_word; //
		mem_wr_en=exe_contr_word[7]; 
		mem_load_en=exe_contr_word[8];
		mem_rd_cp0_reg=exe_contr_word[16]; //
		mem_wr_cp0_reg=exe_contr_word[15]; //
		mem_tlb_op_en=exe_contr_word[19]; //
		mem_cp0_reg_index=exe_contr_word[14:10]; //
		mem_tlb_op=exe_contr_word[18:17]; //
		mem_int_pc=mem_pc; //
		mem_cp0_data_out=mem_data;
	end 
	always@(*)
	begin
		begin 
		case(exe_size_contr)
			3'b001:begin
				// mem_data_out={24'b0,mem_data[7:0]};;
				mem_data_out={4{mem_data[7:0]}};
			end
			3'b010:begin
				mem_data_out={2{mem_data[15:0]}};
			end			
			3'b011:begin
				mem_data_out=mem_data;
			end			
			default:begin
				mem_data_out=32'b0;
			end			
		endcase
	end 
	end
	
	always@(*)//å°†åŸè®¾è®¡çš„ä¸²è?2_1è¯‘ç å™¨æ”¹ä½œä¸€ä¸ªå››è¾“å…¥é€‰æ‹©å™?//å…³äºè¾“å…¥æ•°æ®çš„é?‰æ‹©
	begin 
		case({exe_contr_word[16],exe_contr_word[8],exe_size_contr})
			5'b00000:begin
				mem_mux[31:0]=exe_res;
			end
			5'b01001:begin
				mem_mux[31:0]={{24{byte_data[7]}},byte_data[7:0]};//b
			end			
			5'b01101:begin
				mem_mux[31:0]={24'b0,byte_data};//ub
			end			
			5'b01010:begin
				mem_mux[31:0]={{16{hawo_data[15]}},hawo_data[15:0]};//hw
			end			
			5'b01110:begin
				mem_mux[31:0]={16'b0,hawo_data};//uhw
			end
			5'b01011:begin
				mem_mux[31:0]=mem_data_in;//w
			end
			5'b10000:begin
				mem_mux[31:0]=mem_cp0_data_in;
			end
			5'b11000:begin
				mem_mux[31:0]=mem_cp0_data_in;
			end
			default:begin
				mem_mux[31:0]=32'b0;
			end
		endcase
	end 
	
	reg [7:0]byte_data;
	reg [15:0]hawo_data;
	
	always@(*)//ä»å†…å­˜è¾“å…¥ä¸­é€‰æ‹©æ­£ç¡®çš„åŠå­—å’Œå­—èŠ‚
	begin 
		case({mem_data_addr[1],mem_data_addr[0]})
			2'b00:begin
				byte_data=mem_data_in[7:0];
			end
			2'b01:begin
				byte_data=mem_data_in[15:8];
			end			
			2'b10:begin
				byte_data=mem_data_in[23:16];
			end			
			2'b11:begin
				byte_data=mem_data_in[31:24];
			end			
		endcase
		case(mem_data_addr[1])
			1'b0:begin
				hawo_data=mem_data_in[15:0];
			end
			1'b1:begin
				hawo_data=mem_data_in[31:16];
			end				
		endcase
	end
	
	always @(negedge reset or posedge clk) //åŸè®¾è®¡çš„æµæ°´çº¿ï¼Œç»“åˆä¸Šä¸€ä¸ªalwaysé‡æ–°å®ç°
    begin  
		if(reset==0||(!delay&&(mem_cln_req||mem_cln))) 
			begin 
				mem_res<=32'b0; 
				mem_contr_word<=32'b0; 
				mem_hi_data<=32'b0; 
				mem_lo_data<=32'b0; 
				mem_cln_fin<=1'b1;
				// mem_cln_req<=1'b0;
			end 
		// else if(mem_cln)
			// begin
				// mem_hi_data<=32'b0; 
				// mem_lo_data<=32'b0;
				// mem_contr_word<=32'b0; 
				// mem_res<=32'b0; 
				// wb_pc<=32'b0; 
			// end			
        else if(!delay)
			begin 
				mem_hi_data<=exe_hi_data; 
				mem_lo_data<=exe_lo_data; 
				mem_contr_word<=exe_contr_word; 
				mem_res<=mem_mux; 
				wb_pc<=mem_pc;
				mem_cln_fin<=1'b0;
            end
		else
			begin
				mem_hi_data<=32'b0; 
				mem_lo_data<=32'b0;
				mem_contr_word<=32'b0; 
				mem_res<=32'b0; 
				wb_pc<=32'b0; 
				mem_cln_fin<=1'b1;
			end			
			
    end 
	
	reg mem_cln_fin;
	always@(posedge clk)
	begin
		if(!delay&&mem_cln_req)
			mem_cln_req<=1'b0;
		else if(mem_cln&&delay)
			mem_cln_req<=1'b1;
	end
	
	
	always @(exe_des or exe_wr_hilo) 
	begin  
		mem_des=exe_des; 
		mem_wr_hilo=exe_wr_hilo; 
	end 
	
	//å’ŒEXEä¸?æ ·çš„å¤„ç†æ–¹å¼ï¼Œåœ¨å¯„å­˜å™¨å‰ç›´æ¥ç›¸è¿ç»“æœï¼Œå°†æ•°æ®å‰é?’æå‰ï¼Œä¹Ÿè®¸å¹¶ä¸æ­£ç¡®
	assign mem_2id_res=mem_mux;
	// assign mem_2id_hilo=mem_mux;
	always@(*)
	begin
		case(mem_wr_hilo)//ALUOPå‚è¿ƒpage45
			2'b01:begin
				mem_2id_hilo=exe_hi_data;
			end
			2'b10:begin
				mem_2id_hilo=exe_lo_data;
			end			
			default:begin
				mem_2id_hilo=exe_lo_data;//æ•°æ®ä»å¯„å­˜å™¨å †æ¥hi==lo
				
			end
		endcase			
	end

endmodule
