
GccApplication2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000742  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00000742  000007d6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000013  00800068  00800068  000007de  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000007de  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000810  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000220  00000000  00000000  0000084c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001a01  00000000  00000000  00000a6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b14  00000000  00000000  0000246d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000012c8  00000000  00000000  00002f81  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000830  00000000  00000000  0000424c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000f96  00000000  00000000  00004a7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000010d6  00000000  00000000  00005a12  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001b8  00000000  00000000  00006ae8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 7f 01 	jmp	0x2fe	; 0x2fe <__vector_3>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 14 03 	jmp	0x628	; 0x628 <__vector_5>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 e3 02 	jmp	0x5c6	; 0x5c6 <__vector_10>
  2c:	0c 94 ac 02 	jmp	0x558	; 0x558 <__vector_11>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e2 e4       	ldi	r30, 0x42	; 66
  68:	f7 e0       	ldi	r31, 0x07	; 7
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a8 36       	cpi	r26, 0x68	; 104
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a8 e6       	ldi	r26, 0x68	; 104
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ab 37       	cpi	r26, 0x7B	; 123
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 4b 01 	call	0x296	; 0x296 <main>
  8a:	0c 94 9f 03 	jmp	0x73e	; 0x73e <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <gpioPinWrite>:
		pin_val = PORTD_PIN & u8_pin;		/* set pins*/
		break;
	}
	if(!pin_val) return 0x00;
	else return 0x01;
}
  92:	cf 93       	push	r28
  94:	df 93       	push	r29
  96:	00 d0       	rcall	.+0      	; 0x98 <gpioPinWrite+0x6>
  98:	1f 92       	push	r1
  9a:	cd b7       	in	r28, 0x3d	; 61
  9c:	de b7       	in	r29, 0x3e	; 62
  9e:	89 83       	std	Y+1, r24	; 0x01
  a0:	6a 83       	std	Y+2, r22	; 0x02
  a2:	4b 83       	std	Y+3, r20	; 0x03
  a4:	8b 81       	ldd	r24, Y+3	; 0x03
  a6:	88 23       	and	r24, r24
  a8:	09 f0       	breq	.+2      	; 0xac <gpioPinWrite+0x1a>
  aa:	42 c0       	rjmp	.+132    	; 0x130 <gpioPinWrite+0x9e>
  ac:	8a 81       	ldd	r24, Y+2	; 0x02
  ae:	80 95       	com	r24
  b0:	8a 83       	std	Y+2, r24	; 0x02
  b2:	89 81       	ldd	r24, Y+1	; 0x01
  b4:	88 2f       	mov	r24, r24
  b6:	90 e0       	ldi	r25, 0x00	; 0
  b8:	81 30       	cpi	r24, 0x01	; 1
  ba:	91 05       	cpc	r25, r1
  bc:	b9 f0       	breq	.+46     	; 0xec <gpioPinWrite+0x5a>
  be:	82 30       	cpi	r24, 0x02	; 2
  c0:	91 05       	cpc	r25, r1
  c2:	1c f4       	brge	.+6      	; 0xca <gpioPinWrite+0x38>
  c4:	89 2b       	or	r24, r25
  c6:	39 f0       	breq	.+14     	; 0xd6 <gpioPinWrite+0x44>
  c8:	71 c0       	rjmp	.+226    	; 0x1ac <gpioPinWrite+0x11a>
  ca:	82 30       	cpi	r24, 0x02	; 2
  cc:	91 05       	cpc	r25, r1
  ce:	c9 f0       	breq	.+50     	; 0x102 <gpioPinWrite+0x70>
  d0:	03 97       	sbiw	r24, 0x03	; 3
  d2:	11 f1       	breq	.+68     	; 0x118 <gpioPinWrite+0x86>
  d4:	6b c0       	rjmp	.+214    	; 0x1ac <gpioPinWrite+0x11a>
  d6:	8b e3       	ldi	r24, 0x3B	; 59
  d8:	90 e0       	ldi	r25, 0x00	; 0
  da:	2b e3       	ldi	r18, 0x3B	; 59
  dc:	30 e0       	ldi	r19, 0x00	; 0
  de:	f9 01       	movw	r30, r18
  e0:	30 81       	ld	r19, Z
  e2:	2a 81       	ldd	r18, Y+2	; 0x02
  e4:	23 23       	and	r18, r19
  e6:	fc 01       	movw	r30, r24
  e8:	20 83       	st	Z, r18
  ea:	60 c0       	rjmp	.+192    	; 0x1ac <gpioPinWrite+0x11a>
  ec:	88 e3       	ldi	r24, 0x38	; 56
  ee:	90 e0       	ldi	r25, 0x00	; 0
  f0:	28 e3       	ldi	r18, 0x38	; 56
  f2:	30 e0       	ldi	r19, 0x00	; 0
  f4:	f9 01       	movw	r30, r18
  f6:	30 81       	ld	r19, Z
  f8:	2a 81       	ldd	r18, Y+2	; 0x02
  fa:	23 23       	and	r18, r19
  fc:	fc 01       	movw	r30, r24
  fe:	20 83       	st	Z, r18
 100:	55 c0       	rjmp	.+170    	; 0x1ac <gpioPinWrite+0x11a>
 102:	85 e3       	ldi	r24, 0x35	; 53
 104:	90 e0       	ldi	r25, 0x00	; 0
 106:	25 e3       	ldi	r18, 0x35	; 53
 108:	30 e0       	ldi	r19, 0x00	; 0
 10a:	f9 01       	movw	r30, r18
 10c:	30 81       	ld	r19, Z
 10e:	2a 81       	ldd	r18, Y+2	; 0x02
 110:	23 23       	and	r18, r19
 112:	fc 01       	movw	r30, r24
 114:	20 83       	st	Z, r18
 116:	4a c0       	rjmp	.+148    	; 0x1ac <gpioPinWrite+0x11a>
 118:	82 e3       	ldi	r24, 0x32	; 50
 11a:	90 e0       	ldi	r25, 0x00	; 0
 11c:	22 e3       	ldi	r18, 0x32	; 50
 11e:	30 e0       	ldi	r19, 0x00	; 0
 120:	f9 01       	movw	r30, r18
 122:	30 81       	ld	r19, Z
 124:	2a 81       	ldd	r18, Y+2	; 0x02
 126:	23 23       	and	r18, r19
 128:	fc 01       	movw	r30, r24
 12a:	20 83       	st	Z, r18
 12c:	00 00       	nop
 12e:	3e c0       	rjmp	.+124    	; 0x1ac <gpioPinWrite+0x11a>
 130:	89 81       	ldd	r24, Y+1	; 0x01
 132:	88 2f       	mov	r24, r24
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	81 30       	cpi	r24, 0x01	; 1
 138:	91 05       	cpc	r25, r1
 13a:	b9 f0       	breq	.+46     	; 0x16a <gpioPinWrite+0xd8>
 13c:	82 30       	cpi	r24, 0x02	; 2
 13e:	91 05       	cpc	r25, r1
 140:	1c f4       	brge	.+6      	; 0x148 <gpioPinWrite+0xb6>
 142:	89 2b       	or	r24, r25
 144:	39 f0       	breq	.+14     	; 0x154 <gpioPinWrite+0xc2>
 146:	32 c0       	rjmp	.+100    	; 0x1ac <gpioPinWrite+0x11a>
 148:	82 30       	cpi	r24, 0x02	; 2
 14a:	91 05       	cpc	r25, r1
 14c:	c9 f0       	breq	.+50     	; 0x180 <gpioPinWrite+0xee>
 14e:	03 97       	sbiw	r24, 0x03	; 3
 150:	11 f1       	breq	.+68     	; 0x196 <gpioPinWrite+0x104>
 152:	2c c0       	rjmp	.+88     	; 0x1ac <gpioPinWrite+0x11a>
 154:	8b e3       	ldi	r24, 0x3B	; 59
 156:	90 e0       	ldi	r25, 0x00	; 0
 158:	2b e3       	ldi	r18, 0x3B	; 59
 15a:	30 e0       	ldi	r19, 0x00	; 0
 15c:	f9 01       	movw	r30, r18
 15e:	30 81       	ld	r19, Z
 160:	2a 81       	ldd	r18, Y+2	; 0x02
 162:	23 2b       	or	r18, r19
 164:	fc 01       	movw	r30, r24
 166:	20 83       	st	Z, r18
 168:	21 c0       	rjmp	.+66     	; 0x1ac <gpioPinWrite+0x11a>
 16a:	88 e3       	ldi	r24, 0x38	; 56
 16c:	90 e0       	ldi	r25, 0x00	; 0
 16e:	28 e3       	ldi	r18, 0x38	; 56
 170:	30 e0       	ldi	r19, 0x00	; 0
 172:	f9 01       	movw	r30, r18
 174:	30 81       	ld	r19, Z
 176:	2a 81       	ldd	r18, Y+2	; 0x02
 178:	23 2b       	or	r18, r19
 17a:	fc 01       	movw	r30, r24
 17c:	20 83       	st	Z, r18
 17e:	16 c0       	rjmp	.+44     	; 0x1ac <gpioPinWrite+0x11a>
 180:	85 e3       	ldi	r24, 0x35	; 53
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	25 e3       	ldi	r18, 0x35	; 53
 186:	30 e0       	ldi	r19, 0x00	; 0
 188:	f9 01       	movw	r30, r18
 18a:	30 81       	ld	r19, Z
 18c:	2a 81       	ldd	r18, Y+2	; 0x02
 18e:	23 2b       	or	r18, r19
 190:	fc 01       	movw	r30, r24
 192:	20 83       	st	Z, r18
 194:	0b c0       	rjmp	.+22     	; 0x1ac <gpioPinWrite+0x11a>
 196:	82 e3       	ldi	r24, 0x32	; 50
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	22 e3       	ldi	r18, 0x32	; 50
 19c:	30 e0       	ldi	r19, 0x00	; 0
 19e:	f9 01       	movw	r30, r18
 1a0:	30 81       	ld	r19, Z
 1a2:	2a 81       	ldd	r18, Y+2	; 0x02
 1a4:	23 2b       	or	r18, r19
 1a6:	fc 01       	movw	r30, r24
 1a8:	20 83       	st	Z, r18
 1aa:	00 00       	nop
 1ac:	00 00       	nop
 1ae:	0f 90       	pop	r0
 1b0:	0f 90       	pop	r0
 1b2:	0f 90       	pop	r0
 1b4:	df 91       	pop	r29
 1b6:	cf 91       	pop	r28
 1b8:	08 95       	ret

000001ba <gpioPortDirection>:
 * @param direction: set the port direction and takes the following values
 * 				- 0x00 -> Input
 * 				- 0xff -> Output
 */
void gpioPortDirection(uint8_t u8_port, uint8_t u8_direction)
{
 1ba:	cf 93       	push	r28
 1bc:	df 93       	push	r29
 1be:	00 d0       	rcall	.+0      	; 0x1c0 <gpioPortDirection+0x6>
 1c0:	cd b7       	in	r28, 0x3d	; 61
 1c2:	de b7       	in	r29, 0x3e	; 62
 1c4:	89 83       	std	Y+1, r24	; 0x01
 1c6:	6a 83       	std	Y+2, r22	; 0x02
	switch(u8_port)
 1c8:	89 81       	ldd	r24, Y+1	; 0x01
 1ca:	88 2f       	mov	r24, r24
 1cc:	90 e0       	ldi	r25, 0x00	; 0
 1ce:	81 30       	cpi	r24, 0x01	; 1
 1d0:	91 05       	cpc	r25, r1
 1d2:	91 f0       	breq	.+36     	; 0x1f8 <gpioPortDirection+0x3e>
 1d4:	82 30       	cpi	r24, 0x02	; 2
 1d6:	91 05       	cpc	r25, r1
 1d8:	1c f4       	brge	.+6      	; 0x1e0 <gpioPortDirection+0x26>
 1da:	89 2b       	or	r24, r25
 1dc:	39 f0       	breq	.+14     	; 0x1ec <gpioPortDirection+0x32>
		break;
		case 3: /* GPIOD */
		PORTD_DIR = u8_direction;
		break;
	}	
}
 1de:	1e c0       	rjmp	.+60     	; 0x21c <gpioPortDirection+0x62>
 * 				- 0x00 -> Input
 * 				- 0xff -> Output
 */
void gpioPortDirection(uint8_t u8_port, uint8_t u8_direction)
{
	switch(u8_port)
 1e0:	82 30       	cpi	r24, 0x02	; 2
 1e2:	91 05       	cpc	r25, r1
 1e4:	79 f0       	breq	.+30     	; 0x204 <gpioPortDirection+0x4a>
 1e6:	03 97       	sbiw	r24, 0x03	; 3
 1e8:	99 f0       	breq	.+38     	; 0x210 <gpioPortDirection+0x56>
		break;
		case 3: /* GPIOD */
		PORTD_DIR = u8_direction;
		break;
	}	
}
 1ea:	18 c0       	rjmp	.+48     	; 0x21c <gpioPortDirection+0x62>
void gpioPortDirection(uint8_t u8_port, uint8_t u8_direction)
{
	switch(u8_port)
	{
		case 0: /* GPIOA */
		PORTA_DIR = u8_direction;
 1ec:	8a e3       	ldi	r24, 0x3A	; 58
 1ee:	90 e0       	ldi	r25, 0x00	; 0
 1f0:	2a 81       	ldd	r18, Y+2	; 0x02
 1f2:	fc 01       	movw	r30, r24
 1f4:	20 83       	st	Z, r18
		break;
 1f6:	12 c0       	rjmp	.+36     	; 0x21c <gpioPortDirection+0x62>
		case 1: /* GPIOB */
		PORTB_DIR = u8_direction;
 1f8:	87 e3       	ldi	r24, 0x37	; 55
 1fa:	90 e0       	ldi	r25, 0x00	; 0
 1fc:	2a 81       	ldd	r18, Y+2	; 0x02
 1fe:	fc 01       	movw	r30, r24
 200:	20 83       	st	Z, r18
		break;
 202:	0c c0       	rjmp	.+24     	; 0x21c <gpioPortDirection+0x62>
		case 2: /* GPIOC */
		PORTC_DIR = u8_direction;
 204:	84 e3       	ldi	r24, 0x34	; 52
 206:	90 e0       	ldi	r25, 0x00	; 0
 208:	2a 81       	ldd	r18, Y+2	; 0x02
 20a:	fc 01       	movw	r30, r24
 20c:	20 83       	st	Z, r18
		break;
 20e:	06 c0       	rjmp	.+12     	; 0x21c <gpioPortDirection+0x62>
		case 3: /* GPIOD */
		PORTD_DIR = u8_direction;
 210:	81 e3       	ldi	r24, 0x31	; 49
 212:	90 e0       	ldi	r25, 0x00	; 0
 214:	2a 81       	ldd	r18, Y+2	; 0x02
 216:	fc 01       	movw	r30, r24
 218:	20 83       	st	Z, r18
		break;
 21a:	00 00       	nop
	}	
}
 21c:	00 00       	nop
 21e:	0f 90       	pop	r0
 220:	0f 90       	pop	r0
 222:	df 91       	pop	r29
 224:	cf 91       	pop	r28
 226:	08 95       	ret

00000228 <gpioPortWrite>:
 * @param value: set the port value and takes the following values
 * 				- 0x00 -> Low
 * 				- 0xff -> High
 */
void gpioPortWrite(uint8_t u8_port, uint8_t u8_value)
{
 228:	cf 93       	push	r28
 22a:	df 93       	push	r29
 22c:	00 d0       	rcall	.+0      	; 0x22e <gpioPortWrite+0x6>
 22e:	cd b7       	in	r28, 0x3d	; 61
 230:	de b7       	in	r29, 0x3e	; 62
 232:	89 83       	std	Y+1, r24	; 0x01
 234:	6a 83       	std	Y+2, r22	; 0x02
	switch(u8_port)
 236:	89 81       	ldd	r24, Y+1	; 0x01
 238:	88 2f       	mov	r24, r24
 23a:	90 e0       	ldi	r25, 0x00	; 0
 23c:	81 30       	cpi	r24, 0x01	; 1
 23e:	91 05       	cpc	r25, r1
 240:	91 f0       	breq	.+36     	; 0x266 <gpioPortWrite+0x3e>
 242:	82 30       	cpi	r24, 0x02	; 2
 244:	91 05       	cpc	r25, r1
 246:	1c f4       	brge	.+6      	; 0x24e <gpioPortWrite+0x26>
 248:	89 2b       	or	r24, r25
 24a:	39 f0       	breq	.+14     	; 0x25a <gpioPortWrite+0x32>
		case 3: /* GPIOD */
		PORTD_DATA = u8_value;
		break;
	}
	
}
 24c:	1e c0       	rjmp	.+60     	; 0x28a <gpioPortWrite+0x62>
 * 				- 0x00 -> Low
 * 				- 0xff -> High
 */
void gpioPortWrite(uint8_t u8_port, uint8_t u8_value)
{
	switch(u8_port)
 24e:	82 30       	cpi	r24, 0x02	; 2
 250:	91 05       	cpc	r25, r1
 252:	79 f0       	breq	.+30     	; 0x272 <gpioPortWrite+0x4a>
 254:	03 97       	sbiw	r24, 0x03	; 3
 256:	99 f0       	breq	.+38     	; 0x27e <gpioPortWrite+0x56>
		case 3: /* GPIOD */
		PORTD_DATA = u8_value;
		break;
	}
	
}
 258:	18 c0       	rjmp	.+48     	; 0x28a <gpioPortWrite+0x62>
void gpioPortWrite(uint8_t u8_port, uint8_t u8_value)
{
	switch(u8_port)
	{
		case 0: /* GPIOA */
		PORTA_DATA = u8_value;
 25a:	8b e3       	ldi	r24, 0x3B	; 59
 25c:	90 e0       	ldi	r25, 0x00	; 0
 25e:	2a 81       	ldd	r18, Y+2	; 0x02
 260:	fc 01       	movw	r30, r24
 262:	20 83       	st	Z, r18
		break;
 264:	12 c0       	rjmp	.+36     	; 0x28a <gpioPortWrite+0x62>
		case 1: /* GPIOB */
		PORTB_DATA = u8_value;
 266:	88 e3       	ldi	r24, 0x38	; 56
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	2a 81       	ldd	r18, Y+2	; 0x02
 26c:	fc 01       	movw	r30, r24
 26e:	20 83       	st	Z, r18
		break;
 270:	0c c0       	rjmp	.+24     	; 0x28a <gpioPortWrite+0x62>
		case 2: /* GPIOC */
		PORTC_DATA = u8_value;
 272:	85 e3       	ldi	r24, 0x35	; 53
 274:	90 e0       	ldi	r25, 0x00	; 0
 276:	2a 81       	ldd	r18, Y+2	; 0x02
 278:	fc 01       	movw	r30, r24
 27a:	20 83       	st	Z, r18
		break;
 27c:	06 c0       	rjmp	.+12     	; 0x28a <gpioPortWrite+0x62>
		case 3: /* GPIOD */
		PORTD_DATA = u8_value;
 27e:	82 e3       	ldi	r24, 0x32	; 50
 280:	90 e0       	ldi	r25, 0x00	; 0
 282:	2a 81       	ldd	r18, Y+2	; 0x02
 284:	fc 01       	movw	r30, r24
 286:	20 83       	st	Z, r18
		break;
 288:	00 00       	nop
	}
	
}
 28a:	00 00       	nop
 28c:	0f 90       	pop	r0
 28e:	0f 90       	pop	r0
 290:	df 91       	pop	r29
 292:	cf 91       	pop	r28
 294:	08 95       	ret

00000296 <main>:
         gu_distance_read = LOW;
         gpioPinWrite(ULTRA_EN_GPIO,ULTRA_ENABLE_BIT,HIGH);         
         timer0DelayMs(1);
         gpioPinWrite(ULTRA_EN_GPIO,ULTRA_ENABLE_BIT,LOW);                     
      }     
   }
 296:	cf 93       	push	r28
 298:	df 93       	push	r29
 29a:	cd b7       	in	r28, 0x3d	; 61
 29c:	de b7       	in	r29, 0x3e	; 62
 29e:	0e 94 56 01 	call	0x2ac	; 0x2ac <myUsartAsFullDuplexPollingTest>
 2a2:	80 e0       	ldi	r24, 0x00	; 0
 2a4:	90 e0       	ldi	r25, 0x00	; 0
 2a6:	df 91       	pop	r29
 2a8:	cf 91       	pop	r28
 2aa:	08 95       	ret

000002ac <myUsartAsFullDuplexPollingTest>:
 2ac:	cf 93       	push	r28
 2ae:	df 93       	push	r29
 2b0:	1f 92       	push	r1
 2b2:	cd b7       	in	r28, 0x3d	; 61
 2b4:	de b7       	in	r29, 0x3e	; 62
 2b6:	19 82       	std	Y+1, r1	; 0x01
 2b8:	0e 94 35 03 	call	0x66a	; 0x66a <Usart_Init>
 2bc:	6f ef       	ldi	r22, 0xFF	; 255
 2be:	81 e0       	ldi	r24, 0x01	; 1
 2c0:	0e 94 dd 00 	call	0x1ba	; 0x1ba <gpioPortDirection>
 2c4:	60 e0       	ldi	r22, 0x00	; 0
 2c6:	81 e0       	ldi	r24, 0x01	; 1
 2c8:	0e 94 14 01 	call	0x228	; 0x228 <gpioPortWrite>
 2cc:	0e 94 72 03 	call	0x6e4	; 0x6e4 <UsartReadRxPolling>
 2d0:	89 83       	std	Y+1, r24	; 0x01
 2d2:	89 81       	ldd	r24, Y+1	; 0x01
 2d4:	80 53       	subi	r24, 0x30	; 48
 2d6:	82 95       	swap	r24
 2d8:	80 7f       	andi	r24, 0xF0	; 240
 2da:	68 2f       	mov	r22, r24
 2dc:	81 e0       	ldi	r24, 0x01	; 1
 2de:	0e 94 14 01 	call	0x228	; 0x228 <gpioPortWrite>
 2e2:	89 81       	ldd	r24, Y+1	; 0x01
 2e4:	0e 94 84 03 	call	0x708	; 0x708 <UsartWriteTxPolling>
 2e8:	64 ef       	ldi	r22, 0xF4	; 244
 2ea:	71 e0       	ldi	r23, 0x01	; 1
 2ec:	80 e0       	ldi	r24, 0x00	; 0
 2ee:	90 e0       	ldi	r25, 0x00	; 0
 2f0:	0e 94 16 02 	call	0x42c	; 0x42c <softwareDelayMs>
 2f4:	60 e0       	ldi	r22, 0x00	; 0
 2f6:	81 e0       	ldi	r24, 0x01	; 1
 2f8:	0e 94 14 01 	call	0x228	; 0x228 <gpioPortWrite>
 2fc:	e7 cf       	rjmp	.-50     	; 0x2cc <myUsartAsFullDuplexPollingTest+0x20>

000002fe <__vector_3>:
   
}

/************ INT2 ISR ***********/
ISR_INT2()
{
 2fe:	78 94       	sei
 300:	1f 92       	push	r1
 302:	0f 92       	push	r0
 304:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 308:	0f 92       	push	r0
 30a:	11 24       	eor	r1, r1
 30c:	2f 93       	push	r18
 30e:	3f 93       	push	r19
 310:	4f 93       	push	r20
 312:	5f 93       	push	r21
 314:	6f 93       	push	r22
 316:	7f 93       	push	r23
 318:	8f 93       	push	r24
 31a:	9f 93       	push	r25
 31c:	af 93       	push	r26
 31e:	bf 93       	push	r27
 320:	ef 93       	push	r30
 322:	ff 93       	push	r31
 324:	cf 93       	push	r28
 326:	df 93       	push	r29
 328:	cd b7       	in	r28, 0x3d	; 61
 32a:	de b7       	in	r29, 0x3e	; 62
   if(MCUCSR & BIT6)  /* if ISC2 is set --> Rising edge */
 32c:	84 e5       	ldi	r24, 0x54	; 84
 32e:	90 e0       	ldi	r25, 0x00	; 0
 330:	fc 01       	movw	r30, r24
 332:	80 81       	ld	r24, Z
 334:	88 2f       	mov	r24, r24
 336:	90 e0       	ldi	r25, 0x00	; 0
 338:	80 74       	andi	r24, 0x40	; 64
 33a:	99 27       	eor	r25, r25
 33c:	89 2b       	or	r24, r25
 33e:	39 f1       	breq	.+78     	; 0x38e <__vector_3+0x90>
   {
      /*start timer2*/
      timer2Start();
 340:	0e 94 86 02 	call	0x50c	; 0x50c <timer2Start>
      /*change edge*/
      /**********/
      /*Disable INT2*/
      GICR &= ~(BIT5);
 344:	8b e5       	ldi	r24, 0x5B	; 91
 346:	90 e0       	ldi	r25, 0x00	; 0
 348:	2b e5       	ldi	r18, 0x5B	; 91
 34a:	30 e0       	ldi	r19, 0x00	; 0
 34c:	f9 01       	movw	r30, r18
 34e:	20 81       	ld	r18, Z
 350:	2f 7d       	andi	r18, 0xDF	; 223
 352:	fc 01       	movw	r30, r24
 354:	20 83       	st	Z, r18
      /*Set ISC2 to (0) : that will fire INT2 on falling edge */
      MCUCSR &= (~BIT6);      
 356:	84 e5       	ldi	r24, 0x54	; 84
 358:	90 e0       	ldi	r25, 0x00	; 0
 35a:	24 e5       	ldi	r18, 0x54	; 84
 35c:	30 e0       	ldi	r19, 0x00	; 0
 35e:	f9 01       	movw	r30, r18
 360:	20 81       	ld	r18, Z
 362:	2f 7b       	andi	r18, 0xBF	; 191
 364:	fc 01       	movw	r30, r24
 366:	20 83       	st	Z, r18
      /*Reset INTF2 flag bit by setting 1*/
      GIFR |= BIT5;
 368:	8a e5       	ldi	r24, 0x5A	; 90
 36a:	90 e0       	ldi	r25, 0x00	; 0
 36c:	2a e5       	ldi	r18, 0x5A	; 90
 36e:	30 e0       	ldi	r19, 0x00	; 0
 370:	f9 01       	movw	r30, r18
 372:	20 81       	ld	r18, Z
 374:	20 62       	ori	r18, 0x20	; 32
 376:	fc 01       	movw	r30, r24
 378:	20 83       	st	Z, r18
      /*Enable INT2*/
      GICR |= (BIT5);            
 37a:	8b e5       	ldi	r24, 0x5B	; 91
 37c:	90 e0       	ldi	r25, 0x00	; 0
 37e:	2b e5       	ldi	r18, 0x5B	; 91
 380:	30 e0       	ldi	r19, 0x00	; 0
 382:	f9 01       	movw	r30, r18
 384:	20 81       	ld	r18, Z
 386:	20 62       	ori	r18, 0x20	; 32
 388:	fc 01       	movw	r30, r24
 38a:	20 83       	st	Z, r18
      GICR |= (BIT5);
      /*set read flag*/
      gu_distance_read = HIGH;
   }    
   
}
 38c:	3a c0       	rjmp	.+116    	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
      /*Reset INTF2 flag bit by setting 1*/
      GIFR |= BIT5;
      /*Enable INT2*/
      GICR |= (BIT5);            
   }
   else if(!(MCUCSR & BIT6)) /* if ISC2 is set to (0) --> Falling Edge */ /* assert its value !!!??*/
 38e:	84 e5       	ldi	r24, 0x54	; 84
 390:	90 e0       	ldi	r25, 0x00	; 0
 392:	fc 01       	movw	r30, r24
 394:	80 81       	ld	r24, Z
 396:	88 2f       	mov	r24, r24
 398:	90 e0       	ldi	r25, 0x00	; 0
 39a:	80 74       	andi	r24, 0x40	; 64
 39c:	99 27       	eor	r25, r25
 39e:	89 2b       	or	r24, r25
 3a0:	81 f5       	brne	.+96     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
   {
      /*stop timer counter*/
      timer2Stop();
 3a2:	0e 94 9c 02 	call	0x538	; 0x538 <timer2Stop>
      /*read TCNT2*/
      gu_sw_icu = timer2Read();
 3a6:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <timer2Read>
 3aa:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <gu_sw_icu>
      /*Reset TCNT2*/
      timer2Set(0);
 3ae:	80 e0       	ldi	r24, 0x00	; 0
 3b0:	0e 94 4d 02 	call	0x49a	; 0x49a <timer2Set>
      /*change edge*/
      /**********/
      /*Disable INT2*/
      GICR &= ~(BIT5);
 3b4:	8b e5       	ldi	r24, 0x5B	; 91
 3b6:	90 e0       	ldi	r25, 0x00	; 0
 3b8:	2b e5       	ldi	r18, 0x5B	; 91
 3ba:	30 e0       	ldi	r19, 0x00	; 0
 3bc:	f9 01       	movw	r30, r18
 3be:	20 81       	ld	r18, Z
 3c0:	2f 7d       	andi	r18, 0xDF	; 223
 3c2:	fc 01       	movw	r30, r24
 3c4:	20 83       	st	Z, r18
      /*Set ISC2 to (1) : that will fire INT2 on rising edge */
      MCUCSR |= (BIT6);      
 3c6:	84 e5       	ldi	r24, 0x54	; 84
 3c8:	90 e0       	ldi	r25, 0x00	; 0
 3ca:	24 e5       	ldi	r18, 0x54	; 84
 3cc:	30 e0       	ldi	r19, 0x00	; 0
 3ce:	f9 01       	movw	r30, r18
 3d0:	20 81       	ld	r18, Z
 3d2:	20 64       	ori	r18, 0x40	; 64
 3d4:	fc 01       	movw	r30, r24
 3d6:	20 83       	st	Z, r18
      /*Reset INTF2 flag bit by setting 1*/
      GIFR |= BIT5;
 3d8:	8a e5       	ldi	r24, 0x5A	; 90
 3da:	90 e0       	ldi	r25, 0x00	; 0
 3dc:	2a e5       	ldi	r18, 0x5A	; 90
 3de:	30 e0       	ldi	r19, 0x00	; 0
 3e0:	f9 01       	movw	r30, r18
 3e2:	20 81       	ld	r18, Z
 3e4:	20 62       	ori	r18, 0x20	; 32
 3e6:	fc 01       	movw	r30, r24
 3e8:	20 83       	st	Z, r18
      /*Enable INT2*/
      GICR |= (BIT5);
 3ea:	8b e5       	ldi	r24, 0x5B	; 91
 3ec:	90 e0       	ldi	r25, 0x00	; 0
 3ee:	2b e5       	ldi	r18, 0x5B	; 91
 3f0:	30 e0       	ldi	r19, 0x00	; 0
 3f2:	f9 01       	movw	r30, r18
 3f4:	20 81       	ld	r18, Z
 3f6:	20 62       	ori	r18, 0x20	; 32
 3f8:	fc 01       	movw	r30, r24
 3fa:	20 83       	st	Z, r18
      /*set read flag*/
      gu_distance_read = HIGH;
 3fc:	8f ef       	ldi	r24, 0xFF	; 255
 3fe:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <__data_end>
   }    
   
}
 402:	00 00       	nop
 404:	df 91       	pop	r29
 406:	cf 91       	pop	r28
 408:	ff 91       	pop	r31
 40a:	ef 91       	pop	r30
 40c:	bf 91       	pop	r27
 40e:	af 91       	pop	r26
 410:	9f 91       	pop	r25
 412:	8f 91       	pop	r24
 414:	7f 91       	pop	r23
 416:	6f 91       	pop	r22
 418:	5f 91       	pop	r21
 41a:	4f 91       	pop	r20
 41c:	3f 91       	pop	r19
 41e:	2f 91       	pop	r18
 420:	0f 90       	pop	r0
 422:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 426:	0f 90       	pop	r0
 428:	1f 90       	pop	r1
 42a:	18 95       	reti

0000042c <softwareDelayMs>:
 * Description: this delay function operate in a polling manner
 * 				don't use it with RTOSs
 * @param a_delay_in_ms: the milli-seconds
 */
void softwareDelayMs(uint32_t u32_delay_in_ms)
{
 42c:	cf 93       	push	r28
 42e:	df 93       	push	r29
 430:	00 d0       	rcall	.+0      	; 0x432 <softwareDelayMs+0x6>
 432:	00 d0       	rcall	.+0      	; 0x434 <softwareDelayMs+0x8>
 434:	00 d0       	rcall	.+0      	; 0x436 <softwareDelayMs+0xa>
 436:	cd b7       	in	r28, 0x3d	; 61
 438:	de b7       	in	r29, 0x3e	; 62
 43a:	6b 83       	std	Y+3, r22	; 0x03
 43c:	7c 83       	std	Y+4, r23	; 0x04
 43e:	8d 83       	std	Y+5, r24	; 0x05
 440:	9e 83       	std	Y+6, r25	; 0x06
	while(u32_delay_in_ms > 0)
 442:	19 c0       	rjmp	.+50     	; 0x476 <softwareDelayMs+0x4a>
	{
		volatile uint16_t i = 360;
 444:	88 e6       	ldi	r24, 0x68	; 104
 446:	91 e0       	ldi	r25, 0x01	; 1
 448:	9a 83       	std	Y+2, r25	; 0x02
 44a:	89 83       	std	Y+1, r24	; 0x01
		while(i>0)
 44c:	05 c0       	rjmp	.+10     	; 0x458 <softwareDelayMs+0x2c>
		{
			i--;
 44e:	89 81       	ldd	r24, Y+1	; 0x01
 450:	9a 81       	ldd	r25, Y+2	; 0x02
 452:	01 97       	sbiw	r24, 0x01	; 1
 454:	9a 83       	std	Y+2, r25	; 0x02
 456:	89 83       	std	Y+1, r24	; 0x01
void softwareDelayMs(uint32_t u32_delay_in_ms)
{
	while(u32_delay_in_ms > 0)
	{
		volatile uint16_t i = 360;
		while(i>0)
 458:	89 81       	ldd	r24, Y+1	; 0x01
 45a:	9a 81       	ldd	r25, Y+2	; 0x02
 45c:	89 2b       	or	r24, r25
 45e:	b9 f7       	brne	.-18     	; 0x44e <softwareDelayMs+0x22>
		{
			i--;
		}
		u32_delay_in_ms--;		
 460:	8b 81       	ldd	r24, Y+3	; 0x03
 462:	9c 81       	ldd	r25, Y+4	; 0x04
 464:	ad 81       	ldd	r26, Y+5	; 0x05
 466:	be 81       	ldd	r27, Y+6	; 0x06
 468:	01 97       	sbiw	r24, 0x01	; 1
 46a:	a1 09       	sbc	r26, r1
 46c:	b1 09       	sbc	r27, r1
 46e:	8b 83       	std	Y+3, r24	; 0x03
 470:	9c 83       	std	Y+4, r25	; 0x04
 472:	ad 83       	std	Y+5, r26	; 0x05
 474:	be 83       	std	Y+6, r27	; 0x06
 * 				don't use it with RTOSs
 * @param a_delay_in_ms: the milli-seconds
 */
void softwareDelayMs(uint32_t u32_delay_in_ms)
{
	while(u32_delay_in_ms > 0)
 476:	8b 81       	ldd	r24, Y+3	; 0x03
 478:	9c 81       	ldd	r25, Y+4	; 0x04
 47a:	ad 81       	ldd	r26, Y+5	; 0x05
 47c:	be 81       	ldd	r27, Y+6	; 0x06
 47e:	89 2b       	or	r24, r25
 480:	8a 2b       	or	r24, r26
 482:	8b 2b       	or	r24, r27
 484:	f9 f6       	brne	.-66     	; 0x444 <softwareDelayMs+0x18>
		{
			i--;
		}
		u32_delay_in_ms--;		
	}
}
 486:	00 00       	nop
 488:	26 96       	adiw	r28, 0x06	; 6
 48a:	0f b6       	in	r0, 0x3f	; 63
 48c:	f8 94       	cli
 48e:	de bf       	out	0x3e, r29	; 62
 490:	0f be       	out	0x3f, r0	; 63
 492:	cd bf       	out	0x3d, r28	; 61
 494:	df 91       	pop	r29
 496:	cf 91       	pop	r28
 498:	08 95       	ret

0000049a <timer2Set>:
       TIMSK &= ~(timer2.en_interruptMask);
       /* clear Global interrupt bit*/
       cli();
       break;
   } 
}
 49a:	cf 93       	push	r28
 49c:	df 93       	push	r29
 49e:	1f 92       	push	r1
 4a0:	cd b7       	in	r28, 0x3d	; 61
 4a2:	de b7       	in	r29, 0x3e	; 62
 4a4:	89 83       	std	Y+1, r24	; 0x01
 4a6:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <timer0>
 4aa:	88 2f       	mov	r24, r24
 4ac:	90 e0       	ldi	r25, 0x00	; 0
 4ae:	00 97       	sbiw	r24, 0x00	; 0
 4b0:	19 f0       	breq	.+6      	; 0x4b8 <timer2Set+0x1e>
 4b2:	08 97       	sbiw	r24, 0x08	; 8
 4b4:	61 f0       	breq	.+24     	; 0x4ce <timer2Set+0x34>
 4b6:	1a c0       	rjmp	.+52     	; 0x4ec <timer2Set+0x52>
 4b8:	84 e4       	ldi	r24, 0x44	; 68
 4ba:	90 e0       	ldi	r25, 0x00	; 0
 4bc:	24 e4       	ldi	r18, 0x44	; 68
 4be:	30 e0       	ldi	r19, 0x00	; 0
 4c0:	f9 01       	movw	r30, r18
 4c2:	30 81       	ld	r19, Z
 4c4:	29 81       	ldd	r18, Y+1	; 0x01
 4c6:	23 2b       	or	r18, r19
 4c8:	fc 01       	movw	r30, r24
 4ca:	20 83       	st	Z, r18
 4cc:	0f c0       	rjmp	.+30     	; 0x4ec <timer2Set+0x52>
 4ce:	84 e4       	ldi	r24, 0x44	; 68
 4d0:	90 e0       	ldi	r25, 0x00	; 0
 4d2:	fc 01       	movw	r30, r24
 4d4:	10 82       	st	Z, r1
 4d6:	83 e4       	ldi	r24, 0x43	; 67
 4d8:	90 e0       	ldi	r25, 0x00	; 0
 4da:	23 e4       	ldi	r18, 0x43	; 67
 4dc:	30 e0       	ldi	r19, 0x00	; 0
 4de:	f9 01       	movw	r30, r18
 4e0:	30 81       	ld	r19, Z
 4e2:	29 81       	ldd	r18, Y+1	; 0x01
 4e4:	23 2b       	or	r18, r19
 4e6:	fc 01       	movw	r30, r24
 4e8:	20 83       	st	Z, r18
 4ea:	00 00       	nop
 4ec:	00 00       	nop
 4ee:	0f 90       	pop	r0
 4f0:	df 91       	pop	r29
 4f2:	cf 91       	pop	r28
 4f4:	08 95       	ret

000004f6 <timer2Read>:
 4f6:	cf 93       	push	r28
 4f8:	df 93       	push	r29
 4fa:	cd b7       	in	r28, 0x3d	; 61
 4fc:	de b7       	in	r29, 0x3e	; 62
 4fe:	84 e4       	ldi	r24, 0x44	; 68
 500:	90 e0       	ldi	r25, 0x00	; 0
 502:	fc 01       	movw	r30, r24
 504:	80 81       	ld	r24, Z
 506:	df 91       	pop	r29
 508:	cf 91       	pop	r28
 50a:	08 95       	ret

0000050c <timer2Start>:
 50c:	cf 93       	push	r28
 50e:	df 93       	push	r29
 510:	cd b7       	in	r28, 0x3d	; 61
 512:	de b7       	in	r29, 0x3e	; 62
 514:	85 e4       	ldi	r24, 0x45	; 69
 516:	90 e0       	ldi	r25, 0x00	; 0
 518:	25 e4       	ldi	r18, 0x45	; 69
 51a:	30 e0       	ldi	r19, 0x00	; 0
 51c:	f9 01       	movw	r30, r18
 51e:	30 81       	ld	r19, Z
 520:	40 91 71 00 	lds	r20, 0x0071	; 0x800071 <timer2>
 524:	20 91 73 00 	lds	r18, 0x0073	; 0x800073 <timer2+0x2>
 528:	24 2b       	or	r18, r20
 52a:	23 2b       	or	r18, r19
 52c:	fc 01       	movw	r30, r24
 52e:	20 83       	st	Z, r18
 530:	00 00       	nop
 532:	df 91       	pop	r29
 534:	cf 91       	pop	r28
 536:	08 95       	ret

00000538 <timer2Stop>:
 538:	cf 93       	push	r28
 53a:	df 93       	push	r29
 53c:	cd b7       	in	r28, 0x3d	; 61
 53e:	de b7       	in	r29, 0x3e	; 62
 540:	85 e4       	ldi	r24, 0x45	; 69
 542:	90 e0       	ldi	r25, 0x00	; 0
 544:	fc 01       	movw	r30, r24
 546:	80 81       	ld	r24, Z
 548:	85 e4       	ldi	r24, 0x45	; 69
 54a:	90 e0       	ldi	r25, 0x00	; 0
 54c:	fc 01       	movw	r30, r24
 54e:	10 82       	st	Z, r1
 550:	00 00       	nop
 552:	df 91       	pop	r29
 554:	cf 91       	pop	r28
 556:	08 95       	ret

00000558 <__vector_11>:

/************************************************ Timers ISRs Control **********************************************************/
ISR_TIMER0_OVF(){
 558:	78 94       	sei
 55a:	1f 92       	push	r1
 55c:	0f 92       	push	r0
 55e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 562:	0f 92       	push	r0
 564:	11 24       	eor	r1, r1
 566:	2f 93       	push	r18
 568:	3f 93       	push	r19
 56a:	4f 93       	push	r20
 56c:	5f 93       	push	r21
 56e:	6f 93       	push	r22
 570:	7f 93       	push	r23
 572:	8f 93       	push	r24
 574:	9f 93       	push	r25
 576:	af 93       	push	r26
 578:	bf 93       	push	r27
 57a:	ef 93       	push	r30
 57c:	ff 93       	push	r31
 57e:	cf 93       	push	r28
 580:	df 93       	push	r29
 582:	cd b7       	in	r28, 0x3d	; 61
 584:	de b7       	in	r29, 0x3e	; 62
   /*reset pins*/
   gpioPinWrite(GPIOD,(BIT4|BIT5),LOW);
 586:	40 e0       	ldi	r20, 0x00	; 0
 588:	60 e3       	ldi	r22, 0x30	; 48
 58a:	83 e0       	ldi	r24, 0x03	; 3
 58c:	0e 94 49 00 	call	0x92	; 0x92 <gpioPinWrite>
   /*reload TCNT0*/
   TCNT0 = gu8_preloader;  //debug point
 590:	82 e5       	ldi	r24, 0x52	; 82
 592:	90 e0       	ldi	r25, 0x00	; 0
 594:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <gu8_preloader>
 598:	fc 01       	movw	r30, r24
 59a:	20 83       	st	Z, r18
}
 59c:	00 00       	nop
 59e:	df 91       	pop	r29
 5a0:	cf 91       	pop	r28
 5a2:	ff 91       	pop	r31
 5a4:	ef 91       	pop	r30
 5a6:	bf 91       	pop	r27
 5a8:	af 91       	pop	r26
 5aa:	9f 91       	pop	r25
 5ac:	8f 91       	pop	r24
 5ae:	7f 91       	pop	r23
 5b0:	6f 91       	pop	r22
 5b2:	5f 91       	pop	r21
 5b4:	4f 91       	pop	r20
 5b6:	3f 91       	pop	r19
 5b8:	2f 91       	pop	r18
 5ba:	0f 90       	pop	r0
 5bc:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 5c0:	0f 90       	pop	r0
 5c2:	1f 90       	pop	r1
 5c4:	18 95       	reti

000005c6 <__vector_10>:

ISR_TIMER0_COMP(){
 5c6:	78 94       	sei
 5c8:	1f 92       	push	r1
 5ca:	0f 92       	push	r0
 5cc:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 5d0:	0f 92       	push	r0
 5d2:	11 24       	eor	r1, r1
 5d4:	2f 93       	push	r18
 5d6:	3f 93       	push	r19
 5d8:	4f 93       	push	r20
 5da:	5f 93       	push	r21
 5dc:	6f 93       	push	r22
 5de:	7f 93       	push	r23
 5e0:	8f 93       	push	r24
 5e2:	9f 93       	push	r25
 5e4:	af 93       	push	r26
 5e6:	bf 93       	push	r27
 5e8:	ef 93       	push	r30
 5ea:	ff 93       	push	r31
 5ec:	cf 93       	push	r28
 5ee:	df 93       	push	r29
 5f0:	cd b7       	in	r28, 0x3d	; 61
 5f2:	de b7       	in	r29, 0x3e	; 62
   /*set pins*/
   gpioPinWrite(GPIOD,(BIT4|BIT5),HIGH);
 5f4:	4f ef       	ldi	r20, 0xFF	; 255
 5f6:	60 e3       	ldi	r22, 0x30	; 48
 5f8:	83 e0       	ldi	r24, 0x03	; 3
 5fa:	0e 94 49 00 	call	0x92	; 0x92 <gpioPinWrite>
}
 5fe:	00 00       	nop
 600:	df 91       	pop	r29
 602:	cf 91       	pop	r28
 604:	ff 91       	pop	r31
 606:	ef 91       	pop	r30
 608:	bf 91       	pop	r27
 60a:	af 91       	pop	r26
 60c:	9f 91       	pop	r25
 60e:	8f 91       	pop	r24
 610:	7f 91       	pop	r23
 612:	6f 91       	pop	r22
 614:	5f 91       	pop	r21
 616:	4f 91       	pop	r20
 618:	3f 91       	pop	r19
 61a:	2f 91       	pop	r18
 61c:	0f 90       	pop	r0
 61e:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 622:	0f 90       	pop	r0
 624:	1f 90       	pop	r1
 626:	18 95       	reti

00000628 <__vector_5>:

ISR_TIMER2_OVF(){
 628:	78 94       	sei
 62a:	1f 92       	push	r1
 62c:	0f 92       	push	r0
 62e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 632:	0f 92       	push	r0
 634:	11 24       	eor	r1, r1
 636:	8f 93       	push	r24
 638:	9f 93       	push	r25
 63a:	cf 93       	push	r28
 63c:	df 93       	push	r29
 63e:	cd b7       	in	r28, 0x3d	; 61
 640:	de b7       	in	r29, 0x3e	; 62
   /* decrement global software counter*/
   gu16_t2_sw_counter-=1;
 642:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <gu16_t2_sw_counter>
 646:	90 91 7a 00 	lds	r25, 0x007A	; 0x80007a <gu16_t2_sw_counter+0x1>
 64a:	01 97       	sbiw	r24, 0x01	; 1
 64c:	90 93 7a 00 	sts	0x007A, r25	; 0x80007a <gu16_t2_sw_counter+0x1>
 650:	80 93 79 00 	sts	0x0079, r24	; 0x800079 <gu16_t2_sw_counter>
}
 654:	00 00       	nop
 656:	df 91       	pop	r29
 658:	cf 91       	pop	r28
 65a:	9f 91       	pop	r25
 65c:	8f 91       	pop	r24
 65e:	0f 90       	pop	r0
 660:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 664:	0f 90       	pop	r0
 666:	1f 90       	pop	r1
 668:	18 95       	reti

0000066a <Usart_Init>:
*
*  @param void
*  @return void
*/
void Usart_Init(void)
{
 66a:	cf 93       	push	r28
 66c:	df 93       	push	r29
 66e:	cd b7       	in	r28, 0x3d	; 61
 670:	de b7       	in	r29, 0x3e	; 62
   /*----------------- initializing (UCSRC) -----------------*/   
   UCSRC |= (usart_init_config.usart_mode_sel|usart_init_config.stop_bit_sel|usart_init_config.reg_sel_mode|0x06); /*0x05 becuase we want UCSZ0:1 to be set to 1 1 ---> in order to obtain 8-bit width character*/
 672:	80 e4       	ldi	r24, 0x40	; 64
 674:	90 e0       	ldi	r25, 0x00	; 0
 676:	20 e4       	ldi	r18, 0x40	; 64
 678:	30 e0       	ldi	r19, 0x00	; 0
 67a:	f9 01       	movw	r30, r18
 67c:	30 81       	ld	r19, Z
 67e:	40 91 60 00 	lds	r20, 0x0060	; 0x800060 <__data_start>
 682:	20 91 62 00 	lds	r18, 0x0062	; 0x800062 <__data_start+0x2>
 686:	42 2b       	or	r20, r18
 688:	20 91 63 00 	lds	r18, 0x0063	; 0x800063 <__data_start+0x3>
 68c:	24 2b       	or	r18, r20
 68e:	23 2b       	or	r18, r19
 690:	26 60       	ori	r18, 0x06	; 6
 692:	fc 01       	movw	r30, r24
 694:	20 83       	st	Z, r18
   //UCSRC |= 0x85; /*works fine*/
   /*----------------- initializing (UCSRB) -----------------*/
   UCSRB |= (usart_init_config.interrupt_mode_sel | usart_init_config.usart_dir_sel & ~(0x04) & ~(0x03));
 696:	8a e2       	ldi	r24, 0x2A	; 42
 698:	90 e0       	ldi	r25, 0x00	; 0
 69a:	2a e2       	ldi	r18, 0x2A	; 42
 69c:	30 e0       	ldi	r19, 0x00	; 0
 69e:	f9 01       	movw	r30, r18
 6a0:	20 81       	ld	r18, Z
 6a2:	32 2f       	mov	r19, r18
 6a4:	20 91 64 00 	lds	r18, 0x0064	; 0x800064 <__data_start+0x4>
 6a8:	42 2f       	mov	r20, r18
 6aa:	20 91 65 00 	lds	r18, 0x0065	; 0x800065 <__data_start+0x5>
 6ae:	28 7f       	andi	r18, 0xF8	; 248
 6b0:	24 2b       	or	r18, r20
 6b2:	23 2b       	or	r18, r19
 6b4:	fc 01       	movw	r30, r24
 6b6:	20 83       	st	Z, r18
   //UCSRB  |= 0xB8;
   /*----------------- initializing (UCSRA) -----------------*/
   //UCSRA &= ~(0x1C); /* Check that FE & DOR & PE is set to zero*/
   UCSRA |= (usart_init_config.double_speed_select & ~(0x1C));
 6b8:	8b e2       	ldi	r24, 0x2B	; 43
 6ba:	90 e0       	ldi	r25, 0x00	; 0
 6bc:	2b e2       	ldi	r18, 0x2B	; 43
 6be:	30 e0       	ldi	r19, 0x00	; 0
 6c0:	f9 01       	movw	r30, r18
 6c2:	20 81       	ld	r18, Z
 6c4:	32 2f       	mov	r19, r18
 6c6:	20 91 66 00 	lds	r18, 0x0066	; 0x800066 <__data_start+0x6>
 6ca:	23 7e       	andi	r18, 0xE3	; 227
 6cc:	23 2b       	or	r18, r19
 6ce:	fc 01       	movw	r30, r24
 6d0:	20 83       	st	Z, r18
   /*------------------ initialize baude rate ---------------*/
   UBRRL = BAUDE_RATE;
 6d2:	89 e2       	ldi	r24, 0x29	; 41
 6d4:	90 e0       	ldi	r25, 0x00	; 0
 6d6:	27 e6       	ldi	r18, 0x67	; 103
 6d8:	fc 01       	movw	r30, r24
 6da:	20 83       	st	Z, r18
   /*---- setting it to 8-bit -----*/
   //UCSRC |= 0x05;
   //UCSRB &= ~(0x04); /* ----> check this if it will work or not */
   /*----- clear RXB8 and TXB8 ----*/
   //UCSRB &= ~(0x03);
}
 6dc:	00 00       	nop
 6de:	df 91       	pop	r29
 6e0:	cf 91       	pop	r28
 6e2:	08 95       	ret

000006e4 <UsartReadRxPolling>:
*
*  @param void
*  @return uint8_t
*/
uint8_t UsartReadRxPolling(void)
{
 6e4:	cf 93       	push	r28
 6e6:	df 93       	push	r29
 6e8:	cd b7       	in	r28, 0x3d	; 61
 6ea:	de b7       	in	r29, 0x3e	; 62
   while (!(UCSRA & (0x80))) ; /* while RXC == 0 */
 6ec:	00 00       	nop
 6ee:	8b e2       	ldi	r24, 0x2B	; 43
 6f0:	90 e0       	ldi	r25, 0x00	; 0
 6f2:	fc 01       	movw	r30, r24
 6f4:	80 81       	ld	r24, Z
 6f6:	88 23       	and	r24, r24
 6f8:	d4 f7       	brge	.-12     	; 0x6ee <UsartReadRxPolling+0xa>
   return (uint8_t)UDR;
 6fa:	8c e2       	ldi	r24, 0x2C	; 44
 6fc:	90 e0       	ldi	r25, 0x00	; 0
 6fe:	fc 01       	movw	r30, r24
 700:	80 81       	ld	r24, Z
}
 702:	df 91       	pop	r29
 704:	cf 91       	pop	r28
 706:	08 95       	ret

00000708 <UsartWriteTxPolling>:
*
*  @param uint8_t ch
*  @return void
*/
void UsartWriteTxPolling(uint8_t ch)
{
 708:	cf 93       	push	r28
 70a:	df 93       	push	r29
 70c:	1f 92       	push	r1
 70e:	cd b7       	in	r28, 0x3d	; 61
 710:	de b7       	in	r29, 0x3e	; 62
 712:	89 83       	std	Y+1, r24	; 0x01
   while (!(UCSRA & (0x20))) ; /* check UDRE is empty through URDE flag */
 714:	00 00       	nop
 716:	8b e2       	ldi	r24, 0x2B	; 43
 718:	90 e0       	ldi	r25, 0x00	; 0
 71a:	fc 01       	movw	r30, r24
 71c:	80 81       	ld	r24, Z
 71e:	88 2f       	mov	r24, r24
 720:	90 e0       	ldi	r25, 0x00	; 0
 722:	80 72       	andi	r24, 0x20	; 32
 724:	99 27       	eor	r25, r25
 726:	89 2b       	or	r24, r25
 728:	b1 f3       	breq	.-20     	; 0x716 <UsartWriteTxPolling+0xe>
   //UCSRC |= 0x80;
   UDR = (uint8_t)ch;
 72a:	8c e2       	ldi	r24, 0x2C	; 44
 72c:	90 e0       	ldi	r25, 0x00	; 0
 72e:	29 81       	ldd	r18, Y+1	; 0x01
 730:	fc 01       	movw	r30, r24
 732:	20 83       	st	Z, r18
   
}
 734:	00 00       	nop
 736:	0f 90       	pop	r0
 738:	df 91       	pop	r29
 73a:	cf 91       	pop	r28
 73c:	08 95       	ret

0000073e <_exit>:
 73e:	f8 94       	cli

00000740 <__stop_program>:
 740:	ff cf       	rjmp	.-2      	; 0x740 <__stop_program>
