0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sim_1/imports/new/testbench.v,1646187121,verilog,,,,Testbench,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX.v,1643435581,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX_Flow_ctrl.v,,UART_RX,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX_Flow_ctrl.v,1643593383,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_TX.v,,UART_RX_Flow_ctrl,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_TX.v,1643435564,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_TX_Flow_ctrl.v,,UART_TX,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_TX_Flow_ctrl.v,1646572755,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Weights_RAM.v,,UART_TX_Flow_ctrl,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/bin2bcd.v,1643542859,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/uCode.v,,bin2bcd,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Adder.v,1645960316,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_Data_RAM.v,,Adder,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_Data_RAM.v,1646573753,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_RAM.v,,CONV1D_1st_Data_RAM,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_RAM.v,1646216086,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_Data_RAM.v,,CONV1D_1st_RAM,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_Data_RAM.v,1646552384,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_RAM.v,,CONV1D_2nd_Data_RAM,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_RAM.v,1646216072,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_3rd_Data_RAM.v,,CONV1D_2nd_RAM,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_3rd_Data_RAM.v,1646214132,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_3rd_RAM.v,,CONV1D_3rd_Data_RAM,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_3rd_RAM.v,1646216057,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Comparator.v,,CONV1D_3rd_RAM,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Comparator.v,1645878595,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Comparator_2_into_1.v,,Comparator,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Comparator_2_into_1.v,1646556133,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Compute_processor.v,,Comparator_2_into_1,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Compute_processor.v,1646562086,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Data_RAM.v,,Compute_Processor,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Data_RAM.v,1646574455,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_Data_RAM.v,,Data_RAM,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_Data_RAM.v,1646557792,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_RAM.v,,FC_1st_Data_RAM,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_RAM.v,1646216134,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_Data_RAM.v,,FC_1st_RAM,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_Data_RAM.v,1646558640,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_RAM.v,,FC_2nd_Data_RAM,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_RAM.v,1646559103,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v,,FC_2nd_RAM,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Global_MaxPool_Data_RAM.v,1646065949,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v,,Global_MaxPool_Data_RAM,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v,1646064552,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Multiply.v,,MaxPool_Data_RAM,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Multiply.v,1645878522,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX.v,,Multiply,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Weights_RAM.v,1645960652,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Wrapper.v,,Weights_RAM,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Wrapper.v,1646574364,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/uCode.v,,Wrapper,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/uCode.v,1646561035,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sim_1/imports/new/testbench.v,,uCode,,,,,,,,
