$date
	Fri Aug 22 15:55:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_and_gate $end
$var wire 1 ! tb_Out $end
$var parameter 32 " T_STEP $end
$var reg 1 # tb_A $end
$var reg 1 $ tb_B $end
$scope module dut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ! Out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
0$
0#
0!
$end
#10
1$
#20
0$
1#
#30
1!
1$
#40
