// Seed: 1945326444
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output wire id_2,
    output tri id_3,
    input supply0 id_4,
    output tri id_5,
    input wor id_6,
    input wire id_7,
    input tri1 id_8,
    output uwire id_9,
    output uwire id_10,
    output uwire id_11,
    input supply1 id_12,
    input tri1 id_13
);
  logic id_15, id_16;
  wire id_17, id_18;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd83,
    parameter id_5 = 32'd7
) (
    input  wand id_0,
    input  tri1 _id_1,
    output wand id_2
);
  assign id_2 = -1;
  logic id_4, _id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0
  );
  parameter id_6 = 1 * 1;
  wire [id_1  +  ~  1 : id_5] id_7;
endmodule
