Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 23 09:12:17 2020
| Host         : DESKTOP-9OU7RV8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[19]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[20]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[22]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[23]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[19]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[20]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[22]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: gFSM/FSM_onehot_State_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: gFSM/FSM_onehot_State_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: gFSM/FSM_onehot_State_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: gFSM/FSM_onehot_State_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: gFSM/FSM_onehot_State_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: gFSM/FSM_onehot_State_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.076        0.000                      0                  140        0.217        0.000                      0                  140        4.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.076        0.000                      0                  140        0.217        0.000                      0                  140        4.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 d1/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 2.044ns (51.495%)  route 1.925ns (48.505%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.621     5.142    d1/CLK
    SLICE_X6Y21          FDPE                                         r  d1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDPE (Prop_fdpe_C_Q)         0.478     5.620 f  d1/counter_reg[5]/Q
                         net (fo=3, routed)           0.798     6.418    d1/counter[5]
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.301     6.719 r  d1/counter_next0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.719    d1/counter_next0_carry__0_i_4_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.251 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.251    d1/counter_next0_carry__0_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  d1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.365    d1/counter_next0_carry__1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.678 r  d1/counter_next0_carry__2/O[3]
                         net (fo=1, routed)           1.127     8.806    d1/counter_next0[16]
    SLICE_X6Y21          LUT3 (Prop_lut3_I0_O)        0.306     9.112 r  d1/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.112    d1/counter_next[16]
    SLICE_X6Y21          FDPE                                         r  d1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.505    14.846    d1/CLK
    SLICE_X6Y21          FDPE                                         r  d1/counter_reg[16]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X6Y21          FDPE (Setup_fdpe_C_D)        0.081    15.188    d1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 d3/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/counter_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 2.045ns (51.991%)  route 1.888ns (48.009%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.624     5.145    d3/CLK
    SLICE_X4Y18          FDPE                                         r  d3/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDPE (Prop_fdpe_C_Q)         0.419     5.564 f  d3/counter_reg[5]/Q
                         net (fo=3, routed)           0.896     6.461    d3/counter_reg_n_0_[5]
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.296     6.757 r  d3/counter_next0_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     6.757    d3/counter_next0_carry__0_i_4__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.289 r  d3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    d3/counter_next0_carry__0_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  d3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.403    d3/counter_next0_carry__1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  d3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.517    d3/counter_next0_carry__2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.756 r  d3/counter_next0_carry__3/O[2]
                         net (fo=1, routed)           0.992     8.748    d3/counter_next0_carry__3_n_5
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.331     9.079 r  d3/counter[19]_i_1__1/O
                         net (fo=1, routed)           0.000     9.079    d3/counter[19]_i_1__1_n_0
    SLICE_X2Y17          FDPE                                         r  d3/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.511    14.852    d3/CLK
    SLICE_X2Y17          FDPE                                         r  d3/counter_reg[19]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X2Y17          FDPE (Setup_fdpe_C_D)        0.118    15.195    d3/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 d3/counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 2.181ns (56.596%)  route 1.673ns (43.404%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.630     5.151    d3/CLK
    SLICE_X2Y16          FDPE                                         r  d3/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.478     5.629 f  d3/counter_reg[4]/Q
                         net (fo=3, routed)           0.832     6.462    d3/counter_reg_n_0_[4]
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.295     6.757 r  d3/counter_next0_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.757    d3/counter_next0_carry_i_1__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.158 r  d3/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.158    d3/counter_next0_carry_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  d3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.272    d3/counter_next0_carry__0_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  d3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.386    d3/counter_next0_carry__1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  d3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.500    d3/counter_next0_carry__2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.834 r  d3/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.840     8.674    d3/counter_next0_carry__3_n_6
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.331     9.005 r  d3/counter[18]_i_1__1/O
                         net (fo=1, routed)           0.000     9.005    d3/counter[18]_i_1__1_n_0
    SLICE_X4Y18          FDPE                                         r  d3/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.507    14.848    d3/CLK
    SLICE_X4Y18          FDPE                                         r  d3/counter_reg[18]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y18          FDPE (Setup_fdpe_C_D)        0.075    15.148    d3/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 d1/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 2.108ns (54.687%)  route 1.747ns (45.313%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.621     5.142    d1/CLK
    SLICE_X6Y21          FDPE                                         r  d1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDPE (Prop_fdpe_C_Q)         0.478     5.620 f  d1/counter_reg[5]/Q
                         net (fo=3, routed)           0.798     6.418    d1/counter[5]
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.301     6.719 r  d1/counter_next0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.719    d1/counter_next0_carry__0_i_4_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.251 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.251    d1/counter_next0_carry__0_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  d1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.365    d1/counter_next0_carry__1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  d1/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.479    d1/counter_next0_carry__2_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.718 r  d1/counter_next0_carry__3/O[2]
                         net (fo=1, routed)           0.949     8.667    d1/counter_next0[19]
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.330     8.997 r  d1/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     8.997    d1/counter_next[19]
    SLICE_X5Y21          FDPE                                         r  d1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.505    14.846    d1/CLK
    SLICE_X5Y21          FDPE                                         r  d1/counter_reg[19]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y21          FDPE (Setup_fdpe_C_D)        0.075    15.159    d1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 d3/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 2.024ns (52.099%)  route 1.861ns (47.901%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.624     5.145    d3/CLK
    SLICE_X4Y18          FDPE                                         r  d3/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDPE (Prop_fdpe_C_Q)         0.419     5.564 f  d3/counter_reg[5]/Q
                         net (fo=3, routed)           0.896     6.461    d3/counter_reg_n_0_[5]
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.296     6.757 r  d3/counter_next0_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     6.757    d3/counter_next0_carry__0_i_4__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.289 r  d3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    d3/counter_next0_carry__0_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  d3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.403    d3/counter_next0_carry__1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  d3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.517    d3/counter_next0_carry__2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.739 r  d3/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.965     8.703    d3/counter_next0_carry__3_n_7
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.327     9.030 r  d3/counter[17]_i_1__1/O
                         net (fo=1, routed)           0.000     9.030    d3/counter[17]_i_1__1_n_0
    SLICE_X2Y17          FDPE                                         r  d3/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.511    14.852    d3/CLK
    SLICE_X2Y17          FDPE                                         r  d3/counter_reg[17]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X2Y17          FDPE (Setup_fdpe_C_D)        0.118    15.195    d3/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 d4/counter_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.890ns (23.702%)  route 2.865ns (76.298%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.620     5.141    d4/CLK
    SLICE_X2Y26          FDPE                                         r  d4/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.518     5.659 f  d4/counter_reg[13]/Q
                         net (fo=3, routed)           1.064     6.724    d4/counter_reg_n_0_[13]
    SLICE_X1Y25          LUT4 (Prop_lut4_I2_O)        0.124     6.848 r  d4/state[1]_i_3__2/O
                         net (fo=1, routed)           0.976     7.824    d4/state[1]_i_3__2_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.124     7.948 r  d4/state[1]_i_2__2/O
                         net (fo=2, routed)           0.825     8.772    d4/state[1]_i_2__2_n_0
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.124     8.896 r  d4/state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.896    d4/state[0]_i_1_n_0
    SLICE_X0Y20          FDCE                                         r  d4/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.508    14.849    d4/CLK
    SLICE_X0Y20          FDCE                                         r  d4/state_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.029    15.103    d4/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 d4/counter_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.918ns (24.266%)  route 2.865ns (75.734%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.620     5.141    d4/CLK
    SLICE_X2Y26          FDPE                                         r  d4/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDPE (Prop_fdpe_C_Q)         0.518     5.659 f  d4/counter_reg[13]/Q
                         net (fo=3, routed)           1.064     6.724    d4/counter_reg_n_0_[13]
    SLICE_X1Y25          LUT4 (Prop_lut4_I2_O)        0.124     6.848 r  d4/state[1]_i_3__2/O
                         net (fo=1, routed)           0.976     7.824    d4/state[1]_i_3__2_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.124     7.948 r  d4/state[1]_i_2__2/O
                         net (fo=2, routed)           0.825     8.772    d4/state[1]_i_2__2_n_0
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.152     8.924 r  d4/state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.924    d4/state[1]_i_1_n_0
    SLICE_X0Y20          FDCE                                         r  d4/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.508    14.849    d4/CLK
    SLICE_X0Y20          FDCE                                         r  d4/state_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.075    15.149    d4/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 d4/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 2.027ns (53.758%)  route 1.744ns (46.242%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.621     5.142    d4/CLK
    SLICE_X3Y22          FDPE                                         r  d4/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDPE (Prop_fdpe_C_Q)         0.419     5.561 f  d4/counter_reg[5]/Q
                         net (fo=3, routed)           0.875     6.436    d4/counter_reg_n_0_[5]
    SLICE_X0Y23          LUT1 (Prop_lut1_I0_O)        0.299     6.735 r  d4/counter_next0_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     6.735    d4/counter_next0_carry__0_i_4__2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.267 r  d4/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.267    d4/counter_next0_carry__0_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  d4/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.390    d4/counter_next0_carry__1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.504 r  d4/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.504    d4/counter_next0_carry__2_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.726 r  d4/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.860     8.586    d4/counter_next0_carry__3_n_7
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.327     8.913 r  d4/counter[17]_i_1__2/O
                         net (fo=1, routed)           0.000     8.913    d4/counter[17]_i_1__2_n_0
    SLICE_X1Y26          FDPE                                         r  d4/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.504    14.845    d4/CLK
    SLICE_X1Y26          FDPE                                         r  d4/counter_reg[17]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y26          FDPE (Setup_fdpe_C_D)        0.075    15.145    d4/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 d2/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 2.082ns (55.372%)  route 1.678ns (44.628%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.618     5.139    d2/CLK
    SLICE_X2Y25          FDPE                                         r  d2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.478     5.617 f  d2/counter_reg[5]/Q
                         net (fo=3, routed)           0.712     6.330    d2/counter_reg_n_0_[5]
    SLICE_X3Y25          LUT1 (Prop_lut1_I0_O)        0.295     6.625 r  d2/counter_next0_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.625    d2/counter_next0_carry__0_i_4__0_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.157 r  d2/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    d2/counter_next0_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  d2/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    d2/counter_next0_carry__1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  d2/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.385    d2/counter_next0_carry__2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.607 r  d2/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.966     8.572    d2/counter_next0_carry__3_n_7
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.327     8.899 r  d2/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     8.899    d2/counter[17]_i_1__0_n_0
    SLICE_X4Y27          FDPE                                         r  d2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.503    14.844    d2/CLK
    SLICE_X4Y27          FDPE                                         r  d2/counter_reg[17]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y27          FDPE (Setup_fdpe_C_D)        0.075    15.144    d2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 d1/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.852ns (49.053%)  route 1.923ns (50.947%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.621     5.142    d1/CLK
    SLICE_X6Y21          FDPE                                         r  d1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDPE (Prop_fdpe_C_Q)         0.478     5.620 f  d1/counter_reg[5]/Q
                         net (fo=3, routed)           0.798     6.418    d1/counter[5]
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.301     6.719 r  d1/counter_next0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.719    d1/counter_next0_carry__0_i_4_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.251 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.251    d1/counter_next0_carry__0_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.490 r  d1/counter_next0_carry__1/O[2]
                         net (fo=1, routed)           1.126     8.616    d1/counter_next0[11]
    SLICE_X6Y22          LUT3 (Prop_lut3_I0_O)        0.302     8.918 r  d1/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.918    d1/counter_next[11]
    SLICE_X6Y22          FDPE                                         r  d1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.503    14.844    d1/CLK
    SLICE_X6Y22          FDPE                                         r  d1/counter_reg[11]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y22          FDPE (Setup_fdpe_C_D)        0.081    15.163    d1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  6.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 d3/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/counter_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.190ns (49.251%)  route 0.196ns (50.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.588     1.471    d3/CLK
    SLICE_X4Y16          FDCE                                         r  d3/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  d3/state_reg[0]/Q
                         net (fo=23, routed)          0.196     1.808    d3/state[0]
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.049     1.857 r  d3/counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.857    d3/counter[8]_i_1__1_n_0
    SLICE_X2Y15          FDPE                                         r  d3/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.860     1.987    d3/CLK
    SLICE_X2Y15          FDPE                                         r  d3/counter_reg[8]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X2Y15          FDPE (Hold_fdpe_C_D)         0.131     1.640    d3/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 d3/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.720%)  route 0.196ns (51.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.588     1.471    d3/CLK
    SLICE_X4Y16          FDCE                                         r  d3/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  d3/state_reg[0]/Q
                         net (fo=23, routed)          0.196     1.808    d3/state[0]
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  d3/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.853    d3/counter[2]_i_1__1_n_0
    SLICE_X2Y15          FDPE                                         r  d3/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.860     1.987    d3/CLK
    SLICE_X2Y15          FDPE                                         r  d3/counter_reg[2]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X2Y15          FDPE (Hold_fdpe_C_D)         0.121     1.630    d3/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 d4/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.174%)  route 0.166ns (46.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.586     1.469    d4/CLK
    SLICE_X0Y20          FDCE                                         r  d4/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  d4/state_reg[0]/Q
                         net (fo=23, routed)          0.166     1.777    d4/state[0]
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.048     1.825 r  d4/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.825    d4/counter[0]_i_1__2_n_0
    SLICE_X0Y21          FDPE                                         r  d4/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.854     1.981    d4/CLK
    SLICE_X0Y21          FDPE                                         r  d4/counter_reg[0]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X0Y21          FDPE (Hold_fdpe_C_D)         0.105     1.587    d4/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 d2/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.892%)  route 0.190ns (50.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.581     1.464    d2/CLK
    SLICE_X4Y26          FDCE                                         r  d2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  d2/state_reg[0]/Q
                         net (fo=23, routed)          0.190     1.795    d2/state[0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I2_O)        0.048     1.843 r  d2/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    d2/counter[17]_i_1__0_n_0
    SLICE_X4Y27          FDPE                                         r  d2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.851     1.978    d2/CLK
    SLICE_X4Y27          FDPE                                         r  d2/counter_reg[17]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y27          FDPE (Hold_fdpe_C_D)         0.107     1.586    d2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 d2/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/counter_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.190ns (49.893%)  route 0.191ns (50.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.581     1.464    d2/CLK
    SLICE_X4Y26          FDCE                                         r  d2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  d2/state_reg[0]/Q
                         net (fo=23, routed)          0.191     1.796    d2/state[0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I2_O)        0.049     1.845 r  d2/counter[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    d2/counter[19]_i_1__0_n_0
    SLICE_X4Y27          FDPE                                         r  d2/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.851     1.978    d2/CLK
    SLICE_X4Y27          FDPE                                         r  d2/counter_reg[19]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y27          FDPE (Hold_fdpe_C_D)         0.107     1.586    d2/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count1/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.585     1.468    count1/CLK
    SLICE_X1Y21          FDRE                                         r  count1/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  count1/Q_reg_reg[11]/Q
                         net (fo=2, routed)           0.117     1.726    count1/Q_reg_reg[11]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  count1/Q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    count1/Q_reg_reg[8]_i_1_n_4
    SLICE_X1Y21          FDRE                                         r  count1/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.854     1.981    count1/CLK
    SLICE_X1Y21          FDRE                                         r  count1/Q_reg_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    count1/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count1/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.470    count1/CLK
    SLICE_X1Y19          FDRE                                         r  count1/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  count1/Q_reg_reg[3]/Q
                         net (fo=2, routed)           0.117     1.728    count1/Q_reg_reg[3]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  count1/Q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    count1/Q_reg_reg[0]_i_1_n_4
    SLICE_X1Y19          FDRE                                         r  count1/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.983    count1/CLK
    SLICE_X1Y19          FDRE                                         r  count1/Q_reg_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    count1/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count1/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.586     1.469    count1/CLK
    SLICE_X1Y20          FDRE                                         r  count1/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  count1/Q_reg_reg[7]/Q
                         net (fo=2, routed)           0.117     1.727    count1/Q_reg_reg[7]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  count1/Q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    count1/Q_reg_reg[4]_i_1_n_4
    SLICE_X1Y20          FDRE                                         r  count1/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.855     1.982    count1/CLK
    SLICE_X1Y20          FDRE                                         r  count1/Q_reg_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    count1/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d3/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.591     1.474    d3/CLK
    SLICE_X2Y15          FDPE                                         r  d3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDPE (Prop_fdpe_C_Q)         0.164     1.638 f  d3/counter_reg[0]/Q
                         net (fo=3, routed)           0.174     1.812    d3/counter_reg_n_0_[0]
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.045     1.857 r  d3/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.857    d3/counter[0]_i_1__1_n_0
    SLICE_X2Y15          FDPE                                         r  d3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.860     1.987    d3/CLK
    SLICE_X2Y15          FDPE                                         r  d3/counter_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDPE (Hold_fdpe_C_D)         0.120     1.594    d3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d1/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.585     1.468    d1/CLK
    SLICE_X5Y19          FDPE                                         r  d1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDPE (Prop_fdpe_C_Q)         0.141     1.609 f  d1/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.777    d1/counter[0]
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.045     1.822 r  d1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    d1/counter_next[0]
    SLICE_X5Y19          FDPE                                         r  d1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.854     1.981    d1/CLK
    SLICE_X5Y19          FDPE                                         r  d1/counter_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDPE (Hold_fdpe_C_D)         0.091     1.559    d1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    count/Q_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    count/Q_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    count/Q_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    count/Q_reg_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    count/Q_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23    count/Q_reg_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23    count/Q_reg_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23    count/Q_reg_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23    count/Q_reg_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    count/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    count/Q_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    count/Q_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    count/Q_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    count/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    count/Q_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    count/Q_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    count/Q_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    count/Q_reg_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    count/Q_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    count/Q_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    count/Q_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    count/Q_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    count/Q_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    count/Q_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    count/Q_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    count/Q_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    count/Q_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    count1/Q_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    count1/Q_reg_reg[14]/C



