Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 10 15:31:18 2025
| Host         : user23-B80KV-AP35BKE running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cook_timer_top_timing_summary_routed.rpt -pb cook_timer_top_timing_summary_routed.pb -rpx cook_timer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cook_timer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.332        0.000                      0                  211        0.167        0.000                      0                  211        4.500        0.000                       0                   155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.332        0.000                      0                  211        0.167        0.000                      0                  211        4.500        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 ctimer/cnt_sysclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctimer/cnt_sysclk_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 3.348ns (59.120%)  route 2.315ns (40.880%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.620     5.141    ctimer/CLK
    SLICE_X62Y23         FDCE                                         r  ctimer/cnt_sysclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  ctimer/cnt_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.446     6.043    ctimer/cnt_sysclk_reg[1]
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.167 r  ctimer/cnt_sysclk1_carry_i_1/O
                         net (fo=1, routed)           0.391     6.558    ctimer/cnt_sysclk1_carry_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.138 r  ctimer/cnt_sysclk1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    ctimer/cnt_sysclk1_carry_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  ctimer/cnt_sysclk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.252    ctimer/cnt_sysclk1_carry__0_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  ctimer/cnt_sysclk1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    ctimer/cnt_sysclk1_carry__1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.594 f  ctimer/cnt_sysclk1_carry__2/CO[2]
                         net (fo=51, routed)          1.469     9.063    ctimer/cnt_sysclk1_carry__2_n_1
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.313     9.376 r  ctimer/cnt_sysclk[0]_i_3__3/O
                         net (fo=1, routed)           0.000     9.376    ctimer/cnt_sysclk[0]_i_3__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.777 r  ctimer/cnt_sysclk_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.777    ctimer/cnt_sysclk_reg[0]_i_1__3_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  ctimer/cnt_sysclk_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     9.900    ctimer/cnt_sysclk_reg[4]_i_1__3_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  ctimer/cnt_sysclk_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.014    ctimer/cnt_sysclk_reg[8]_i_1__3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  ctimer/cnt_sysclk_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.128    ctimer/cnt_sysclk_reg[12]_i_1__3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.242 r  ctimer/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    ctimer/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.356 r  ctimer/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.356    ctimer/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.470 r  ctimer/cnt_sysclk_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    ctimer/cnt_sysclk_reg[24]_i_1_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.804 r  ctimer/cnt_sysclk_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.804    ctimer/cnt_sysclk_reg[28]_i_1_n_6
    SLICE_X62Y30         FDCE                                         r  ctimer/cnt_sysclk_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.849    ctimer/CLK
    SLICE_X62Y30         FDCE                                         r  ctimer/cnt_sysclk_reg[29]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.062    15.136    ctimer/cnt_sysclk_reg[29]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 ctimer/cnt_sysclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctimer/cnt_sysclk_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 3.327ns (58.968%)  route 2.315ns (41.032%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.620     5.141    ctimer/CLK
    SLICE_X62Y23         FDCE                                         r  ctimer/cnt_sysclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  ctimer/cnt_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.446     6.043    ctimer/cnt_sysclk_reg[1]
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.167 r  ctimer/cnt_sysclk1_carry_i_1/O
                         net (fo=1, routed)           0.391     6.558    ctimer/cnt_sysclk1_carry_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.138 r  ctimer/cnt_sysclk1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    ctimer/cnt_sysclk1_carry_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  ctimer/cnt_sysclk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.252    ctimer/cnt_sysclk1_carry__0_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  ctimer/cnt_sysclk1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    ctimer/cnt_sysclk1_carry__1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.594 f  ctimer/cnt_sysclk1_carry__2/CO[2]
                         net (fo=51, routed)          1.469     9.063    ctimer/cnt_sysclk1_carry__2_n_1
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.313     9.376 r  ctimer/cnt_sysclk[0]_i_3__3/O
                         net (fo=1, routed)           0.000     9.376    ctimer/cnt_sysclk[0]_i_3__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.777 r  ctimer/cnt_sysclk_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.777    ctimer/cnt_sysclk_reg[0]_i_1__3_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  ctimer/cnt_sysclk_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     9.900    ctimer/cnt_sysclk_reg[4]_i_1__3_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  ctimer/cnt_sysclk_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.014    ctimer/cnt_sysclk_reg[8]_i_1__3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  ctimer/cnt_sysclk_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.128    ctimer/cnt_sysclk_reg[12]_i_1__3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.242 r  ctimer/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    ctimer/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.356 r  ctimer/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.356    ctimer/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.470 r  ctimer/cnt_sysclk_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    ctimer/cnt_sysclk_reg[24]_i_1_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.783 r  ctimer/cnt_sysclk_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.783    ctimer/cnt_sysclk_reg[28]_i_1_n_4
    SLICE_X62Y30         FDCE                                         r  ctimer/cnt_sysclk_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.849    ctimer/CLK
    SLICE_X62Y30         FDCE                                         r  ctimer/cnt_sysclk_reg[31]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.062    15.136    ctimer/cnt_sysclk_reg[31]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 ctimer/cnt_sysclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctimer/cnt_sysclk_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 3.253ns (58.422%)  route 2.315ns (41.578%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.620     5.141    ctimer/CLK
    SLICE_X62Y23         FDCE                                         r  ctimer/cnt_sysclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  ctimer/cnt_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.446     6.043    ctimer/cnt_sysclk_reg[1]
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.167 r  ctimer/cnt_sysclk1_carry_i_1/O
                         net (fo=1, routed)           0.391     6.558    ctimer/cnt_sysclk1_carry_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.138 r  ctimer/cnt_sysclk1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    ctimer/cnt_sysclk1_carry_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  ctimer/cnt_sysclk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.252    ctimer/cnt_sysclk1_carry__0_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  ctimer/cnt_sysclk1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    ctimer/cnt_sysclk1_carry__1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.594 f  ctimer/cnt_sysclk1_carry__2/CO[2]
                         net (fo=51, routed)          1.469     9.063    ctimer/cnt_sysclk1_carry__2_n_1
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.313     9.376 r  ctimer/cnt_sysclk[0]_i_3__3/O
                         net (fo=1, routed)           0.000     9.376    ctimer/cnt_sysclk[0]_i_3__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.777 r  ctimer/cnt_sysclk_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.777    ctimer/cnt_sysclk_reg[0]_i_1__3_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  ctimer/cnt_sysclk_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     9.900    ctimer/cnt_sysclk_reg[4]_i_1__3_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  ctimer/cnt_sysclk_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.014    ctimer/cnt_sysclk_reg[8]_i_1__3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  ctimer/cnt_sysclk_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.128    ctimer/cnt_sysclk_reg[12]_i_1__3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.242 r  ctimer/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    ctimer/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.356 r  ctimer/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.356    ctimer/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.470 r  ctimer/cnt_sysclk_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    ctimer/cnt_sysclk_reg[24]_i_1_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.709 r  ctimer/cnt_sysclk_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.709    ctimer/cnt_sysclk_reg[28]_i_1_n_5
    SLICE_X62Y30         FDCE                                         r  ctimer/cnt_sysclk_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.849    ctimer/CLK
    SLICE_X62Y30         FDCE                                         r  ctimer/cnt_sysclk_reg[30]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.062    15.136    ctimer/cnt_sysclk_reg[30]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 ctimer/cnt_sysclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctimer/cnt_sysclk_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 3.237ns (58.303%)  route 2.315ns (41.697%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.620     5.141    ctimer/CLK
    SLICE_X62Y23         FDCE                                         r  ctimer/cnt_sysclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  ctimer/cnt_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.446     6.043    ctimer/cnt_sysclk_reg[1]
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.167 r  ctimer/cnt_sysclk1_carry_i_1/O
                         net (fo=1, routed)           0.391     6.558    ctimer/cnt_sysclk1_carry_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.138 r  ctimer/cnt_sysclk1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    ctimer/cnt_sysclk1_carry_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  ctimer/cnt_sysclk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.252    ctimer/cnt_sysclk1_carry__0_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  ctimer/cnt_sysclk1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    ctimer/cnt_sysclk1_carry__1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.594 f  ctimer/cnt_sysclk1_carry__2/CO[2]
                         net (fo=51, routed)          1.469     9.063    ctimer/cnt_sysclk1_carry__2_n_1
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.313     9.376 r  ctimer/cnt_sysclk[0]_i_3__3/O
                         net (fo=1, routed)           0.000     9.376    ctimer/cnt_sysclk[0]_i_3__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.777 r  ctimer/cnt_sysclk_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.777    ctimer/cnt_sysclk_reg[0]_i_1__3_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  ctimer/cnt_sysclk_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     9.900    ctimer/cnt_sysclk_reg[4]_i_1__3_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  ctimer/cnt_sysclk_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.014    ctimer/cnt_sysclk_reg[8]_i_1__3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  ctimer/cnt_sysclk_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.128    ctimer/cnt_sysclk_reg[12]_i_1__3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.242 r  ctimer/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    ctimer/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.356 r  ctimer/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.356    ctimer/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.470 r  ctimer/cnt_sysclk_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    ctimer/cnt_sysclk_reg[24]_i_1_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.693 r  ctimer/cnt_sysclk_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.693    ctimer/cnt_sysclk_reg[28]_i_1_n_7
    SLICE_X62Y30         FDCE                                         r  ctimer/cnt_sysclk_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.849    ctimer/CLK
    SLICE_X62Y30         FDCE                                         r  ctimer/cnt_sysclk_reg[28]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.062    15.136    ctimer/cnt_sysclk_reg[28]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 ctimer/cnt_sysclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctimer/cnt_sysclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 3.234ns (58.280%)  route 2.315ns (41.720%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.620     5.141    ctimer/CLK
    SLICE_X62Y23         FDCE                                         r  ctimer/cnt_sysclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  ctimer/cnt_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.446     6.043    ctimer/cnt_sysclk_reg[1]
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.167 r  ctimer/cnt_sysclk1_carry_i_1/O
                         net (fo=1, routed)           0.391     6.558    ctimer/cnt_sysclk1_carry_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.138 r  ctimer/cnt_sysclk1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    ctimer/cnt_sysclk1_carry_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  ctimer/cnt_sysclk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.252    ctimer/cnt_sysclk1_carry__0_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  ctimer/cnt_sysclk1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    ctimer/cnt_sysclk1_carry__1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.594 f  ctimer/cnt_sysclk1_carry__2/CO[2]
                         net (fo=51, routed)          1.469     9.063    ctimer/cnt_sysclk1_carry__2_n_1
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.313     9.376 r  ctimer/cnt_sysclk[0]_i_3__3/O
                         net (fo=1, routed)           0.000     9.376    ctimer/cnt_sysclk[0]_i_3__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.777 r  ctimer/cnt_sysclk_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.777    ctimer/cnt_sysclk_reg[0]_i_1__3_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  ctimer/cnt_sysclk_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     9.900    ctimer/cnt_sysclk_reg[4]_i_1__3_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  ctimer/cnt_sysclk_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.014    ctimer/cnt_sysclk_reg[8]_i_1__3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  ctimer/cnt_sysclk_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.128    ctimer/cnt_sysclk_reg[12]_i_1__3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.242 r  ctimer/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    ctimer/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.356 r  ctimer/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.356    ctimer/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.690 r  ctimer/cnt_sysclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.690    ctimer/cnt_sysclk_reg[24]_i_1_n_6
    SLICE_X62Y29         FDCE                                         r  ctimer/cnt_sysclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.849    ctimer/CLK
    SLICE_X62Y29         FDCE                                         r  ctimer/cnt_sysclk_reg[25]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDCE (Setup_fdce_C_D)        0.062    15.136    ctimer/cnt_sysclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 ctimer/cnt_sysclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctimer/cnt_sysclk_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 3.213ns (58.122%)  route 2.315ns (41.878%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.620     5.141    ctimer/CLK
    SLICE_X62Y23         FDCE                                         r  ctimer/cnt_sysclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  ctimer/cnt_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.446     6.043    ctimer/cnt_sysclk_reg[1]
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.167 r  ctimer/cnt_sysclk1_carry_i_1/O
                         net (fo=1, routed)           0.391     6.558    ctimer/cnt_sysclk1_carry_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.138 r  ctimer/cnt_sysclk1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    ctimer/cnt_sysclk1_carry_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  ctimer/cnt_sysclk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.252    ctimer/cnt_sysclk1_carry__0_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  ctimer/cnt_sysclk1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    ctimer/cnt_sysclk1_carry__1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.594 f  ctimer/cnt_sysclk1_carry__2/CO[2]
                         net (fo=51, routed)          1.469     9.063    ctimer/cnt_sysclk1_carry__2_n_1
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.313     9.376 r  ctimer/cnt_sysclk[0]_i_3__3/O
                         net (fo=1, routed)           0.000     9.376    ctimer/cnt_sysclk[0]_i_3__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.777 r  ctimer/cnt_sysclk_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.777    ctimer/cnt_sysclk_reg[0]_i_1__3_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  ctimer/cnt_sysclk_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     9.900    ctimer/cnt_sysclk_reg[4]_i_1__3_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  ctimer/cnt_sysclk_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.014    ctimer/cnt_sysclk_reg[8]_i_1__3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  ctimer/cnt_sysclk_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.128    ctimer/cnt_sysclk_reg[12]_i_1__3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.242 r  ctimer/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    ctimer/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.356 r  ctimer/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.356    ctimer/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.669 r  ctimer/cnt_sysclk_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.669    ctimer/cnt_sysclk_reg[24]_i_1_n_4
    SLICE_X62Y29         FDCE                                         r  ctimer/cnt_sysclk_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.849    ctimer/CLK
    SLICE_X62Y29         FDCE                                         r  ctimer/cnt_sysclk_reg[27]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDCE (Setup_fdce_C_D)        0.062    15.136    ctimer/cnt_sysclk_reg[27]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 ctimer/cnt_sysclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctimer/cnt_sysclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 3.139ns (57.553%)  route 2.315ns (42.447%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.620     5.141    ctimer/CLK
    SLICE_X62Y23         FDCE                                         r  ctimer/cnt_sysclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  ctimer/cnt_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.446     6.043    ctimer/cnt_sysclk_reg[1]
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.167 r  ctimer/cnt_sysclk1_carry_i_1/O
                         net (fo=1, routed)           0.391     6.558    ctimer/cnt_sysclk1_carry_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.138 r  ctimer/cnt_sysclk1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    ctimer/cnt_sysclk1_carry_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  ctimer/cnt_sysclk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.252    ctimer/cnt_sysclk1_carry__0_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  ctimer/cnt_sysclk1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    ctimer/cnt_sysclk1_carry__1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.594 f  ctimer/cnt_sysclk1_carry__2/CO[2]
                         net (fo=51, routed)          1.469     9.063    ctimer/cnt_sysclk1_carry__2_n_1
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.313     9.376 r  ctimer/cnt_sysclk[0]_i_3__3/O
                         net (fo=1, routed)           0.000     9.376    ctimer/cnt_sysclk[0]_i_3__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.777 r  ctimer/cnt_sysclk_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.777    ctimer/cnt_sysclk_reg[0]_i_1__3_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  ctimer/cnt_sysclk_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     9.900    ctimer/cnt_sysclk_reg[4]_i_1__3_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  ctimer/cnt_sysclk_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.014    ctimer/cnt_sysclk_reg[8]_i_1__3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  ctimer/cnt_sysclk_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.128    ctimer/cnt_sysclk_reg[12]_i_1__3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.242 r  ctimer/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    ctimer/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.356 r  ctimer/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.356    ctimer/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.595 r  ctimer/cnt_sysclk_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.595    ctimer/cnt_sysclk_reg[24]_i_1_n_5
    SLICE_X62Y29         FDCE                                         r  ctimer/cnt_sysclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.849    ctimer/CLK
    SLICE_X62Y29         FDCE                                         r  ctimer/cnt_sysclk_reg[26]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDCE (Setup_fdce_C_D)        0.062    15.136    ctimer/cnt_sysclk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 ctimer/cnt_sysclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctimer/cnt_sysclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 3.123ns (57.428%)  route 2.315ns (42.571%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.620     5.141    ctimer/CLK
    SLICE_X62Y23         FDCE                                         r  ctimer/cnt_sysclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  ctimer/cnt_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.446     6.043    ctimer/cnt_sysclk_reg[1]
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.167 r  ctimer/cnt_sysclk1_carry_i_1/O
                         net (fo=1, routed)           0.391     6.558    ctimer/cnt_sysclk1_carry_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.138 r  ctimer/cnt_sysclk1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    ctimer/cnt_sysclk1_carry_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  ctimer/cnt_sysclk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.252    ctimer/cnt_sysclk1_carry__0_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  ctimer/cnt_sysclk1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    ctimer/cnt_sysclk1_carry__1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.594 f  ctimer/cnt_sysclk1_carry__2/CO[2]
                         net (fo=51, routed)          1.469     9.063    ctimer/cnt_sysclk1_carry__2_n_1
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.313     9.376 r  ctimer/cnt_sysclk[0]_i_3__3/O
                         net (fo=1, routed)           0.000     9.376    ctimer/cnt_sysclk[0]_i_3__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.777 r  ctimer/cnt_sysclk_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.777    ctimer/cnt_sysclk_reg[0]_i_1__3_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  ctimer/cnt_sysclk_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     9.900    ctimer/cnt_sysclk_reg[4]_i_1__3_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  ctimer/cnt_sysclk_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.014    ctimer/cnt_sysclk_reg[8]_i_1__3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  ctimer/cnt_sysclk_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.128    ctimer/cnt_sysclk_reg[12]_i_1__3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.242 r  ctimer/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    ctimer/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.356 r  ctimer/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.356    ctimer/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.579 r  ctimer/cnt_sysclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.579    ctimer/cnt_sysclk_reg[24]_i_1_n_7
    SLICE_X62Y29         FDCE                                         r  ctimer/cnt_sysclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.849    ctimer/CLK
    SLICE_X62Y29         FDCE                                         r  ctimer/cnt_sysclk_reg[24]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDCE (Setup_fdce_C_D)        0.062    15.136    ctimer/cnt_sysclk_reg[24]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 ctimer/cnt_sysclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctimer/cnt_sysclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 3.120ns (57.405%)  route 2.315ns (42.595%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.620     5.141    ctimer/CLK
    SLICE_X62Y23         FDCE                                         r  ctimer/cnt_sysclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  ctimer/cnt_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.446     6.043    ctimer/cnt_sysclk_reg[1]
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.167 r  ctimer/cnt_sysclk1_carry_i_1/O
                         net (fo=1, routed)           0.391     6.558    ctimer/cnt_sysclk1_carry_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.138 r  ctimer/cnt_sysclk1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    ctimer/cnt_sysclk1_carry_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  ctimer/cnt_sysclk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.252    ctimer/cnt_sysclk1_carry__0_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  ctimer/cnt_sysclk1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    ctimer/cnt_sysclk1_carry__1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.594 f  ctimer/cnt_sysclk1_carry__2/CO[2]
                         net (fo=51, routed)          1.469     9.063    ctimer/cnt_sysclk1_carry__2_n_1
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.313     9.376 r  ctimer/cnt_sysclk[0]_i_3__3/O
                         net (fo=1, routed)           0.000     9.376    ctimer/cnt_sysclk[0]_i_3__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.777 r  ctimer/cnt_sysclk_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.777    ctimer/cnt_sysclk_reg[0]_i_1__3_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  ctimer/cnt_sysclk_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     9.900    ctimer/cnt_sysclk_reg[4]_i_1__3_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  ctimer/cnt_sysclk_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.014    ctimer/cnt_sysclk_reg[8]_i_1__3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  ctimer/cnt_sysclk_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.128    ctimer/cnt_sysclk_reg[12]_i_1__3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.242 r  ctimer/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    ctimer/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.576 r  ctimer/cnt_sysclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.576    ctimer/cnt_sysclk_reg[20]_i_1_n_6
    SLICE_X62Y28         FDCE                                         r  ctimer/cnt_sysclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.507    14.848    ctimer/CLK
    SLICE_X62Y28         FDCE                                         r  ctimer/cnt_sysclk_reg[21]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.062    15.135    ctimer/cnt_sysclk_reg[21]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.559    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 ctimer/cnt_sysclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctimer/cnt_sysclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 3.099ns (57.240%)  route 2.315ns (42.760%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.620     5.141    ctimer/CLK
    SLICE_X62Y23         FDCE                                         r  ctimer/cnt_sysclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  ctimer/cnt_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.446     6.043    ctimer/cnt_sysclk_reg[1]
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.167 r  ctimer/cnt_sysclk1_carry_i_1/O
                         net (fo=1, routed)           0.391     6.558    ctimer/cnt_sysclk1_carry_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.138 r  ctimer/cnt_sysclk1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    ctimer/cnt_sysclk1_carry_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  ctimer/cnt_sysclk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.252    ctimer/cnt_sysclk1_carry__0_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  ctimer/cnt_sysclk1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    ctimer/cnt_sysclk1_carry__1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.594 f  ctimer/cnt_sysclk1_carry__2/CO[2]
                         net (fo=51, routed)          1.469     9.063    ctimer/cnt_sysclk1_carry__2_n_1
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.313     9.376 r  ctimer/cnt_sysclk[0]_i_3__3/O
                         net (fo=1, routed)           0.000     9.376    ctimer/cnt_sysclk[0]_i_3__3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.777 r  ctimer/cnt_sysclk_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.777    ctimer/cnt_sysclk_reg[0]_i_1__3_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  ctimer/cnt_sysclk_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     9.900    ctimer/cnt_sysclk_reg[4]_i_1__3_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  ctimer/cnt_sysclk_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.014    ctimer/cnt_sysclk_reg[8]_i_1__3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  ctimer/cnt_sysclk_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.128    ctimer/cnt_sysclk_reg[12]_i_1__3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.242 r  ctimer/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    ctimer/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.555 r  ctimer/cnt_sysclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.555    ctimer/cnt_sysclk_reg[20]_i_1_n_4
    SLICE_X62Y28         FDCE                                         r  ctimer/cnt_sysclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.507    14.848    ctimer/CLK
    SLICE_X62Y28         FDCE                                         r  ctimer/cnt_sysclk_reg[23]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.062    15.135    ctimer/cnt_sysclk_reg[23]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  4.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ctimer/min_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctimer/min_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.095%)  route 0.114ns (37.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.586     1.469    ctimer/CLK
    SLICE_X61Y30         FDCE                                         r  ctimer/min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  ctimer/min_reg[0]/Q
                         net (fo=13, routed)          0.114     1.724    ctimer/Q[0]
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.769 r  ctimer/min[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    ctimer/p_1_in[1]
    SLICE_X60Y30         FDCE                                         r  ctimer/min_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.854     1.981    ctimer/CLK
    SLICE_X60Y30         FDCE                                         r  ctimer/min_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.120     1.602    ctimer/min_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/nolabel_line34/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.582     1.465    fnd/CLK
    SLICE_X61Y26         FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  fnd/clk_div_reg[16]/Q
                         net (fo=2, routed)           0.124     1.730    fnd/nolabel_line34/S[0]
    SLICE_X61Y27         FDCE                                         r  fnd/nolabel_line34/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.851     1.978    fnd/nolabel_line34/CLK
    SLICE_X61Y27         FDCE                                         r  fnd/nolabel_line34/ff_cur_reg/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.070     1.550    fnd/nolabel_line34/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fnd/com_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/digit_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.470    fnd/CLK
    SLICE_X65Y30         FDPE                                         r  fnd/com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.611 f  fnd/com_reg[1]/Q
                         net (fo=11, routed)          0.135     1.746    ctimer/digit_value_reg[2][1]
    SLICE_X64Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  ctimer/digit_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    fnd/D[1]
    SLICE_X64Y30         FDCE                                         r  fnd/digit_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.856     1.983    fnd/CLK
    SLICE_X64Y30         FDCE                                         r  fnd/digit_value_reg[2]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y30         FDCE (Hold_fdce_C_D)         0.120     1.603    fnd/digit_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 fnd/nolabel_line34/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/nolabel_line34/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.434%)  route 0.184ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.584     1.467    fnd/nolabel_line34/CLK
    SLICE_X61Y27         FDCE                                         r  fnd/nolabel_line34/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  fnd/nolabel_line34/ff_cur_reg/Q
                         net (fo=2, routed)           0.184     1.792    fnd/nolabel_line34/p_0_in[1]
    SLICE_X63Y30         FDCE                                         r  fnd/nolabel_line34/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.856     1.983    fnd/nolabel_line34/CLK
    SLICE_X63Y30         FDCE                                         r  fnd/nolabel_line34/ff_old_reg/C
                         clock pessimism             -0.478     1.505    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.070     1.575    fnd/nolabel_line34/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 fnd/com_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/digit_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.958%)  route 0.194ns (51.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.588     1.471    fnd/CLK
    SLICE_X63Y31         FDPE                                         r  fnd/com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.612 f  fnd/com_reg[3]/Q
                         net (fo=11, routed)          0.194     1.806    fnd/Q[3]
    SLICE_X64Y31         LUT5 (Prop_lut5_I3_O)        0.045     1.851 r  fnd/digit_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    fnd/digit_value_0[0]
    SLICE_X64Y31         FDCE                                         r  fnd/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.857     1.984    fnd/CLK
    SLICE_X64Y31         FDCE                                         r  fnd/digit_value_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y31         FDCE (Hold_fdce_C_D)         0.121     1.606    fnd/digit_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ctimer/dcnt_set_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctimer/min_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.492%)  route 0.142ns (40.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.470    ctimer/CLK
    SLICE_X60Y31         FDCE                                         r  ctimer/dcnt_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  ctimer/dcnt_set_reg/Q
                         net (fo=59, routed)          0.142     1.776    ctimer/dcnt_set_reg_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  ctimer/min[5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    ctimer/p_1_in[5]
    SLICE_X61Y30         FDCE                                         r  ctimer/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.854     1.981    ctimer/CLK
    SLICE_X61Y30         FDCE                                         r  ctimer/min_reg[5]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.091     1.574    ctimer/min_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.581     1.464    fnd/CLK
    SLICE_X61Y24         FDRE                                         r  fnd/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  fnd/clk_div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.713    fnd/clk_div_reg_n_0_[11]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  fnd/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    fnd/clk_div_reg[8]_i_1_n_4
    SLICE_X61Y24         FDRE                                         r  fnd/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.848     1.975    fnd/CLK
    SLICE_X61Y24         FDRE                                         r  fnd/clk_div_reg[11]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    fnd/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.581     1.464    fnd/CLK
    SLICE_X61Y25         FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  fnd/clk_div_reg[15]/Q
                         net (fo=1, routed)           0.108     1.713    fnd/clk_div_reg_n_0_[15]
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  fnd/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    fnd/clk_div_reg[12]_i_1_n_4
    SLICE_X61Y25         FDRE                                         r  fnd/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.848     1.975    fnd/CLK
    SLICE_X61Y25         FDRE                                         r  fnd/clk_div_reg[15]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    fnd/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.584     1.467    fnd/CLK
    SLICE_X61Y22         FDRE                                         r  fnd/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  fnd/clk_div_reg[3]/Q
                         net (fo=1, routed)           0.108     1.716    fnd/clk_div_reg_n_0_[3]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  fnd/clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    fnd/clk_div_reg[0]_i_1_n_4
    SLICE_X61Y22         FDRE                                         r  fnd/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.851     1.978    fnd/CLK
    SLICE_X61Y22         FDRE                                         r  fnd/clk_div_reg[3]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    fnd/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.582     1.465    fnd/CLK
    SLICE_X61Y23         FDRE                                         r  fnd/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  fnd/clk_div_reg[7]/Q
                         net (fo=1, routed)           0.108     1.714    fnd/clk_div_reg_n_0_[7]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  fnd/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    fnd/clk_div_reg[4]_i_1_n_4
    SLICE_X61Y23         FDRE                                         r  fnd/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.849     1.976    fnd/CLK
    SLICE_X61Y23         FDRE                                         r  fnd/clk_div_reg[7]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.105     1.570    fnd/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y24   btnctr0/cnt_sysclk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   btnctr0/cnt_sysclk_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   btnctr0/cnt_sysclk_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27   btnctr0/cnt_sysclk_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27   btnctr0/cnt_sysclk_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27   btnctr0/cnt_sysclk_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27   btnctr0/cnt_sysclk_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y24   btnctr0/cnt_sysclk_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y24   btnctr0/cnt_sysclk_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24   btnctr0/cnt_sysclk_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24   btnctr0/cnt_sysclk_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   btnctr0/cnt_sysclk_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   btnctr0/cnt_sysclk_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   btnctr0/cnt_sysclk_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   btnctr0/cnt_sysclk_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   btnctr0/cnt_sysclk_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   btnctr0/cnt_sysclk_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   btnctr0/cnt_sysclk_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   btnctr0/cnt_sysclk_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24   btnctr0/cnt_sysclk_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24   btnctr0/cnt_sysclk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   btnctr0/cnt_sysclk_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   btnctr0/cnt_sysclk_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   btnctr0/cnt_sysclk_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   btnctr0/cnt_sysclk_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   btnctr0/cnt_sysclk_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   btnctr0/cnt_sysclk_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   btnctr0/cnt_sysclk_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   btnctr0/cnt_sysclk_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctimer/alarm_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 3.961ns (48.548%)  route 4.198ns (51.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.628     5.149    ctimer/CLK
    SLICE_X58Y32         FDCE                                         r  ctimer/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  ctimer/alarm_reg/Q
                         net (fo=1, routed)           4.198     9.803    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.308 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.308    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.738ns  (logic 4.173ns (53.938%)  route 3.564ns (46.062%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.627     5.148    fnd/CLK
    SLICE_X64Y31         FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  fnd/digit_value_reg[3]/Q
                         net (fo=7, routed)           1.319     6.985    fnd/nolabel_line66/Q[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  fnd/nolabel_line66/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.245     9.354    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.886 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.886    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.559ns  (logic 4.382ns (57.972%)  route 3.177ns (42.028%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.626     5.147    fnd/CLK
    SLICE_X64Y30         FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  fnd/digit_value_reg[2]/Q
                         net (fo=7, routed)           1.228     6.894    fnd/nolabel_line66/Q[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.153     7.047 r  fnd/nolabel_line66/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.949     8.995    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    12.707 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.707    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.440ns  (logic 4.430ns (59.535%)  route 3.011ns (40.465%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.627     5.148    fnd/CLK
    SLICE_X64Y31         FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  fnd/digit_value_reg[3]/Q
                         net (fo=7, routed)           1.113     6.779    fnd/nolabel_line66/Q[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.152     6.931 r  fnd/nolabel_line66/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.898     8.829    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    12.589 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.589    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.381ns  (logic 4.397ns (59.572%)  route 2.984ns (40.428%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.627     5.148    fnd/CLK
    SLICE_X64Y31         FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  fnd/digit_value_reg[3]/Q
                         net (fo=7, routed)           1.121     6.787    fnd/nolabel_line66/Q[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.146     6.933 r  fnd/nolabel_line66/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.863     8.796    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    12.529 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.529    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.292ns  (logic 4.162ns (57.074%)  route 3.130ns (42.926%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.626     5.147    fnd/CLK
    SLICE_X64Y30         FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  fnd/digit_value_reg[2]/Q
                         net (fo=7, routed)           1.228     6.894    fnd/nolabel_line66/Q[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.018 r  fnd/nolabel_line66/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.902     8.919    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.439 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.439    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.041ns  (logic 4.177ns (59.322%)  route 2.864ns (40.678%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.627     5.148    fnd/CLK
    SLICE_X64Y31         FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  fnd/digit_value_reg[3]/Q
                         net (fo=7, routed)           1.113     6.779    fnd/nolabel_line66/Q[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.903 r  fnd/nolabel_line66/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.751     8.655    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.190 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.190    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.981ns  (logic 4.153ns (59.486%)  route 2.828ns (40.514%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.627     5.148    fnd/CLK
    SLICE_X64Y31         FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  fnd/digit_value_reg[3]/Q
                         net (fo=7, routed)           1.121     6.787    fnd/nolabel_line66/Q[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.911 r  fnd/nolabel_line66/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.707     8.618    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.129 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.129    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/com_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.022ns  (logic 4.117ns (68.367%)  route 1.905ns (31.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.626     5.147    fnd/CLK
    SLICE_X65Y30         FDPE                                         r  fnd/com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     5.566 r  fnd/com_reg[2]/Q
                         net (fo=11, routed)          1.905     7.471    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.698    11.169 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.169    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/com_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.909ns  (logic 3.966ns (67.124%)  route 1.943ns (32.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.627     5.148    fnd/CLK
    SLICE_X63Y31         FDPE                                         r  fnd/com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.604 r  fnd/com_reg[3]/Q
                         net (fo=11, routed)          1.943     7.547    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    11.057 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.057    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fnd/com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.345ns (77.192%)  route 0.397ns (22.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.588     1.471    fnd/CLK
    SLICE_X63Y31         FDCE                                         r  fnd/com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  fnd/com_reg[0]/Q
                         net (fo=11, routed)          0.397     2.010    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.214 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.214    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/com_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.341ns (75.342%)  route 0.439ns (24.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.470    fnd/CLK
    SLICE_X65Y30         FDPE                                         r  fnd/com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  fnd/com_reg[1]/Q
                         net (fo=11, routed)          0.439     2.050    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.250 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.250    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/com_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.352ns (74.143%)  route 0.472ns (25.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.588     1.471    fnd/CLK
    SLICE_X63Y31         FDPE                                         r  fnd/com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  fnd/com_reg[3]/Q
                         net (fo=11, routed)          0.472     2.084    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.295 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.295    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/com_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.406ns (75.350%)  route 0.460ns (24.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.470    fnd/CLK
    SLICE_X65Y30         FDPE                                         r  fnd/com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.598 r  fnd/com_reg[2]/Q
                         net (fo=11, routed)          0.460     2.058    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.278     3.336 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.336    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.421ns (70.050%)  route 0.607ns (29.950%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.589     1.472    fnd/CLK
    SLICE_X64Y32         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  fnd/digit_value_reg[1]/Q
                         net (fo=7, routed)           0.249     1.885    fnd/nolabel_line66/Q[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.930 r  fnd/nolabel_line66/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.289    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.500 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.500    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.445ns (66.912%)  route 0.715ns (33.088%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.470    fnd/CLK
    SLICE_X64Y30         FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  fnd/digit_value_reg[2]/Q
                         net (fo=7, routed)           0.319     1.954    fnd/nolabel_line66/Q[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.999 r  fnd/nolabel_line66/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.394    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.630 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.630    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.430ns (65.983%)  route 0.737ns (34.017%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.589     1.472    fnd/CLK
    SLICE_X64Y32         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDCE (Prop_fdce_C_Q)         0.164     1.636 f  fnd/digit_value_reg[1]/Q
                         net (fo=7, routed)           0.302     1.938    fnd/nolabel_line66/Q[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.045     1.983 r  fnd/nolabel_line66/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.435     2.418    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.639 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.639    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.508ns (69.580%)  route 0.659ns (30.420%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.589     1.472    fnd/CLK
    SLICE_X64Y32         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  fnd/digit_value_reg[1]/Q
                         net (fo=7, routed)           0.249     1.885    fnd/nolabel_line66/Q[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.048     1.933 r  fnd/nolabel_line66/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.343    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.296     3.639 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.639    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.487ns (65.615%)  route 0.779ns (34.385%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.589     1.472    fnd/CLK
    SLICE_X64Y32         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  fnd/digit_value_reg[1]/Q
                         net (fo=7, routed)           0.302     1.938    fnd/nolabel_line66/Q[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.049     1.987 r  fnd/nolabel_line66/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.464    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     3.738 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.738    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.441ns (63.384%)  route 0.833ns (36.616%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.588     1.471    fnd/CLK
    SLICE_X64Y31         FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  fnd/digit_value_reg[0]/Q
                         net (fo=7, routed)           0.260     1.895    fnd/nolabel_line66/Q[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.045     1.940 r  fnd/nolabel_line66/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.572     2.513    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.745 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.745    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            btnctr2/debounced_btn_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.718ns  (logic 1.441ns (21.454%)  route 5.277ns (78.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         5.277     6.718    btnctr2/AR[0]
    SLICE_X60Y21         FDCE                                         f  btnctr2/debounced_btn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.506     4.847    btnctr2/CLK
    SLICE_X60Y21         FDCE                                         r  btnctr2/debounced_btn_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            ctimer/cnt_sysclk_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.578ns  (logic 1.441ns (21.911%)  route 5.137ns (78.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         5.137     6.578    ctimer/AR[0]
    SLICE_X62Y23         FDCE                                         f  ctimer/cnt_sysclk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.504     4.845    ctimer/CLK
    SLICE_X62Y23         FDCE                                         r  ctimer/cnt_sysclk_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            ctimer/cnt_sysclk_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.578ns  (logic 1.441ns (21.911%)  route 5.137ns (78.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         5.137     6.578    ctimer/AR[0]
    SLICE_X62Y23         FDCE                                         f  ctimer/cnt_sysclk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.504     4.845    ctimer/CLK
    SLICE_X62Y23         FDCE                                         r  ctimer/cnt_sysclk_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            ctimer/cnt_sysclk_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.578ns  (logic 1.441ns (21.911%)  route 5.137ns (78.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         5.137     6.578    ctimer/AR[0]
    SLICE_X62Y23         FDCE                                         f  ctimer/cnt_sysclk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.504     4.845    ctimer/CLK
    SLICE_X62Y23         FDCE                                         r  ctimer/cnt_sysclk_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            ctimer/cnt_sysclk_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.578ns  (logic 1.441ns (21.911%)  route 5.137ns (78.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         5.137     6.578    ctimer/AR[0]
    SLICE_X62Y23         FDCE                                         f  ctimer/cnt_sysclk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.504     4.845    ctimer/CLK
    SLICE_X62Y23         FDCE                                         r  ctimer/cnt_sysclk_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            ctimer/sec_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.535ns  (logic 1.441ns (22.055%)  route 5.094ns (77.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         5.094     6.535    ctimer/AR[0]
    SLICE_X62Y33         FDCE                                         f  ctimer/sec_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.512     4.853    ctimer/CLK
    SLICE_X62Y33         FDCE                                         r  ctimer/sec_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            ctimer/sec_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.535ns  (logic 1.441ns (22.055%)  route 5.094ns (77.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         5.094     6.535    ctimer/AR[0]
    SLICE_X62Y33         FDCE                                         f  ctimer/sec_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.512     4.853    ctimer/CLK
    SLICE_X62Y33         FDCE                                         r  ctimer/sec_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            ctimer/sec_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.531ns  (logic 1.441ns (22.070%)  route 5.089ns (77.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         5.089     6.531    ctimer/AR[0]
    SLICE_X63Y33         FDCE                                         f  ctimer/sec_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.512     4.853    ctimer/CLK
    SLICE_X63Y33         FDCE                                         r  ctimer/sec_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            ctimer/sec_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.531ns  (logic 1.441ns (22.070%)  route 5.089ns (77.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         5.089     6.531    ctimer/AR[0]
    SLICE_X63Y33         FDCE                                         f  ctimer/sec_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.512     4.853    ctimer/CLK
    SLICE_X63Y33         FDCE                                         r  ctimer/sec_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            ctimer/sec_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.531ns  (logic 1.441ns (22.070%)  route 5.089ns (77.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         5.089     6.531    ctimer/AR[0]
    SLICE_X63Y33         FDCE                                         f  ctimer/sec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.512     4.853    ctimer/CLK
    SLICE_X63Y33         FDCE                                         r  ctimer/sec_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            btnctr0/debounced_btn_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.222ns (14.767%)  route 1.281ns (85.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.281     1.502    btnctr0/button_IBUF[0]
    SLICE_X56Y27         FDCE                                         r  btnctr0/debounced_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     1.951    btnctr0/CLK
    SLICE_X56Y27         FDCE                                         r  btnctr0/debounced_btn_reg/C

Slack:                    inf
  Source:                 button[2]
                            (input port)
  Destination:            btnctr2/debounced_btn_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.219ns (14.160%)  route 1.329ns (85.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  button[2] (IN)
                         net (fo=0)                   0.000     0.000    button[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.329     1.548    btnctr2/button_IBUF[0]
    SLICE_X60Y21         FDCE                                         r  btnctr2/debounced_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.852     1.979    btnctr2/CLK
    SLICE_X60Y21         FDCE                                         r  btnctr2/debounced_btn_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            btnctr0/cnt_sysclk_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.210ns (13.253%)  route 1.371ns (86.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         1.371     1.581    btnctr0/AR[0]
    SLICE_X57Y25         FDCE                                         f  btnctr0/cnt_sysclk_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     1.948    btnctr0/CLK
    SLICE_X57Y25         FDCE                                         r  btnctr0/cnt_sysclk_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            btnctr0/cnt_sysclk_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.210ns (13.253%)  route 1.371ns (86.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         1.371     1.581    btnctr0/AR[0]
    SLICE_X57Y25         FDCE                                         f  btnctr0/cnt_sysclk_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     1.948    btnctr0/CLK
    SLICE_X57Y25         FDCE                                         r  btnctr0/cnt_sysclk_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            btnctr0/cnt_sysclk_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.210ns (13.253%)  route 1.371ns (86.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         1.371     1.581    btnctr0/AR[0]
    SLICE_X57Y25         FDCE                                         f  btnctr0/cnt_sysclk_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     1.948    btnctr0/CLK
    SLICE_X57Y25         FDCE                                         r  btnctr0/cnt_sysclk_reg[6]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            btnctr0/cnt_sysclk_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.210ns (13.253%)  route 1.371ns (86.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         1.371     1.581    btnctr0/AR[0]
    SLICE_X57Y25         FDCE                                         f  btnctr0/cnt_sysclk_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     1.948    btnctr0/CLK
    SLICE_X57Y25         FDCE                                         r  btnctr0/cnt_sysclk_reg[7]/C

Slack:                    inf
  Source:                 button[3]
                            (input port)
  Destination:            btnctr3/debounced_btn_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.221ns (13.653%)  route 1.395ns (86.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  button[3] (IN)
                         net (fo=0)                   0.000     0.000    button[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.395     1.615    btnctr3/button_IBUF[0]
    SLICE_X59Y23         FDCE                                         r  btnctr3/debounced_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.849     1.976    btnctr3/CLK
    SLICE_X59Y23         FDCE                                         r  btnctr3/debounced_btn_reg/C

Slack:                    inf
  Source:                 button[1]
                            (input port)
  Destination:            btnctr1/debounced_btn_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.219ns (13.413%)  route 1.416ns (86.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button[1] (IN)
                         net (fo=0)                   0.000     0.000    button[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.416     1.635    btnctr1/button_IBUF[0]
    SLICE_X59Y27         FDCE                                         r  btnctr1/debounced_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.851     1.978    btnctr1/CLK
    SLICE_X59Y27         FDCE                                         r  btnctr1/debounced_btn_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            btnctr0/cnt_sysclk_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.210ns (12.743%)  route 1.435ns (87.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         1.435     1.644    btnctr0/AR[0]
    SLICE_X57Y26         FDCE                                         f  btnctr0/cnt_sysclk_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     1.949    btnctr0/CLK
    SLICE_X57Y26         FDCE                                         r  btnctr0/cnt_sysclk_reg[10]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            btnctr0/cnt_sysclk_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.210ns (12.743%)  route 1.435ns (87.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=136, routed)         1.435     1.644    btnctr0/AR[0]
    SLICE_X57Y26         FDCE                                         f  btnctr0/cnt_sysclk_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     1.949    btnctr0/CLK
    SLICE_X57Y26         FDCE                                         r  btnctr0/cnt_sysclk_reg[11]/C





