\section{Pin Assignments} \label{section_pins}

\subsection{Name Sorted}
\begin{longtable}[l]{| l | c | c |}
  \hline
  Signal Name                  & Pin  & I/O \\ \hline
  \endhead
  DDIMMA\_FPGA\_LANE\_N[0]     & W46  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_N[1]     & V44  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_N[2]     & U46  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_N[3]     & T44  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_N[4]     & R46  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_N[5]     & P44  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_N[6]     & N46  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_N[7]     & M44  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_P[0]     & W45  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_P[1]     & V43  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_P[2]     & U45  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_P[3]     & T43  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_P[4]     & R45  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_P[5]     & P43  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_P[6]     & N45  & I   \\ \hline
  DDIMMA\_FPGA\_LANE\_P[7]     & M43  & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_N[0]     & AR46 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_N[1]     & AP44 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_N[2]     & AN46 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_N[3]     & AM44 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_N[4]     & AL46 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_N[5]     & AK44 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_N[6]     & AJ46 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_N[7]     & AH44 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_P[0]     & AR45 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_P[1]     & AP43 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_P[2]     & AN45 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_P[3]     & AM43 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_P[4]     & AL45 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_P[5]     & AK43 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_P[6]     & AJ45 & I   \\ \hline
  DDIMMB\_FPGA\_LANE\_P[7]     & AH43 & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_N[0]     & W1   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_N[1]     & V3   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_N[2]     & U1   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_N[3]     & T3   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_N[4]     & R1   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_N[5]     & P3   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_N[6]     & N1   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_N[7]     & M3   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_P[0]     & W2   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_P[1]     & V4   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_P[2]     & U2   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_P[3]     & T4   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_P[4]     & R2   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_P[5]     & P4   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_P[6]     & N2   & I   \\ \hline
  DDIMMC\_FPGA\_LANE\_P[7]     & M4   & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_N[0]     & AR1  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_N[1]     & AP3  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_N[2]     & AN1  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_N[3]     & AM3  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_N[4]     & AL1  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_N[5]     & AK3  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_N[6]     & AJ1  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_N[7]     & AH3  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_P[0]     & AR2  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_P[1]     & AP4  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_P[2]     & AN2  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_P[3]     & AM4  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_P[4]     & AL2  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_P[5]     & AK4  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_P[6]     & AJ2  & I   \\ \hline
  DDIMMD\_FPGA\_LANE\_P[7]     & AH4  & I   \\ \hline
  DDR4\_DIMM\_FPGA\_ERR\_N     & AT25 & I   \\ \hline
  DDR4\_DIMM\_FPGA\_EVENT\_N   & AT24 & I   \\ \hline
  FPGA\_DDIMMA\_LANE\_N[0]     & W41  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_N[1]     & V39  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_N[2]     & U41  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_N[3]     & T39  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_N[4]     & R41  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_N[5]     & P39  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_N[6]     & N41  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_N[7]     & M39  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_P[0]     & W40  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_P[1]     & V38  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_P[2]     & U40  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_P[3]     & T38  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_P[4]     & R40  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_P[5]     & P38  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_P[6]     & N40  & O   \\ \hline
  FPGA\_DDIMMA\_LANE\_P[7]     & M38  & O   \\ \hline
  FPGA\_DDIMMA\_REFCLK\_N[0]   & W37  & I   \\ \hline
  FPGA\_DDIMMA\_REFCLK\_P[0]   & W36  & I   \\ \hline
  FPGA\_DDIMMB\_LANE\_N[0]     & AR41 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_N[1]     & AP39 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_N[2]     & AN41 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_N[3]     & AM39 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_N[4]     & AL41 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_N[5]     & AK39 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_N[6]     & AJ41 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_N[7]     & AH39 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_P[0]     & AR40 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_P[1]     & AP38 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_P[2]     & AN40 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_P[3]     & AM38 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_P[4]     & AL40 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_P[5]     & AK38 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_P[6]     & AJ40 & O   \\ \hline
  FPGA\_DDIMMB\_LANE\_P[7]     & AH38 & O   \\ \hline
  FPGA\_DDIMMB\_REFCLK\_N[0]   & AG37 & I   \\ \hline
  FPGA\_DDIMMB\_REFCLK\_P[0]   & AG36 & I   \\ \hline
  FPGA\_DDIMMC\_LANE\_N[0]     & W6   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_N[1]     & V8   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_N[2]     & U6   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_N[3]     & T8   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_N[4]     & R6   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_N[5]     & P8   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_N[6]     & N6   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_N[7]     & M8   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_P[0]     & W7   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_P[1]     & V9   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_P[2]     & U7   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_P[3]     & T9   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_P[4]     & R7   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_P[5]     & P9   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_P[6]     & N7   & O   \\ \hline
  FPGA\_DDIMMC\_LANE\_P[7]     & M9   & O   \\ \hline
  FPGA\_DDIMMC\_REFCLK\_N[0]   & W10  & I   \\ \hline
  FPGA\_DDIMMC\_REFCLK\_P[0]   & W11  & I   \\ \hline
  FPGA\_DDIMMD\_LANE\_N[0]     & AR6  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_N[1]     & AP8  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_N[2]     & AN6  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_N[3]     & AM8  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_N[4]     & AL6  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_N[5]     & AK8  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_N[6]     & AJ6  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_N[7]     & AH8  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_P[0]     & AR7  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_P[1]     & AP9  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_P[2]     & AN7  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_P[3]     & AM9  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_P[4]     & AL7  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_P[5]     & AK9  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_P[6]     & AJ7  & O   \\ \hline
  FPGA\_DDIMMD\_LANE\_P[7]     & AH9  & O   \\ \hline
  FPGA\_DDIMMD\_REFCLK\_N[0]   & AG10 & I   \\ \hline
  FPGA\_DDIMMD\_REFCLK\_P[0]   & AG11 & I   \\ \hline
  FPGA\_DDR4\_DIMM\_ACT\_N     & AW23 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[0]       & AN23 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[1]       & AM23 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[2]       & AN26 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[3]       & AM26 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[4]       & AP23 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[5]       & AP22 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[6]       & AP25 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[7]       & AN25 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[8]       & AN24 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[9]       & AM24 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[10]      & AP27 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[11]      & AP26 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[12]      & AR23 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[13]      & AR22 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[14]      & AR25 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[15]      & AR24 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[16]      & AU22 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_A[17]      & AT22 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_BA[0]      & AT26 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_BA[1]      & AU26 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_BG[0]      & AU23 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_BG[1]      & AU24 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_CKE[0]     & BD21 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_CKE[1]     & AW25 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_CLK\_N     & BA25 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_CLK\_P     & AY25 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_CS\_N[0]   & BA22 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_CS\_N[1]   & BB22 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_C[0]       & AY24 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_C[1]       & BA24 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_C[2]       & AY22 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[0]  & AN21 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[1]  & AP18 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[2]  & AW21 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[3]  & AU19 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[4]  & BB21 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[5]  & AY18 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[6]  & BF19 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[7]  & BD16 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[8]  & AR30 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[9]  & AP28 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[10] & AT31 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[11] & AW26 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[12] & BB27 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[13] & AY28 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[14] & BE28 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[15] & BD25 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[16] & BF22 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_N[17] & BC23 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[0]  & AM21 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[1]  & AN18 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[2]  & AV21 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[3]  & AT19 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[4]  & BA21 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[5]  & AY19 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[6]  & BE19 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[7]  & BD17 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[8]  & AR29 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[9]  & AN28 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[10] & AT30 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[11] & AV26 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[12] & BA27 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[13] & AY27 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[14] & BE27 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[15] & BC25 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[16] & BF21 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQS\_P[17] & BB23 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[0]      & AR19 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[1]      & AR18 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[2]      & AR20 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[3]      & AT20 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[4]      & AN20 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[5]      & AP20 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[6]      & AM19 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[7]      & AN19 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[8]      & AW18 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[9]      & AW17 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[10]     & AV20 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[11]     & AW20 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[12]     & AT21 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[13]     & AU21 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[14]     & AU18 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[15]     & AV18 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[16]     & BA19 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[17]     & BB19 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[18]     & BC20 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[19]     & BC19 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[20]     & AY20 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[21]     & BA20 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[22]     & BB18 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[23]     & BC18 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[24]     & BE16 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[25]     & BF16 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[26]     & BE20 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[27]     & BF20 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[28]     & BE17 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[29]     & BF17 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[30]     & BD18 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[31]     & BE18 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[32]     & AR27 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[33]     & AR28 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[34]     & AN30 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[35]     & AP30 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[36]     & AM31 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[37]     & AN31 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[38]     & AM29 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[39]     & AN29 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[40]     & AU28 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[41]     & AV28 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[42]     & AV29 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[43]     & AV30 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[44]     & AT27 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[45]     & AU27 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[46]     & AT29 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[47]     & AU29 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[48]     & BA26 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[49]     & BB26 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[50]     & BA29 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[51]     & BB29 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[52]     & AW27 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[53]     & AW28 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[54]     & AY29 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[55]     & AY30 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[56]     & BE25 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[57]     & BF25 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[58]     & BC28 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[59]     & BD28 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[60]     & BF26 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[61]     & BF27 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[62]     & BC26 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[63]     & BD26 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[64]     & BD23 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[65]     & BE23 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[66]     & BE24 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[67]     & BF24 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[68]     & BD22 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[69]     & BE22 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[70]     & BB24 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_DQ[71]     & BC24 & I/O \\ \hline
  FPGA\_DDR4\_DIMM\_ODT[0]     & AY23 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_ODT[1]     & AW22 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_PAR        & AV23 & O   \\ \hline
  FPGA\_DDR4\_DIMM\_RESET\_N   & AV24 & O   \\ \hline
  FPGA\_OCMB\_LANE\_N[0]       & E41  & O   \\ \hline
  FPGA\_OCMB\_LANE\_N[1]       & E37  & O   \\ \hline
  FPGA\_OCMB\_LANE\_N[2]       & C41  & O   \\ \hline
  FPGA\_OCMB\_LANE\_N[3]       & A41  & O   \\ \hline
  FPGA\_OCMB\_LANE\_N[4]       & D39  & O   \\ \hline
  FPGA\_OCMB\_LANE\_N[5]       & C37  & O   \\ \hline
  FPGA\_OCMB\_LANE\_N[6]       & B39  & O   \\ \hline
  FPGA\_OCMB\_LANE\_N[7]       & A37  & O   \\ \hline
  FPGA\_OCMB\_LANE\_P[0]       & E40  & O   \\ \hline
  FPGA\_OCMB\_LANE\_P[1]       & E36  & O   \\ \hline
  FPGA\_OCMB\_LANE\_P[2]       & C40  & O   \\ \hline
  FPGA\_OCMB\_LANE\_P[3]       & A40  & O   \\ \hline
  FPGA\_OCMB\_LANE\_P[4]       & D38  & O   \\ \hline
  FPGA\_OCMB\_LANE\_P[5]       & C36  & O   \\ \hline
  FPGA\_OCMB\_LANE\_P[6]       & B38  & O   \\ \hline
  FPGA\_OCMB\_LANE\_P[7]       & A36  & O   \\ \hline
  FPGA\_OCMB\_REFCLK\_N[0]     & L37  & I   \\ \hline
  FPGA\_OCMB\_REFCLK\_P[0]     & L36  & I   \\ \hline
  OCMB\_FPGA\_LANE\_N[0]       & E46  & I   \\ \hline
  OCMB\_FPGA\_LANE\_N[1]       & D44  & I   \\ \hline
  OCMB\_FPGA\_LANE\_N[2]       & C46  & I   \\ \hline
  OCMB\_FPGA\_LANE\_N[3]       & B44  & I   \\ \hline
  OCMB\_FPGA\_LANE\_N[4]       & D34  & I   \\ \hline
  OCMB\_FPGA\_LANE\_N[5]       & C32  & I   \\ \hline
  OCMB\_FPGA\_LANE\_N[6]       & B34  & I   \\ \hline
  OCMB\_FPGA\_LANE\_N[7]       & A32  & I   \\ \hline
  OCMB\_FPGA\_LANE\_P[0]       & E45  & I   \\ \hline
  OCMB\_FPGA\_LANE\_P[1]       & D43  & I   \\ \hline
  OCMB\_FPGA\_LANE\_P[2]       & C45  & I   \\ \hline
  OCMB\_FPGA\_LANE\_P[3]       & B43  & I   \\ \hline
  OCMB\_FPGA\_LANE\_P[4]       & D33  & I   \\ \hline
  OCMB\_FPGA\_LANE\_P[5]       & C31  & I   \\ \hline
  OCMB\_FPGA\_LANE\_P[6]       & B33  & I   \\ \hline
  OCMB\_FPGA\_LANE\_P[7]       & A31  & I   \\ \hline
\end{longtable}

\subsection{Pin Sorted}
\begin{longtable}[l]{| c | l | c |}
  \hline
  Pin  & Signal Name                  & I/O \\ \hline
  \endhead
  A31  & OCMB\_FPGA\_LANE\_P[7]       & I   \\ \hline
  A32  & OCMB\_FPGA\_LANE\_N[7]       & I   \\ \hline
  A36  & FPGA\_OCMB\_LANE\_P[7]       & O   \\ \hline
  A37  & FPGA\_OCMB\_LANE\_N[7]       & O   \\ \hline
  A40  & FPGA\_OCMB\_LANE\_P[3]       & O   \\ \hline
  A41  & FPGA\_OCMB\_LANE\_N[3]       & O   \\ \hline
  AG10 & FPGA\_DDIMMD\_REFCLK\_N[0]   & I   \\ \hline
  AG11 & FPGA\_DDIMMD\_REFCLK\_P[0]   & I   \\ \hline
  AG36 & FPGA\_DDIMMB\_REFCLK\_P[0]   & I   \\ \hline
  AG37 & FPGA\_DDIMMB\_REFCLK\_N[0]   & I   \\ \hline
  AH3  & DDIMMD\_FPGA\_LANE\_N[7]     & I   \\ \hline
  AH38 & FPGA\_DDIMMB\_LANE\_P[7]     & O   \\ \hline
  AH39 & FPGA\_DDIMMB\_LANE\_N[7]     & O   \\ \hline
  AH4  & DDIMMD\_FPGA\_LANE\_P[7]     & I   \\ \hline
  AH43 & DDIMMB\_FPGA\_LANE\_P[7]     & I   \\ \hline
  AH44 & DDIMMB\_FPGA\_LANE\_N[7]     & I   \\ \hline
  AH8  & FPGA\_DDIMMD\_LANE\_N[7]     & O   \\ \hline
  AH9  & FPGA\_DDIMMD\_LANE\_P[7]     & O   \\ \hline
  AJ1  & DDIMMD\_FPGA\_LANE\_N[6]     & I   \\ \hline
  AJ2  & DDIMMD\_FPGA\_LANE\_P[6]     & I   \\ \hline
  AJ40 & FPGA\_DDIMMB\_LANE\_P[6]     & O   \\ \hline
  AJ41 & FPGA\_DDIMMB\_LANE\_N[6]     & O   \\ \hline
  AJ45 & DDIMMB\_FPGA\_LANE\_P[6]     & I   \\ \hline
  AJ46 & DDIMMB\_FPGA\_LANE\_N[6]     & I   \\ \hline
  AJ6  & FPGA\_DDIMMD\_LANE\_N[6]     & O   \\ \hline
  AJ7  & FPGA\_DDIMMD\_LANE\_P[6]     & O   \\ \hline
  AK3  & DDIMMD\_FPGA\_LANE\_N[5]     & I   \\ \hline
  AK38 & FPGA\_DDIMMB\_LANE\_P[5]     & O   \\ \hline
  AK39 & FPGA\_DDIMMB\_LANE\_N[5]     & O   \\ \hline
  AK4  & DDIMMD\_FPGA\_LANE\_P[5]     & I   \\ \hline
  AK43 & DDIMMB\_FPGA\_LANE\_P[5]     & I   \\ \hline
  AK44 & DDIMMB\_FPGA\_LANE\_N[5]     & I   \\ \hline
  AK8  & FPGA\_DDIMMD\_LANE\_N[5]     & O   \\ \hline
  AK9  & FPGA\_DDIMMD\_LANE\_P[5]     & O   \\ \hline
  AL1  & DDIMMD\_FPGA\_LANE\_N[4]     & I   \\ \hline
  AL2  & DDIMMD\_FPGA\_LANE\_P[4]     & I   \\ \hline
  AL40 & FPGA\_DDIMMB\_LANE\_P[4]     & O   \\ \hline
  AL41 & FPGA\_DDIMMB\_LANE\_N[4]     & O   \\ \hline
  AL45 & DDIMMB\_FPGA\_LANE\_P[4]     & I   \\ \hline
  AL46 & DDIMMB\_FPGA\_LANE\_N[4]     & I   \\ \hline
  AL6  & FPGA\_DDIMMD\_LANE\_N[4]     & O   \\ \hline
  AL7  & FPGA\_DDIMMD\_LANE\_P[4]     & O   \\ \hline
  AM19 & FPGA\_DDR4\_DIMM\_DQ[6]      & I/O \\ \hline
  AM21 & FPGA\_DDR4\_DIMM\_DQS\_P[0]  & I/O \\ \hline
  AM23 & FPGA\_DDR4\_DIMM\_A[1]       & O   \\ \hline
  AM24 & FPGA\_DDR4\_DIMM\_A[9]       & O   \\ \hline
  AM26 & FPGA\_DDR4\_DIMM\_A[3]       & O   \\ \hline
  AM29 & FPGA\_DDR4\_DIMM\_DQ[38]     & I/O \\ \hline
  AM3  & DDIMMD\_FPGA\_LANE\_N[3]     & I   \\ \hline
  AM31 & FPGA\_DDR4\_DIMM\_DQ[36]     & I/O \\ \hline
  AM38 & FPGA\_DDIMMB\_LANE\_P[3]     & O   \\ \hline
  AM39 & FPGA\_DDIMMB\_LANE\_N[3]     & O   \\ \hline
  AM4  & DDIMMD\_FPGA\_LANE\_P[3]     & I   \\ \hline
  AM43 & DDIMMB\_FPGA\_LANE\_P[3]     & I   \\ \hline
  AM44 & DDIMMB\_FPGA\_LANE\_N[3]     & I   \\ \hline
  AM8  & FPGA\_DDIMMD\_LANE\_N[3]     & O   \\ \hline
  AM9  & FPGA\_DDIMMD\_LANE\_P[3]     & O   \\ \hline
  AN1  & DDIMMD\_FPGA\_LANE\_N[2]     & I   \\ \hline
  AN18 & FPGA\_DDR4\_DIMM\_DQS\_P[1]  & I/O \\ \hline
  AN19 & FPGA\_DDR4\_DIMM\_DQ[7]      & I/O \\ \hline
  AN2  & DDIMMD\_FPGA\_LANE\_P[2]     & I   \\ \hline
  AN20 & FPGA\_DDR4\_DIMM\_DQ[4]      & I/O \\ \hline
  AN21 & FPGA\_DDR4\_DIMM\_DQS\_N[0]  & I/O \\ \hline
  AN23 & FPGA\_DDR4\_DIMM\_A[0]       & O   \\ \hline
  AN24 & FPGA\_DDR4\_DIMM\_A[8]       & O   \\ \hline
  AN25 & FPGA\_DDR4\_DIMM\_A[7]       & O   \\ \hline
  AN26 & FPGA\_DDR4\_DIMM\_A[2]       & O   \\ \hline
  AN28 & FPGA\_DDR4\_DIMM\_DQS\_P[9]  & I/O \\ \hline
  AN29 & FPGA\_DDR4\_DIMM\_DQ[39]     & I/O \\ \hline
  AN30 & FPGA\_DDR4\_DIMM\_DQ[34]     & I/O \\ \hline
  AN31 & FPGA\_DDR4\_DIMM\_DQ[37]     & I/O \\ \hline
  AN40 & FPGA\_DDIMMB\_LANE\_P[2]     & O   \\ \hline
  AN41 & FPGA\_DDIMMB\_LANE\_N[2]     & O   \\ \hline
  AN45 & DDIMMB\_FPGA\_LANE\_P[2]     & I   \\ \hline
  AN46 & DDIMMB\_FPGA\_LANE\_N[2]     & I   \\ \hline
  AN6  & FPGA\_DDIMMD\_LANE\_N[2]     & O   \\ \hline
  AN7  & FPGA\_DDIMMD\_LANE\_P[2]     & O   \\ \hline
  AP18 & FPGA\_DDR4\_DIMM\_DQS\_N[1]  & I/O \\ \hline
  AP20 & FPGA\_DDR4\_DIMM\_DQ[5]      & I/O \\ \hline
  AP22 & FPGA\_DDR4\_DIMM\_A[5]       & O   \\ \hline
  AP23 & FPGA\_DDR4\_DIMM\_A[4]       & O   \\ \hline
  AP25 & FPGA\_DDR4\_DIMM\_A[6]       & O   \\ \hline
  AP26 & FPGA\_DDR4\_DIMM\_A[11]      & O   \\ \hline
  AP27 & FPGA\_DDR4\_DIMM\_A[10]      & O   \\ \hline
  AP28 & FPGA\_DDR4\_DIMM\_DQS\_N[9]  & I/O \\ \hline
  AP3  & DDIMMD\_FPGA\_LANE\_N[1]     & I   \\ \hline
  AP30 & FPGA\_DDR4\_DIMM\_DQ[35]     & I/O \\ \hline
  AP38 & FPGA\_DDIMMB\_LANE\_P[1]     & O   \\ \hline
  AP39 & FPGA\_DDIMMB\_LANE\_N[1]     & O   \\ \hline
  AP4  & DDIMMD\_FPGA\_LANE\_P[1]     & I   \\ \hline
  AP43 & DDIMMB\_FPGA\_LANE\_P[1]     & I   \\ \hline
  AP44 & DDIMMB\_FPGA\_LANE\_N[1]     & I   \\ \hline
  AP8  & FPGA\_DDIMMD\_LANE\_N[1]     & O   \\ \hline
  AP9  & FPGA\_DDIMMD\_LANE\_P[1]     & O   \\ \hline
  AR1  & DDIMMD\_FPGA\_LANE\_N[0]     & I   \\ \hline
  AR18 & FPGA\_DDR4\_DIMM\_DQ[1]      & I/O \\ \hline
  AR19 & FPGA\_DDR4\_DIMM\_DQ[0]      & I/O \\ \hline
  AR2  & DDIMMD\_FPGA\_LANE\_P[0]     & I   \\ \hline
  AR20 & FPGA\_DDR4\_DIMM\_DQ[2]      & I/O \\ \hline
  AR22 & FPGA\_DDR4\_DIMM\_A[13]      & O   \\ \hline
  AR23 & FPGA\_DDR4\_DIMM\_A[12]      & O   \\ \hline
  AR24 & FPGA\_DDR4\_DIMM\_A[15]      & O   \\ \hline
  AR25 & FPGA\_DDR4\_DIMM\_A[14]      & O   \\ \hline
  AR27 & FPGA\_DDR4\_DIMM\_DQ[32]     & I/O \\ \hline
  AR28 & FPGA\_DDR4\_DIMM\_DQ[33]     & I/O \\ \hline
  AR29 & FPGA\_DDR4\_DIMM\_DQS\_P[8]  & I/O \\ \hline
  AR30 & FPGA\_DDR4\_DIMM\_DQS\_N[8]  & I/O \\ \hline
  AR40 & FPGA\_DDIMMB\_LANE\_P[0]     & O   \\ \hline
  AR41 & FPGA\_DDIMMB\_LANE\_N[0]     & O   \\ \hline
  AR45 & DDIMMB\_FPGA\_LANE\_P[0]     & I   \\ \hline
  AR46 & DDIMMB\_FPGA\_LANE\_N[0]     & I   \\ \hline
  AR6  & FPGA\_DDIMMD\_LANE\_N[0]     & O   \\ \hline
  AR7  & FPGA\_DDIMMD\_LANE\_P[0]     & O   \\ \hline
  AT19 & FPGA\_DDR4\_DIMM\_DQS\_P[3]  & I/O \\ \hline
  AT20 & FPGA\_DDR4\_DIMM\_DQ[3]      & I/O \\ \hline
  AT21 & FPGA\_DDR4\_DIMM\_DQ[12]     & I/O \\ \hline
  AT22 & FPGA\_DDR4\_DIMM\_A[17]      & O   \\ \hline
  AT24 & DDR4\_DIMM\_FPGA\_EVENT\_N   & I   \\ \hline
  AT25 & DDR4\_DIMM\_FPGA\_ERR\_N     & I   \\ \hline
  AT26 & FPGA\_DDR4\_DIMM\_BA[0]      & O   \\ \hline
  AT27 & FPGA\_DDR4\_DIMM\_DQ[44]     & I/O \\ \hline
  AT29 & FPGA\_DDR4\_DIMM\_DQ[46]     & I/O \\ \hline
  AT30 & FPGA\_DDR4\_DIMM\_DQS\_P[10] & I/O \\ \hline
  AT31 & FPGA\_DDR4\_DIMM\_DQS\_N[10] & I/O \\ \hline
  AU18 & FPGA\_DDR4\_DIMM\_DQ[14]     & I/O \\ \hline
  AU19 & FPGA\_DDR4\_DIMM\_DQS\_N[3]  & I/O \\ \hline
  AU21 & FPGA\_DDR4\_DIMM\_DQ[13]     & I/O \\ \hline
  AU22 & FPGA\_DDR4\_DIMM\_A[16]      & O   \\ \hline
  AU23 & FPGA\_DDR4\_DIMM\_BG[0]      & O   \\ \hline
  AU24 & FPGA\_DDR4\_DIMM\_BG[1]      & O   \\ \hline
  AU26 & FPGA\_DDR4\_DIMM\_BA[1]      & O   \\ \hline
  AU27 & FPGA\_DDR4\_DIMM\_DQ[45]     & I/O \\ \hline
  AU28 & FPGA\_DDR4\_DIMM\_DQ[40]     & I/O \\ \hline
  AU29 & FPGA\_DDR4\_DIMM\_DQ[47]     & I/O \\ \hline
  AV18 & FPGA\_DDR4\_DIMM\_DQ[15]     & I/O \\ \hline
  AV20 & FPGA\_DDR4\_DIMM\_DQ[10]     & I/O \\ \hline
  AV21 & FPGA\_DDR4\_DIMM\_DQS\_P[2]  & I/O \\ \hline
  AV23 & FPGA\_DDR4\_DIMM\_PAR        & O   \\ \hline
  AV24 & FPGA\_DDR4\_DIMM\_RESET\_N   & O   \\ \hline
  AV26 & FPGA\_DDR4\_DIMM\_DQS\_P[11] & I/O \\ \hline
  AV28 & FPGA\_DDR4\_DIMM\_DQ[41]     & I/O \\ \hline
  AV29 & FPGA\_DDR4\_DIMM\_DQ[42]     & I/O \\ \hline
  AV30 & FPGA\_DDR4\_DIMM\_DQ[43]     & I/O \\ \hline
  AW17 & FPGA\_DDR4\_DIMM\_DQ[9]      & I/O \\ \hline
  AW18 & FPGA\_DDR4\_DIMM\_DQ[8]      & I/O \\ \hline
  AW20 & FPGA\_DDR4\_DIMM\_DQ[11]     & I/O \\ \hline
  AW21 & FPGA\_DDR4\_DIMM\_DQS\_N[2]  & I/O \\ \hline
  AW22 & FPGA\_DDR4\_DIMM\_ODT[1]     & O   \\ \hline
  AW23 & FPGA\_DDR4\_DIMM\_ACT\_N     & O   \\ \hline
  AW25 & FPGA\_DDR4\_DIMM\_CKE[1]     & O   \\ \hline
  AW26 & FPGA\_DDR4\_DIMM\_DQS\_N[11] & I/O \\ \hline
  AW27 & FPGA\_DDR4\_DIMM\_DQ[52]     & I/O \\ \hline
  AW28 & FPGA\_DDR4\_DIMM\_DQ[53]     & I/O \\ \hline
  AY18 & FPGA\_DDR4\_DIMM\_DQS\_N[5]  & I/O \\ \hline
  AY19 & FPGA\_DDR4\_DIMM\_DQS\_P[5]  & I/O \\ \hline
  AY20 & FPGA\_DDR4\_DIMM\_DQ[20]     & I/O \\ \hline
  AY22 & FPGA\_DDR4\_DIMM\_C[2]       & O   \\ \hline
  AY23 & FPGA\_DDR4\_DIMM\_ODT[0]     & O   \\ \hline
  AY24 & FPGA\_DDR4\_DIMM\_C[0]       & O   \\ \hline
  AY25 & FPGA\_DDR4\_DIMM\_CLK\_P     & O   \\ \hline
  AY27 & FPGA\_DDR4\_DIMM\_DQS\_P[13] & I/O \\ \hline
  AY28 & FPGA\_DDR4\_DIMM\_DQS\_N[13] & I/O \\ \hline
  AY29 & FPGA\_DDR4\_DIMM\_DQ[54]     & I/O \\ \hline
  AY30 & FPGA\_DDR4\_DIMM\_DQ[55]     & I/O \\ \hline
  B33  & OCMB\_FPGA\_LANE\_P[6]       & I   \\ \hline
  B34  & OCMB\_FPGA\_LANE\_N[6]       & I   \\ \hline
  B38  & FPGA\_OCMB\_LANE\_P[6]       & O   \\ \hline
  B39  & FPGA\_OCMB\_LANE\_N[6]       & O   \\ \hline
  B43  & OCMB\_FPGA\_LANE\_P[3]       & I   \\ \hline
  B44  & OCMB\_FPGA\_LANE\_N[3]       & I   \\ \hline
  BA19 & FPGA\_DDR4\_DIMM\_DQ[16]     & I/O \\ \hline
  BA20 & FPGA\_DDR4\_DIMM\_DQ[21]     & I/O \\ \hline
  BA21 & FPGA\_DDR4\_DIMM\_DQS\_P[4]  & I/O \\ \hline
  BA22 & FPGA\_DDR4\_DIMM\_CS\_N[0]   & O   \\ \hline
  BA24 & FPGA\_DDR4\_DIMM\_C[1]       & O   \\ \hline
  BA25 & FPGA\_DDR4\_DIMM\_CLK\_N     & O   \\ \hline
  BA26 & FPGA\_DDR4\_DIMM\_DQ[48]     & I/O \\ \hline
  BA27 & FPGA\_DDR4\_DIMM\_DQS\_P[12] & I/O \\ \hline
  BA29 & FPGA\_DDR4\_DIMM\_DQ[50]     & I/O \\ \hline
  BB18 & FPGA\_DDR4\_DIMM\_DQ[22]     & I/O \\ \hline
  BB19 & FPGA\_DDR4\_DIMM\_DQ[17]     & I/O \\ \hline
  BB21 & FPGA\_DDR4\_DIMM\_DQS\_N[4]  & I/O \\ \hline
  BB22 & FPGA\_DDR4\_DIMM\_CS\_N[1]   & O   \\ \hline
  BB23 & FPGA\_DDR4\_DIMM\_DQS\_P[17] & I/O \\ \hline
  BB24 & FPGA\_DDR4\_DIMM\_DQ[70]     & I/O \\ \hline
  BB26 & FPGA\_DDR4\_DIMM\_DQ[49]     & I/O \\ \hline
  BB27 & FPGA\_DDR4\_DIMM\_DQS\_N[12] & I/O \\ \hline
  BB29 & FPGA\_DDR4\_DIMM\_DQ[51]     & I/O \\ \hline
  BC18 & FPGA\_DDR4\_DIMM\_DQ[23]     & I/O \\ \hline
  BC19 & FPGA\_DDR4\_DIMM\_DQ[19]     & I/O \\ \hline
  BC20 & FPGA\_DDR4\_DIMM\_DQ[18]     & I/O \\ \hline
  BC23 & FPGA\_DDR4\_DIMM\_DQS\_N[17] & I/O \\ \hline
  BC24 & FPGA\_DDR4\_DIMM\_DQ[71]     & I/O \\ \hline
  BC25 & FPGA\_DDR4\_DIMM\_DQS\_P[15] & I/O \\ \hline
  BC26 & FPGA\_DDR4\_DIMM\_DQ[62]     & I/O \\ \hline
  BC28 & FPGA\_DDR4\_DIMM\_DQ[58]     & I/O \\ \hline
  BD16 & FPGA\_DDR4\_DIMM\_DQS\_N[7]  & I/O \\ \hline
  BD17 & FPGA\_DDR4\_DIMM\_DQS\_P[7]  & I/O \\ \hline
  BD18 & FPGA\_DDR4\_DIMM\_DQ[30]     & I/O \\ \hline
  BD21 & FPGA\_DDR4\_DIMM\_CKE[0]     & O   \\ \hline
  BD22 & FPGA\_DDR4\_DIMM\_DQ[68]     & I/O \\ \hline
  BD23 & FPGA\_DDR4\_DIMM\_DQ[64]     & I/O \\ \hline
  BD25 & FPGA\_DDR4\_DIMM\_DQS\_N[15] & I/O \\ \hline
  BD26 & FPGA\_DDR4\_DIMM\_DQ[63]     & I/O \\ \hline
  BD28 & FPGA\_DDR4\_DIMM\_DQ[59]     & I/O \\ \hline
  BE16 & FPGA\_DDR4\_DIMM\_DQ[24]     & I/O \\ \hline
  BE17 & FPGA\_DDR4\_DIMM\_DQ[28]     & I/O \\ \hline
  BE18 & FPGA\_DDR4\_DIMM\_DQ[31]     & I/O \\ \hline
  BE19 & FPGA\_DDR4\_DIMM\_DQS\_P[6]  & I/O \\ \hline
  BE20 & FPGA\_DDR4\_DIMM\_DQ[26]     & I/O \\ \hline
  BE22 & FPGA\_DDR4\_DIMM\_DQ[69]     & I/O \\ \hline
  BE23 & FPGA\_DDR4\_DIMM\_DQ[65]     & I/O \\ \hline
  BE24 & FPGA\_DDR4\_DIMM\_DQ[66]     & I/O \\ \hline
  BE25 & FPGA\_DDR4\_DIMM\_DQ[56]     & I/O \\ \hline
  BE27 & FPGA\_DDR4\_DIMM\_DQS\_P[14] & I/O \\ \hline
  BE28 & FPGA\_DDR4\_DIMM\_DQS\_N[14] & I/O \\ \hline
  BF16 & FPGA\_DDR4\_DIMM\_DQ[25]     & I/O \\ \hline
  BF17 & FPGA\_DDR4\_DIMM\_DQ[29]     & I/O \\ \hline
  BF19 & FPGA\_DDR4\_DIMM\_DQS\_N[6]  & I/O \\ \hline
  BF20 & FPGA\_DDR4\_DIMM\_DQ[27]     & I/O \\ \hline
  BF21 & FPGA\_DDR4\_DIMM\_DQS\_P[16] & I/O \\ \hline
  BF22 & FPGA\_DDR4\_DIMM\_DQS\_N[16] & I/O \\ \hline
  BF24 & FPGA\_DDR4\_DIMM\_DQ[67]     & I/O \\ \hline
  BF25 & FPGA\_DDR4\_DIMM\_DQ[57]     & I/O \\ \hline
  BF26 & FPGA\_DDR4\_DIMM\_DQ[60]     & I/O \\ \hline
  BF27 & FPGA\_DDR4\_DIMM\_DQ[61]     & I/O \\ \hline
  C31  & OCMB\_FPGA\_LANE\_P[5]       & I   \\ \hline
  C32  & OCMB\_FPGA\_LANE\_N[5]       & I   \\ \hline
  C36  & FPGA\_OCMB\_LANE\_P[5]       & O   \\ \hline
  C37  & FPGA\_OCMB\_LANE\_N[5]       & O   \\ \hline
  C40  & FPGA\_OCMB\_LANE\_P[2]       & O   \\ \hline
  C41  & FPGA\_OCMB\_LANE\_N[2]       & O   \\ \hline
  C45  & OCMB\_FPGA\_LANE\_P[2]       & I   \\ \hline
  C46  & OCMB\_FPGA\_LANE\_N[2]       & I   \\ \hline
  D33  & OCMB\_FPGA\_LANE\_P[4]       & I   \\ \hline
  D34  & OCMB\_FPGA\_LANE\_N[4]       & I   \\ \hline
  D38  & FPGA\_OCMB\_LANE\_P[4]       & O   \\ \hline
  D39  & FPGA\_OCMB\_LANE\_N[4]       & O   \\ \hline
  D43  & OCMB\_FPGA\_LANE\_P[1]       & I   \\ \hline
  D44  & OCMB\_FPGA\_LANE\_N[1]       & I   \\ \hline
  E36  & FPGA\_OCMB\_LANE\_P[1]       & O   \\ \hline
  E37  & FPGA\_OCMB\_LANE\_N[1]       & O   \\ \hline
  E40  & FPGA\_OCMB\_LANE\_P[0]       & O   \\ \hline
  E41  & FPGA\_OCMB\_LANE\_N[0]       & O   \\ \hline
  E45  & OCMB\_FPGA\_LANE\_P[0]       & I   \\ \hline
  E46  & OCMB\_FPGA\_LANE\_N[0]       & I   \\ \hline
  L36  & FPGA\_OCMB\_REFCLK\_P[0]     & I   \\ \hline
  L37  & FPGA\_OCMB\_REFCLK\_N[0]     & I   \\ \hline
  M3   & DDIMMC\_FPGA\_LANE\_N[7]     & I   \\ \hline
  M38  & FPGA\_DDIMMA\_LANE\_P[7]     & O   \\ \hline
  M39  & FPGA\_DDIMMA\_LANE\_N[7]     & O   \\ \hline
  M4   & DDIMMC\_FPGA\_LANE\_P[7]     & I   \\ \hline
  M43  & DDIMMA\_FPGA\_LANE\_P[7]     & I   \\ \hline
  M44  & DDIMMA\_FPGA\_LANE\_N[7]     & I   \\ \hline
  M8   & FPGA\_DDIMMC\_LANE\_N[7]     & O   \\ \hline
  M9   & FPGA\_DDIMMC\_LANE\_P[7]     & O   \\ \hline
  N1   & DDIMMC\_FPGA\_LANE\_N[6]     & I   \\ \hline
  N2   & DDIMMC\_FPGA\_LANE\_P[6]     & I   \\ \hline
  N40  & FPGA\_DDIMMA\_LANE\_P[6]     & O   \\ \hline
  N41  & FPGA\_DDIMMA\_LANE\_N[6]     & O   \\ \hline
  N45  & DDIMMA\_FPGA\_LANE\_P[6]     & I   \\ \hline
  N46  & DDIMMA\_FPGA\_LANE\_N[6]     & I   \\ \hline
  N6   & FPGA\_DDIMMC\_LANE\_N[6]     & O   \\ \hline
  N7   & FPGA\_DDIMMC\_LANE\_P[6]     & O   \\ \hline
  P3   & DDIMMC\_FPGA\_LANE\_N[5]     & I   \\ \hline
  P38  & FPGA\_DDIMMA\_LANE\_P[5]     & O   \\ \hline
  P39  & FPGA\_DDIMMA\_LANE\_N[5]     & O   \\ \hline
  P4   & DDIMMC\_FPGA\_LANE\_P[5]     & I   \\ \hline
  P43  & DDIMMA\_FPGA\_LANE\_P[5]     & I   \\ \hline
  P44  & DDIMMA\_FPGA\_LANE\_N[5]     & I   \\ \hline
  P8   & FPGA\_DDIMMC\_LANE\_N[5]     & O   \\ \hline
  P9   & FPGA\_DDIMMC\_LANE\_P[5]     & O   \\ \hline
  R1   & DDIMMC\_FPGA\_LANE\_N[4]     & I   \\ \hline
  R2   & DDIMMC\_FPGA\_LANE\_P[4]     & I   \\ \hline
  R40  & FPGA\_DDIMMA\_LANE\_P[4]     & O   \\ \hline
  R41  & FPGA\_DDIMMA\_LANE\_N[4]     & O   \\ \hline
  R45  & DDIMMA\_FPGA\_LANE\_P[4]     & I   \\ \hline
  R46  & DDIMMA\_FPGA\_LANE\_N[4]     & I   \\ \hline
  R6   & FPGA\_DDIMMC\_LANE\_N[4]     & O   \\ \hline
  R7   & FPGA\_DDIMMC\_LANE\_P[4]     & O   \\ \hline
  T3   & DDIMMC\_FPGA\_LANE\_N[3]     & I   \\ \hline
  T38  & FPGA\_DDIMMA\_LANE\_P[3]     & O   \\ \hline
  T39  & FPGA\_DDIMMA\_LANE\_N[3]     & O   \\ \hline
  T4   & DDIMMC\_FPGA\_LANE\_P[3]     & I   \\ \hline
  T43  & DDIMMA\_FPGA\_LANE\_P[3]     & I   \\ \hline
  T44  & DDIMMA\_FPGA\_LANE\_N[3]     & I   \\ \hline
  T8   & FPGA\_DDIMMC\_LANE\_N[3]     & O   \\ \hline
  T9   & FPGA\_DDIMMC\_LANE\_P[3]     & O   \\ \hline
  U1   & DDIMMC\_FPGA\_LANE\_N[2]     & I   \\ \hline
  U2   & DDIMMC\_FPGA\_LANE\_P[2]     & I   \\ \hline
  U40  & FPGA\_DDIMMA\_LANE\_P[2]     & O   \\ \hline
  U41  & FPGA\_DDIMMA\_LANE\_N[2]     & O   \\ \hline
  U45  & DDIMMA\_FPGA\_LANE\_P[2]     & I   \\ \hline
  U46  & DDIMMA\_FPGA\_LANE\_N[2]     & I   \\ \hline
  U6   & FPGA\_DDIMMC\_LANE\_N[2]     & O   \\ \hline
  U7   & FPGA\_DDIMMC\_LANE\_P[2]     & O   \\ \hline
  V3   & DDIMMC\_FPGA\_LANE\_N[1]     & I   \\ \hline
  V38  & FPGA\_DDIMMA\_LANE\_P[1]     & O   \\ \hline
  V39  & FPGA\_DDIMMA\_LANE\_N[1]     & O   \\ \hline
  V4   & DDIMMC\_FPGA\_LANE\_P[1]     & I   \\ \hline
  V43  & DDIMMA\_FPGA\_LANE\_P[1]     & I   \\ \hline
  V44  & DDIMMA\_FPGA\_LANE\_N[1]     & I   \\ \hline
  V8   & FPGA\_DDIMMC\_LANE\_N[1]     & O   \\ \hline
  V9   & FPGA\_DDIMMC\_LANE\_P[1]     & O   \\ \hline
  W1   & DDIMMC\_FPGA\_LANE\_N[0]     & I   \\ \hline
  W10  & FPGA\_DDIMMC\_REFCLK\_N[0]   & I   \\ \hline
  W11  & FPGA\_DDIMMC\_REFCLK\_P[0]   & I   \\ \hline
  W2   & DDIMMC\_FPGA\_LANE\_P[0]     & I   \\ \hline
  W36  & FPGA\_DDIMMA\_REFCLK\_P[0]   & I   \\ \hline
  W37  & FPGA\_DDIMMA\_REFCLK\_N[0]   & I   \\ \hline
  W40  & FPGA\_DDIMMA\_LANE\_P[0]     & O   \\ \hline
  W41  & FPGA\_DDIMMA\_LANE\_N[0]     & O   \\ \hline
  W45  & DDIMMA\_FPGA\_LANE\_P[0]     & I   \\ \hline
  W46  & DDIMMA\_FPGA\_LANE\_N[0]     & I   \\ \hline
  W6   & FPGA\_DDIMMC\_LANE\_N[0]     & O   \\ \hline
  W7   & FPGA\_DDIMMC\_LANE\_P[0]     & O   \\ \hline
\end{longtable}
