<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1978' type='int32_t llvm::BuildVectorSDNode::getConstantFPSplatPow2ToLog2Int(llvm::BitVector * UndefElements, uint32_t BitWidth) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1973'>/// If this is a constant FP splat and the splatted constant FP is an
  /// exact power or 2, return the log base 2 integer value.  Otherwise,
  /// return -1.
  ///
  /// The BitWidth specifies the necessary bit precision.</doc>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9620' ll='9636' type='int32_t llvm::BuildVectorSDNode::getConstantFPSplatPow2ToLog2Int(llvm::BitVector * UndefElements, uint32_t BitWidth) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='9241' u='c' c='_ZL21performFpToIntCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='9314' u='c' c='_ZL18performFDivCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12188' u='c' c='_ZL18PerformVCVTCombinePN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12246' u='c' c='_ZL18PerformVDIVCombinePN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
