var classAxiI2cRegMaster =
[
    [ "mapping", "classAxiI2cRegMaster_1_1mapping.html", "classAxiI2cRegMaster_1_1mapping" ],
    [ "TPD_G", "classAxiI2cRegMaster.html#a67a837684e4f18c2d236ac1d053b419b", null ],
    [ "AXIL_PROXY_G", "classAxiI2cRegMaster.html#ae0001f7f6d0663bc3042f8f5eeb6c715", null ],
    [ "DEVICE_MAP_G", "classAxiI2cRegMaster.html#ae608c60095f847676a3b9aa5d883287c", null ],
    [ "I2C_SCL_FREQ_G", "classAxiI2cRegMaster.html#a67315ea2dece0a3d7cbdd3b307f1647d", null ],
    [ "I2C_MIN_PULSE_G", "classAxiI2cRegMaster.html#aa93dd372e172883312e7aba72e530921", null ],
    [ "AXI_CLK_FREQ_G", "classAxiI2cRegMaster.html#a9a62acb465b291c47869ac5d04981cbe", null ],
    [ "axiClk", "classAxiI2cRegMaster.html#a7d8781c632c75ab0fdde6e592fd13d60", null ],
    [ "axiRst", "classAxiI2cRegMaster.html#a399a775bae9ae4819d5af6838a95e28e", null ],
    [ "axiReadMaster", "classAxiI2cRegMaster.html#ac847742920ba32301ddc91cf13d6f5fe", null ],
    [ "axiReadSlave", "classAxiI2cRegMaster.html#af5301f308dc850ff6d3b80315d2e644c", null ],
    [ "axiWriteMaster", "classAxiI2cRegMaster.html#abf08eac4311749af56c8ec14b1903091", null ],
    [ "axiWriteSlave", "classAxiI2cRegMaster.html#a0eb32e5fab67488b94fb47c9fe42e97f", null ],
    [ "sel", "classAxiI2cRegMaster.html#a39a0949f29c36ae121e2b9d8cd56674b", null ],
    [ "scl", "classAxiI2cRegMaster.html#a9ae4a7e6fabccfbd210c5bc55be6e76a", null ],
    [ "sda", "classAxiI2cRegMaster.html#a41a66323a1658f8a6ef5c62397afa3e3", null ],
    [ "ieee", "classAxiI2cRegMaster.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classAxiI2cRegMaster.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "surf", "classAxiI2cRegMaster.html#acabf3ea45bb9ea54f778c194fc238b6d", null ],
    [ "StdRtlPkg", "classAxiI2cRegMaster.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "AxiLitePkg", "classAxiI2cRegMaster.html#af98a1f0df20cf0e5f0fdb9f5999ad782", null ],
    [ "I2cPkg", "classAxiI2cRegMaster.html#a3345a70e845069bf678d5aa1733529b6", null ]
];