Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "dlmb_cntlr_wrapper_xst.prj"
Verilog Include Directory          : {"C:\Users\Ryan\Desktop\ee192\team10\trunk\mb\mb-ee192\pcores\" "C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xa6slx45csg324-2
Output File Name                   : "../implementation/dlmb_cntlr_wrapper.ngc"

---- Source Options
Top Module Name                    : dlmb_cntlr_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/dlmb_cntlr_wrapper}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_b/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v2_10_b
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_b/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v2_10_b
Parsing entity <lmb_bram_if_cntlr>.
Parsing architecture <imp> of entity <lmb_bram_if_cntlr>.
Parsing VHDL file "\Users\Ryan\Desktop\ee192\team10\trunk\mb\mb-ee192\synthesis\../hdl/dlmb_cntlr_wrapper.vhd" into library work
Parsing entity <dlmb_cntlr_wrapper>.
Parsing architecture <STRUCTURE> of entity <dlmb_cntlr_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <dlmb_cntlr_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <lmb_bram_if_cntlr> (architecture <imp>) with generics from library <lmb_bram_if_cntlr_v2_10_b>.

Elaborating entity <pselect_mask> (architecture <imp>) with generics from library <lmb_bram_if_cntlr_v2_10_b>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dlmb_cntlr_wrapper>.
    Related source file is "/users/ryan/desktop/ee192/team10/trunk/mb/mb-ee192/hdl/dlmb_cntlr_wrapper.vhd".
    Summary:
	no macro.
Unit <dlmb_cntlr_wrapper> synthesized.

Synthesizing Unit <lmb_bram_if_cntlr>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/lmb_bram_if_cntlr_v2_10_b/hdl/vhdl/lmb_bram_if_cntlr.vhd".
        C_HIGHADDR = "00000000000000001111111111111111"
        C_BASEADDR = "00000000000000000000000000000000"
        C_MASK = "00000000010000000000000000000000"
        C_LMB_AWIDTH = 32
        C_LMB_DWIDTH = 32
WARNING:Xst:647 - Input <LMB_ReadStrobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <lmb_addrstrobe_i>.
    Found 1-bit register for signal <Sl_Ready_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <lmb_bram_if_cntlr> synthesized.

Synthesizing Unit <pselect_mask>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/lmb_bram_if_cntlr_v2_10_b/hdl/vhdl/pselect_mask.vhd".
        C_AW = 32
        C_BAR = "00000000000000000000000000000000"
        C_MASK = "00000000010000000000000000000000"
WARNING:Xst:647 - Input <A<0:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A<10:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pselect_mask> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 1-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dlmb_cntlr_wrapper> ...

Optimizing unit <lmb_bram_if_cntlr> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block dlmb_cntlr_wrapper, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dlmb_cntlr_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 4
# FlipFlops/Latches                : 2
#      FDR                         : 2

Device utilization summary:
---------------------------

Selected Device : xa6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:               2  out of  54576     0%  
 Number of Slice LUTs:                    6  out of  27288     0%  
    Number used as Logic:                 6  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      8
   Number with an unused Flip Flop:       6  out of      8    75%  
   Number with an unused LUT:             2  out of      8    25%  
   Number of fully used LUT-FF pairs:     0  out of      8     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         209
 Number of bonded IOBs:                   0  out of    218     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
BRAM_Clk_A                         | NONE(dlmb_cntlr/Sl_Ready_i)| 2     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 1.197ns
   Maximum output required time after clock: 1.826ns
   Maximum combinational path delay: 0.662ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BRAM_Clk_A'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.197ns (Levels of Logic = 1)
  Source:            LMB_ABus<9> (PAD)
  Destination:       dlmb_cntlr/Sl_Ready_i (FF)
  Destination Clock: BRAM_Clk_A rising

  Data Path: LMB_ABus<9> to dlmb_cntlr/Sl_Ready_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              1   0.374   0.681  dlmb_cntlr/pselect_mask_lmb/CS<9>1_INV_0 (dlmb_cntlr/lmb_select)
     FDR:D                     0.142          dlmb_cntlr/Sl_Ready_i
    ----------------------------------------
    Total                      1.197ns (0.516ns logic, 0.681ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BRAM_Clk_A'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.826ns (Levels of Logic = 1)
  Source:            dlmb_cntlr/Sl_Ready_i (FF)
  Destination:       Sl_Ready (PAD)
  Source Clock:      BRAM_Clk_A rising

  Data Path: dlmb_cntlr/Sl_Ready_i to Sl_Ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.633   0.820  dlmb_cntlr/Sl_Ready_i (dlmb_cntlr/Sl_Ready_i)
     LUT2:I0->O            0   0.373   0.000  dlmb_cntlr/Sl_Ready1 (Sl_Ready)
    ----------------------------------------
    Total                      1.826ns (1.006ns logic, 0.820ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 110 / 102
-------------------------------------------------------------------------
Delay:               0.662ns (Levels of Logic = 1)
  Source:            LMB_BE<0> (PAD)
  Destination:       BRAM_WEN_A<0> (PAD)

  Data Path: LMB_BE<0> to BRAM_WEN_A<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            0   0.373   0.000  dlmb_cntlr/lmb_we<0><0>1 (BRAM_WEN_A<0>)
    ----------------------------------------
    Total                      0.662ns (0.662ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.47 secs
 
--> 

Total memory usage is 201328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

