Information: Updating design information... (UID-85)
Warning: Design 'MyDesign' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: K-2015.06-SP1
Date   : Sun Nov 25 02:34:39 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: regop_w_reg_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regin_w_rdy_sig_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  regop_w_reg_rdy_reg/CK (DFF_X2)        0.0000 #   0.0000 r
  regop_w_reg_rdy_reg/Q (DFF_X2)         0.0535     0.0535 r
  regin_w_rdy_sig_reg/D (DFF_X1)         0.0000     0.0535 r
  data arrival time                                 0.0535

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  regin_w_rdy_sig_reg/CK (DFF_X1)        0.0000     0.0500 r
  library hold time                     -0.0153     0.0347
  data required time                                0.0347
  -----------------------------------------------------------
  data required time                                0.0347
  data arrival time                                -0.0535
  -----------------------------------------------------------
  slack (MET)                                       0.0188


1
