WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

CPU 0 PAp branch predictor
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1273275 cumulative IPC: 3.927 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1273275 cumulative IPC: 3.927 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 5542093 heartbeat IPC: 1.804 cumulative IPC: 1.171 (Simulation time: 00 hr 01 min 54 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11414195 heartbeat IPC: 1.703 cumulative IPC: 1.479 (Simulation time: 00 hr 03 min 40 sec)
Simulation finished CPU 0 instructions: 20000000 cycles: 14681104 cumulative IPC: 1.362 (Simulation time: 00 hr 04 min 27 sec)
Simulation complete CPU 0 instructions: 20000000 cycles: 14681104 cumulative IPC: 1.362 (Simulation time: 00 hr 04 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/627.cam4_s-490B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.362 instructions: 20000000 cycles: 14681104
CPU 0 Branch Prediction Accuracy: 88.96% MPKI: 10.57 Average ROB Occupancy at Mispredict: 30.73
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0055
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 10.6
BRANCH_DIRECT_CALL: 0.0004
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00055

LLC TOTAL        ACCESS:     348985 HIT:     256949 MISS:      92036
LLC LOAD         ACCESS:     117813 HIT:      80037 MISS:      37776
LLC RFO          ACCESS:     106839 HIT:      52642 MISS:      54197
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     124263 HIT:     124263 MISS:          0
LLC TRANSLATION  ACCESS:         70 HIT:          7 MISS:         63
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 547.5 cycles
cpu0_DTLB TOTAL        ACCESS:    3114110 HIT:    3093624 MISS:      20486
cpu0_DTLB LOAD         ACCESS:    3114110 HIT:    3093624 MISS:      20486
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.234 cycles
cpu0_ITLB TOTAL        ACCESS:       3624 HIT:       3602 MISS:         22
cpu0_ITLB LOAD         ACCESS:       3624 HIT:       3602 MISS:         22
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 144.6 cycles
cpu0_L1D TOTAL        ACCESS:    3801581 HIT:    2327304 MISS:    1474277
cpu0_L1D LOAD         ACCESS:    2487954 HIT:    1673289 MISS:     814665
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1313124 HIT:     653604 MISS:     659520
cpu0_L1D TRANSLATION  ACCESS:        503 HIT:        411 MISS:         92
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 35.54 cycles
cpu0_L1I TOTAL        ACCESS:       4467 HIT:       3561 MISS:        906
cpu0_L1I LOAD         ACCESS:       4467 HIT:       3561 MISS:        906
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 179.5 cycles
cpu0_L2C TOTAL        ACCESS:     525486 HIT:     300564 MISS:     224922
cpu0_L2C LOAD         ACCESS:     255804 HIT:     137990 MISS:     117814
cpu0_L2C RFO          ACCESS:     111842 HIT:       5003 MISS:     106839
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     157751 HIT:     157552 MISS:        199
cpu0_L2C TRANSLATION  ACCESS:         89 HIT:         19 MISS:         70
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 244.5 cycles
cpu0_STLB TOTAL        ACCESS:       6289 HIT:       5801 MISS:        488
cpu0_STLB LOAD         ACCESS:       6289 HIT:       5801 MISS:        488
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 275 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      32284
  ROW_BUFFER_MISS:      59658
 AVG DBUS CONGESTED CYCLE: 3.97
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      11261
  FULL:      59743
