srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "C:/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "C:/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "C:/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "C:/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "C:/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "C:/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
INFO: analyzing module axi_master_fsm (VERI-9002)
INFO: analyzing module axi_test_1_axi_master_fsm_0_0 (VERI-9002)
INFO: analyzing module axi_test_1_axi_master_fsm_0_0_axi_master_fsm (VERI-9002)
INFO: analyzing module glbl (VERI-9002)
-- Analyzing VHDL file "c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_axi_master_fsm_0_0/axi_test_1_axi_master_fsm_0_0_sim_netlist.vhdl" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'axi_test_1_axi_master_fsm_0_0_axi_master_fsm' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'axi_test_1_axi_master_fsm_0_0_axi_master_fsm' (VHDL-9006)
INFO: analyzing entity 'axi_test_1_axi_master_fsm_0_0' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'axi_test_1_axi_master_fsm_0_0' (VHDL-9006)
Listing tops:
VeriTop library:xil_defaultlib mod:axi_master_fsm
VeriTop library:xil_defaultlib mod:axi_test_1_axi_master_fsm_0_0
VeriTop library:xil_defaultlib mod:glbl
VHDLTop: library:xil_defaultlib entity:axi_test_1_axi_master_fsm_0_0 arch:
VHDLTop: library:xil_defaultlib entity:axi_test_1_axi_master_fsm_0_0 arch:
END of tops
C:/github/amba_bus/axi_master_fsm.v(1): INFO: compiling module 'axi_master_fsm_default' (VERI-1018)
c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_axi_master_fsm_0_0/axi_test_1_axi_master_fsm_0_0_sim_netlist.v(18): INFO: compiling module 'axi_test_1_axi_master_fsm_0_0_default' (VERI-1018)
c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_axi_master_fsm_0_0/axi_test_1_axi_master_fsm_0_0_sim_netlist.v(4279): INFO: compiling module 'glbl_default' (VERI-1018)
c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_axi_master_fsm_0_0/axi_test_1_axi_master_fsm_0_0_sim_netlist.vhdl(5476): INFO: executing 'axi_test_1_axi_master_fsm_0_0_default(STRUCTURE)' (VHDL-1067)
c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_axi_master_fsm_0_0/axi_test_1_axi_master_fsm_0_0_sim_netlist.vhdl(17): INFO: executing 'axi_test_1_axi_master_fsm_0_0_axi_master_fsm_default(STRUCTURE)' (VHDL-1067)
srcscan exits with return value 0
