###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID ra01)
#  Generated on:      Wed Jan 21 12:07:10 2026
#  Design:            simple_alu
#  Command:           defOut simple_alu_fp.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN simple_alu ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN vio_width INTEGER ;
    COMPONENTPIN vio_depth INTEGER ;
    COMPONENTPIN vio_area INTEGER ;
    COMPONENTPIN vio_layer INTEGER ;
    COMPONENTPIN vio_on_fence_boundary INTEGER ;
    COMPONENTPIN vio_on_design_boundry INTEGER ;
    COMPONENTPIN vio_color INTEGER ;
    COMPONENTPIN vio_on_track INTEGER ;
    COMPONENTPIN vio_on_ndr_track INTEGER ;
    COMPONENTPIN vio_bus_guide INTEGER ;
    COMPONENTPIN vio_pin_guide INTEGER ;
    COMPONENTPIN vio_pin_group_order INTEGER ;
    COMPONENTPIN vio_pin_group_exclusion INTEGER ;
    COMPONENTPIN vio_net_group_order INTEGER ;
    COMPONENTPIN vio_net_group_exclusion INTEGER ;
    COMPONENTPIN vio_pin_group_keep_out_spacing INTEGER ;
    COMPONENTPIN vio_net_group_keep_out_spacing INTEGER ;
    COMPONENTPIN vio_overlap_stripe_via INTEGER ;
    COMPONENTPIN vio_overlap_stripe_diff_layer INTEGER ;
    COMPONENTPIN vio_overlap_stripe_same_layer INTEGER ;
    COMPONENTPIN vio_overlap_route_blockage INTEGER ;
    COMPONENTPIN vio_overlap_pg_pin INTEGER ;
    COMPONENTPIN vio_overlap_pin INTEGER ;
    COMPONENTPIN vio_overlap_pin_blockage INTEGER ;
    COMPONENTPIN vio_overlap_feedthru INTEGER ;
    COMPONENTPIN vio_overlap_macro_obs INTEGER ;
    COMPONENTPIN vio_overlap_corner_mask INTEGER ;
    COMPONENTPIN vio_overlap_macro_pin INTEGER ;
    COMPONENTPIN vio_overlap_enclosure_stripe_via INTEGER ;
    COMPONENTPIN vio_overlap_enclosure_stripe INTEGER ;
    COMPONENTPIN vio_multi_level INTEGER ;
    COMPONENTPIN vio_spacing_stripe_via INTEGER ;
    COMPONENTPIN vio_spacing_stripe_same_layer INTEGER ;
    COMPONENTPIN vio_spacing_route_blockage INTEGER ;
    COMPONENTPIN vio_spacing_pg_pin INTEGER ;
    COMPONENTPIN vio_spacing_pin INTEGER ;
    COMPONENTPIN vio_spacing_pin_blockage INTEGER ;
    COMPONENTPIN vio_spacing_feedthru INTEGER ;
    COMPONENTPIN vio_spacing_macro_obs INTEGER ;
    COMPONENTPIN vio_spacing_macro_pin INTEGER ;
    COMPONENTPIN vio_spacing_enclosure_stripe_via INTEGER ;
    COMPONENTPIN vio_spacing_enclosure_stripe INTEGER ;
    COMPONENTPIN vio_drc_spacing INTEGER ;
    COMPONENTPIN vio_abutment_other_pin_missing INTEGER ;
    COMPONENTPIN vio_abutment_master_partition_pin INTEGER ;
    COMPONENTPIN vio_abutment_clone_partition_pin INTEGER ;
    COMPONENTPIN vio_abutment_master_partition INTEGER ;
    COMPONENTPIN vio_abutment_clone_partition INTEGER ;
    COMPONENTPIN vio_abutment_macro_pin INTEGER ;
    COMPONENTPIN vio_abutment_macro_obs INTEGER ;
    COMPONENTPIN vio_abutment_multi_partition_pin INTEGER ;
    COMPONENTPIN vio_unknown_type INTEGER ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 47.8000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.0700 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 47.6900 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 115600 115520 ) ;

ROW CORE_ROW_0 CoreSite 20000 20140 FS DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_1 CoreSite 20000 23560 N DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_2 CoreSite 20000 26980 FS DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_3 CoreSite 20000 30400 N DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_4 CoreSite 20000 33820 FS DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_5 CoreSite 20000 37240 N DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_6 CoreSite 20000 40660 FS DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_7 CoreSite 20000 44080 N DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_8 CoreSite 20000 47500 FS DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_9 CoreSite 20000 50920 N DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_10 CoreSite 20000 54340 FS DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_11 CoreSite 20000 57760 N DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_12 CoreSite 20000 61180 FS DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_13 CoreSite 20000 64600 N DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_14 CoreSite 20000 68020 FS DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_15 CoreSite 20000 71440 N DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_16 CoreSite 20000 74860 FS DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_17 CoreSite 20000 78280 N DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_18 CoreSite 20000 81700 FS DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_19 CoreSite 20000 85120 N DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_20 CoreSite 20000 88540 FS DO 189 BY 1 STEP 400 0
 ;
ROW CORE_ROW_21 CoreSite 20000 91960 N DO 189 BY 1 STEP 400 0
 ;

TRACKS X 1200 DO 115 STEP 1000 LAYER M11 ;
TRACKS Y 1190 DO 115 STEP 1000 LAYER M11 ;
TRACKS Y 990 DO 144 STEP 800 LAYER M10 ;
TRACKS X 1200 DO 115 STEP 1000 LAYER M10 ;
TRACKS X 200 DO 289 STEP 400 LAYER M9 ;
TRACKS Y 990 DO 144 STEP 800 LAYER M9 ;
TRACKS Y 590 DO 288 STEP 400 LAYER M8 ;
TRACKS X 200 DO 289 STEP 400 LAYER M8 ;
TRACKS X 200 DO 289 STEP 400 LAYER M7 ;
TRACKS Y 590 DO 288 STEP 400 LAYER M7 ;
TRACKS Y 590 DO 288 STEP 400 LAYER M6 ;
TRACKS X 200 DO 289 STEP 400 LAYER M6 ;
TRACKS X 200 DO 289 STEP 400 LAYER M5 ;
TRACKS Y 590 DO 288 STEP 400 LAYER M5 ;
TRACKS Y 590 DO 288 STEP 400 LAYER M4 ;
TRACKS X 200 DO 289 STEP 400 LAYER M4 ;
TRACKS X 200 DO 289 STEP 400 LAYER M3 ;
TRACKS Y 590 DO 288 STEP 400 LAYER M3 ;
TRACKS Y 190 DO 304 STEP 380 LAYER M2 ;
TRACKS X 200 DO 289 STEP 400 LAYER M2 ;
TRACKS X 200 DO 289 STEP 400 LAYER M1 ;
TRACKS Y 190 DO 304 STEP 380 LAYER M1 ;

GCELLGRID X 112200 DO 2 STEP 3400 ;
GCELLGRID X 200 DO 29 STEP 4000 ;
GCELLGRID X 0 DO 2 STEP 200 ;
GCELLGRID Y 114190 DO 2 STEP 1330 ;
GCELLGRID Y 190 DO 31 STEP 3800 ;
GCELLGRID Y 0 DO 2 STEP 190 ;

COMPONENTS 264 ;
- I1_INST0/g83__2398 ADDFHX4
 ;
- I1_INST1/g75__5107 ADDFHX4
 ;
- I1_INST2/g75__6260 ADDFHX4
 ;
- I1_INST3/g75__4319 ADDFHX4
 ;
- I1_INST4/g75__8428 ADDFHX4
 ;
- I1_INST5/g75__5526 ADDFHX4
 ;
- I1_INST6/g75__6783 ADDFHX4
 ;
- I1_INST7/g75__3680 ADDFHX4
 ;
- I1_INST8/g75__1617 ADDFHX4
 ;
- I1_INST9/g75__2802 ADDFHX4
 ;
- I1_INST10/g75__1705 ADDFHX4
 ;
- I1_INST11/g75__5122 ADDFHX4
 ;
- I1_INST12/g75__8246 ADDFHX4
 ;
- I1_INST13/g75__7098 ADDFHX4
 ;
- I1_INST14/g75__6131 ADDFHX4
 ;
- I1_INST15/g75__1881 ADDFHX4
 ;
- I1_INST16/g75__5115 ADDFHX4
 ;
- I1_INST17/g75__7482 ADDFHX4
 ;
- I1_INST18/g75__4733 ADDFHX4
 ;
- I1_INST19/g75__6161 ADDFHX4
 ;
- I1_INST20/g75__9315 ADDFHX4
 ;
- I1_INST21/g75__9945 ADDFHX4
 ;
- I1_INST22/g75__2883 ADDFHX4
 ;
- I1_INST23/g75__2346 ADDFHX4
 ;
- I1_INST24/g75__1666 ADDFHX4
 ;
- I1_INST25/g75__7410 ADDFHX4
 ;
- I1_INST26/g75__6417 ADDFHX4
 ;
- I1_INST27/g75__5477 ADDFHX4
 ;
- I1_INST28/g75__2398 ADDFHX4
 ;
- I1_INST29/g75__5107 ADDFHX4
 ;
- I1_INST30/g75__6260 ADDFHX4
 ;
- I1_INST31/g75__4319 ADDFHX1
 ;
- g2010 CLKINVX4
 ;
- g2011 CLKINVX4
 ;
- g2034__8428 CLKXOR2X2
 ;
- g1972__5526 CLKXOR2X2
 ;
- g1973__6783 CLKXOR2X2
 ;
- g1974__3680 CLKXOR2X2
 ;
- g1975__1617 CLKXOR2X2
 ;
- g1976__2802 CLKXOR2X2
 ;
- g1977__1705 CLKXOR2X2
 ;
- g1978__5122 CLKXOR2X2
 ;
- g1979__8246 CLKXOR2X2
 ;
- g1980__7098 CLKXOR2X2
 ;
- g1981__6131 CLKXOR2X2
 ;
- g1982__1881 CLKXOR2X2
 ;
- g1983__5115 CLKXOR2X2
 ;
- g1984__7482 CLKXOR2X2
 ;
- g1985__4733 CLKXOR2X2
 ;
- g1986__6161 CLKXOR2X2
 ;
- g1987__9315 CLKXOR2X2
 ;
- g1988__9945 CLKXOR2X2
 ;
- g5312__2883 NOR4BX4
 ;
- g5313__2346 NOR4X8
 ;
- g5314__1666 OR4X6
 ;
- g5315__7410 OR4X6
 ;
- g5316__6417 OR4X6
 ;
- g5317__5477 OR4X6
 ;
- g5318__2398 OR4X6
 ;
- g5319__5107 OR4X6
 ;
- g5320__6260 OR4X6
 ;
- g5321__4319 OR4X6
 ;
- g5322__8428 OR2X6
 ;
- g5323__5526 OAI2BB1X4
 ;
- g5324__6783 OAI221X4
 ;
- g5325__3680 OAI221X4
 ;
- g5326__1617 OAI2BB1X4
 ;
- g5327__2802 OAI2BB1X4
 ;
- g5328__1705 OAI2BB1X4
 ;
- g5329__5122 OAI2BB1X4
 ;
- g5330__8246 OAI2BB1X4
 ;
- g5331__7098 OAI2BB1X4
 ;
- g5332__6131 OAI2BB1X4
 ;
- g5333__1881 OAI2BB1X4
 ;
- g5334__5115 OAI2BB1X4
 ;
- g5335__7482 OAI2BB1X4
 ;
- g5336__4733 OAI2BB1X4
 ;
- g5337__6161 OAI2BB1X4
 ;
- g5338__9315 OAI221X4
 ;
- g5339__9945 OAI2BB1X4
 ;
- g5340__2883 OAI2BB1X4
 ;
- g5341__2346 OAI2BB1X4
 ;
- g5342__1666 OAI2BB1X4
 ;
- g5343__7410 OAI2BB1X4
 ;
- g5344__6417 OAI2BB1X4
 ;
- g5345__5477 OAI2BB1X4
 ;
- g5346__2398 OAI2BB1X4
 ;
- g5347__5107 OAI2BB1X4
 ;
- g5348__6260 OAI2BB1X4
 ;
- g5349__4319 OAI2BB1X4
 ;
- g5350__8428 OAI2BB1X4
 ;
- g5351__5526 OAI2BB1X4
 ;
- g5352__6783 OAI2BB1X4
 ;
- g5353__3680 OAI2BB1X4
 ;
- g5354__1617 OAI2BB1X4
 ;
- g5355__2802 AOI31X4
 ;
- g5356__1705 AOI31X4
 ;
- g5357__5122 AOI31X4
 ;
- g5358__8246 AOI31X4
 ;
- g5359__7098 AOI31X4
 ;
- g5360__6131 AOI31X4
 ;
- g5361__1881 AOI31X4
 ;
- g5362__5115 AOI31X4
 ;
- g5363__7482 AOI31X4
 ;
- g5364__4733 AOI31X4
 ;
- g5365__6161 AOI31X4
 ;
- g5366__9315 AOI31X4
 ;
- g5367__9945 AOI31X4
 ;
- g5368__2883 AOI31X4
 ;
- g5369__2346 AOI31X4
 ;
- g5370__1666 AOI31X4
 ;
- g5371__7410 AOI31X4
 ;
- g5372__6417 AOI31X4
 ;
- g5373__5477 AOI31X4
 ;
- g5374__2398 AOI31X4
 ;
- g5375__5107 AOI31X4
 ;
- g5376__6260 AOI31X4
 ;
- g5377__4319 AOI31X4
 ;
- g5378__8428 AOI31X4
 ;
- g5379__5526 AOI31X4
 ;
- g5380__6783 AOI31X4
 ;
- g5381__3680 AOI31X4
 ;
- g5382__1617 AOI31X4
 ;
- g5383__2802 AOI31X4
 ;
- g5384__1705 AOI2BB1X4
 ;
- g5385__5122 AOI2BB1X4
 ;
- g5386__8246 AOI2BB1X4
 ;
- g5387__7098 AOI2BB1X4
 ;
- g5388__6131 AOI2BB1X4
 ;
- g5389__1881 AOI2BB1X4
 ;
- g5390__5115 NAND3X8
 ;
- g5391__7482 AOI2BB1X4
 ;
- g5392__4733 AOI2BB1X4
 ;
- g5393__6161 NAND3X8
 ;
- g5394__9315 AOI2BB1X4
 ;
- g5395__9945 NAND3X8
 ;
- g5396__2883 AOI2BB1X4
 ;
- g5397__2346 AOI2BB1X4
 ;
- g5398__1666 AOI2BB1X4
 ;
- g5399__7410 AOI2BB1X4
 ;
- g5400__6417 AOI2BB1X4
 ;
- g5401__5477 AOI2BB1X2
 ;
- g5402__2398 AOI2BB1X4
 ;
- g5403__5107 AOI2BB1X4
 ;
- g5404__6260 AOI2BB1X4
 ;
- g5405__4319 AOI2BB1X4
 ;
- g5406__8428 AOI2BB1X4
 ;
- g5407__5526 AOI2BB1X4
 ;
- g5408__6783 AOI2BB1X4
 ;
- g5409__3680 AOI2BB1X4
 ;
- g5410__1617 AOI2BB1X4
 ;
- g5411__2802 AOI2BB1X4
 ;
- g5412__1705 AOI2BB1X4
 ;
- g5413__5122 AOI2BB1X4
 ;
- g5414__8246 AOI2BB1X4
 ;
- g5415__7098 AOI2BB1X4
 ;
- g5435__6131 NOR2X8
 ;
- g5436__1881 NAND2X8
 ;
- g5437__5115 NOR2X8
 ;
- g5438__7482 NOR2X8
 ;
- g5466 CLKINVX2
 ;
- g5468 CLKINVX4
 ;
- g1989__4733 CLKXOR2X2
 ;
- g1990__6161 CLKXOR2X2
 ;
- g1991__9315 CLKXOR2X2
 ;
- g1992__9945 CLKXOR2X2
 ;
- g1993__2883 CLKXOR2X2
 ;
- g1994__2346 CLKXOR2X2
 ;
- g1995__1666 CLKXOR2X2
 ;
- g1996__7410 CLKXOR2X2
 ;
- g1997__6417 CLKXOR2X2
 ;
- g1998__5477 CLKXOR2X2
 ;
- g1999__2398 CLKXOR2X2
 ;
- g2000__5107 CLKXOR2X2
 ;
- g2__6260 XOR2X4
 ;
- g5493__4319 XOR2X4
 ;
- ENDCAP_1 FILL16 + SOURCE DIST + FIXED ( 20000 20140 ) FS
 ;
- ENDCAP_2 FILL16 + SOURCE DIST + FIXED ( 89200 20140 ) FS
 ;
- ENDCAP_3 FILL16 + SOURCE DIST + FIXED ( 20000 23560 ) N
 ;
- ENDCAP_4 FILL16 + SOURCE DIST + FIXED ( 89200 23560 ) N
 ;
- ENDCAP_5 FILL16 + SOURCE DIST + FIXED ( 20000 26980 ) FS
 ;
- ENDCAP_6 FILL16 + SOURCE DIST + FIXED ( 89200 26980 ) FS
 ;
- ENDCAP_7 FILL16 + SOURCE DIST + FIXED ( 20000 30400 ) N
 ;
- ENDCAP_8 FILL16 + SOURCE DIST + FIXED ( 89200 30400 ) N
 ;
- ENDCAP_9 FILL16 + SOURCE DIST + FIXED ( 20000 33820 ) FS
 ;
- ENDCAP_10 FILL16 + SOURCE DIST + FIXED ( 89200 33820 ) FS
 ;
- ENDCAP_11 FILL16 + SOURCE DIST + FIXED ( 20000 37240 ) N
 ;
- ENDCAP_12 FILL16 + SOURCE DIST + FIXED ( 89200 37240 ) N
 ;
- ENDCAP_13 FILL16 + SOURCE DIST + FIXED ( 20000 40660 ) FS
 ;
- ENDCAP_14 FILL16 + SOURCE DIST + FIXED ( 89200 40660 ) FS
 ;
- ENDCAP_15 FILL16 + SOURCE DIST + FIXED ( 20000 44080 ) N
 ;
- ENDCAP_16 FILL16 + SOURCE DIST + FIXED ( 89200 44080 ) N
 ;
- ENDCAP_17 FILL16 + SOURCE DIST + FIXED ( 20000 47500 ) FS
 ;
- ENDCAP_18 FILL16 + SOURCE DIST + FIXED ( 89200 47500 ) FS
 ;
- ENDCAP_19 FILL16 + SOURCE DIST + FIXED ( 20000 50920 ) N
 ;
- ENDCAP_20 FILL16 + SOURCE DIST + FIXED ( 89200 50920 ) N
 ;
- ENDCAP_21 FILL16 + SOURCE DIST + FIXED ( 20000 54340 ) FS
 ;
- ENDCAP_22 FILL16 + SOURCE DIST + FIXED ( 89200 54340 ) FS
 ;
- ENDCAP_23 FILL16 + SOURCE DIST + FIXED ( 20000 57760 ) N
 ;
- ENDCAP_24 FILL16 + SOURCE DIST + FIXED ( 89200 57760 ) N
 ;
- ENDCAP_25 FILL16 + SOURCE DIST + FIXED ( 20000 61180 ) FS
 ;
- ENDCAP_26 FILL16 + SOURCE DIST + FIXED ( 89200 61180 ) FS
 ;
- ENDCAP_27 FILL16 + SOURCE DIST + FIXED ( 20000 64600 ) N
 ;
- ENDCAP_28 FILL16 + SOURCE DIST + FIXED ( 89200 64600 ) N
 ;
- ENDCAP_29 FILL16 + SOURCE DIST + FIXED ( 20000 68020 ) FS
 ;
- ENDCAP_30 FILL16 + SOURCE DIST + FIXED ( 89200 68020 ) FS
 ;
- ENDCAP_31 FILL16 + SOURCE DIST + FIXED ( 20000 71440 ) N
 ;
- ENDCAP_32 FILL16 + SOURCE DIST + FIXED ( 89200 71440 ) N
 ;
- ENDCAP_33 FILL16 + SOURCE DIST + FIXED ( 20000 74860 ) FS
 ;
- ENDCAP_34 FILL16 + SOURCE DIST + FIXED ( 89200 74860 ) FS
 ;
- ENDCAP_35 FILL16 + SOURCE DIST + FIXED ( 20000 78280 ) N
 ;
- ENDCAP_36 FILL16 + SOURCE DIST + FIXED ( 89200 78280 ) N
 ;
- ENDCAP_37 FILL16 + SOURCE DIST + FIXED ( 20000 81700 ) FS
 ;
- ENDCAP_38 FILL16 + SOURCE DIST + FIXED ( 89200 81700 ) FS
 ;
- ENDCAP_39 FILL16 + SOURCE DIST + FIXED ( 20000 85120 ) N
 ;
- ENDCAP_40 FILL16 + SOURCE DIST + FIXED ( 89200 85120 ) N
 ;
- ENDCAP_41 FILL16 + SOURCE DIST + FIXED ( 20000 88540 ) FS
 ;
- ENDCAP_42 FILL16 + SOURCE DIST + FIXED ( 89200 88540 ) FS
 ;
- ENDCAP_43 FILL16 + SOURCE DIST + FIXED ( 20000 91960 ) N
 ;
- ENDCAP_44 FILL16 + SOURCE DIST + FIXED ( 89200 91960 ) N
 ;
- WELLTAP_1 TIEHI + SOURCE DIST + FIXED ( 26400 20140 ) FS
 ;
- WELLTAP_2 TIEHI + SOURCE DIST + FIXED ( 80000 20140 ) FS
 ;
- WELLTAP_3 TIEHI + SOURCE DIST + FIXED ( 26400 23560 ) N
 ;
- WELLTAP_4 TIEHI + SOURCE DIST + FIXED ( 80000 23560 ) N
 ;
- WELLTAP_5 TIEHI + SOURCE DIST + FIXED ( 26400 26980 ) FS
 ;
- WELLTAP_6 TIEHI + SOURCE DIST + FIXED ( 80000 26980 ) FS
 ;
- WELLTAP_7 TIEHI + SOURCE DIST + FIXED ( 26400 30400 ) N
 ;
- WELLTAP_8 TIEHI + SOURCE DIST + FIXED ( 80000 30400 ) N
 ;
- WELLTAP_9 TIEHI + SOURCE DIST + FIXED ( 26400 33820 ) FS
 ;
- WELLTAP_10 TIEHI + SOURCE DIST + FIXED ( 80000 33820 ) FS
 ;
- WELLTAP_11 TIEHI + SOURCE DIST + FIXED ( 26400 37240 ) N
 ;
- WELLTAP_12 TIEHI + SOURCE DIST + FIXED ( 80000 37240 ) N
 ;
- WELLTAP_13 TIEHI + SOURCE DIST + FIXED ( 26400 40660 ) FS
 ;
- WELLTAP_14 TIEHI + SOURCE DIST + FIXED ( 80000 40660 ) FS
 ;
- WELLTAP_15 TIEHI + SOURCE DIST + FIXED ( 26400 44080 ) N
 ;
- WELLTAP_16 TIEHI + SOURCE DIST + FIXED ( 80000 44080 ) N
 ;
- WELLTAP_17 TIEHI + SOURCE DIST + FIXED ( 26400 47500 ) FS
 ;
- WELLTAP_18 TIEHI + SOURCE DIST + FIXED ( 80000 47500 ) FS
 ;
- WELLTAP_19 TIEHI + SOURCE DIST + FIXED ( 26400 50920 ) N
 ;
- WELLTAP_20 TIEHI + SOURCE DIST + FIXED ( 80000 50920 ) N
 ;
- WELLTAP_21 TIEHI + SOURCE DIST + FIXED ( 26400 54340 ) FS
 ;
- WELLTAP_22 TIEHI + SOURCE DIST + FIXED ( 80000 54340 ) FS
 ;
- WELLTAP_23 TIEHI + SOURCE DIST + FIXED ( 26400 57760 ) N
 ;
- WELLTAP_24 TIEHI + SOURCE DIST + FIXED ( 80000 57760 ) N
 ;
- WELLTAP_25 TIEHI + SOURCE DIST + FIXED ( 26400 61180 ) FS
 ;
- WELLTAP_26 TIEHI + SOURCE DIST + FIXED ( 80000 61180 ) FS
 ;
- WELLTAP_27 TIEHI + SOURCE DIST + FIXED ( 26400 64600 ) N
 ;
- WELLTAP_28 TIEHI + SOURCE DIST + FIXED ( 80000 64600 ) N
 ;
- WELLTAP_29 TIEHI + SOURCE DIST + FIXED ( 26400 68020 ) FS
 ;
- WELLTAP_30 TIEHI + SOURCE DIST + FIXED ( 80000 68020 ) FS
 ;
- WELLTAP_31 TIEHI + SOURCE DIST + FIXED ( 26400 71440 ) N
 ;
- WELLTAP_32 TIEHI + SOURCE DIST + FIXED ( 80000 71440 ) N
 ;
- WELLTAP_33 TIEHI + SOURCE DIST + FIXED ( 26400 74860 ) FS
 ;
- WELLTAP_34 TIEHI + SOURCE DIST + FIXED ( 80000 74860 ) FS
 ;
- WELLTAP_35 TIEHI + SOURCE DIST + FIXED ( 26400 78280 ) N
 ;
- WELLTAP_36 TIEHI + SOURCE DIST + FIXED ( 80000 78280 ) N
 ;
- WELLTAP_37 TIEHI + SOURCE DIST + FIXED ( 26400 81700 ) FS
 ;
- WELLTAP_38 TIEHI + SOURCE DIST + FIXED ( 80000 81700 ) FS
 ;
- WELLTAP_39 TIEHI + SOURCE DIST + FIXED ( 26400 85120 ) N
 ;
- WELLTAP_40 TIEHI + SOURCE DIST + FIXED ( 80000 85120 ) N
 ;
- WELLTAP_41 TIEHI + SOURCE DIST + FIXED ( 26400 88540 ) FS
 ;
- WELLTAP_42 TIEHI + SOURCE DIST + FIXED ( 80000 88540 ) FS
 ;
- WELLTAP_43 TIEHI + SOURCE DIST + FIXED ( 26400 91960 ) N
 ;
- WELLTAP_44 TIEHI + SOURCE DIST + FIXED ( 80000 91960 ) N
 ;
END COMPONENTS

PINS 100 ;
- A[31] + NET A[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 0 113390 ) E ;
- A[30] + NET A[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 2200 115520 ) S ;
- A[29] + NET A[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M4 ( -80 0 ) ( 80 500 )
  + PLACED ( 2200 115520 ) S ;
- A[28] + NET A[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 3400 115520 ) S ;
- A[27] + NET A[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 4600 115520 ) S ;
- A[26] + NET A[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 5800 115520 ) S ;
- A[25] + NET A[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 7000 115520 ) S ;
- A[24] + NET A[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 8200 115520 ) S ;
- A[23] + NET A[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 9400 115520 ) S ;
- A[22] + NET A[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 10600 115520 ) S ;
- A[21] + NET A[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 11800 115520 ) S ;
- A[20] + NET A[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 13000 115520 ) S ;
- A[19] + NET A[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 13800 115520 ) S ;
- A[18] + NET A[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 15000 115520 ) S ;
- A[17] + NET A[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 16200 115520 ) S ;
- A[16] + NET A[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 17400 115520 ) S ;
- A[15] + NET A[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 18600 115520 ) S ;
- A[14] + NET A[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 19800 115520 ) S ;
- A[13] + NET A[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 21000 115520 ) S ;
- A[12] + NET A[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 22200 115520 ) S ;
- A[11] + NET A[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 23400 115520 ) S ;
- A[10] + NET A[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 24600 115520 ) S ;
- A[9] + NET A[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 25400 115520 ) S ;
- A[8] + NET A[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 26600 115520 ) S ;
- A[7] + NET A[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 27800 115520 ) S ;
- A[6] + NET A[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 29000 115520 ) S ;
- A[5] + NET A[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 30200 115520 ) S ;
- A[4] + NET A[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 31400 115520 ) S ;
- A[3] + NET A[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 32600 115520 ) S ;
- A[2] + NET A[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 33800 115520 ) S ;
- A[1] + NET A[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 35000 115520 ) S ;
- A[0] + NET A[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 36200 115520 ) S ;
- B[31] + NET B[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 37400 115520 ) S ;
- B[30] + NET B[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 38200 115520 ) S ;
- B[29] + NET B[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 39400 115520 ) S ;
- B[28] + NET B[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 40600 115520 ) S ;
- B[27] + NET B[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 41800 115520 ) S ;
- B[26] + NET B[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 43000 115520 ) S ;
- B[25] + NET B[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 44200 115520 ) S ;
- B[24] + NET B[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 45400 115520 ) S ;
- B[23] + NET B[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 46600 115520 ) S ;
- B[22] + NET B[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 47800 115520 ) S ;
- B[21] + NET B[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 49000 115520 ) S ;
- B[20] + NET B[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 50200 115520 ) S ;
- B[19] + NET B[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 51000 115520 ) S ;
- B[18] + NET B[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 52200 115520 ) S ;
- B[17] + NET B[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 53400 115520 ) S ;
- B[16] + NET B[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 54600 115520 ) S ;
- B[15] + NET B[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 55800 115520 ) S ;
- B[14] + NET B[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 57000 115520 ) S ;
- B[13] + NET B[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 58200 115520 ) S ;
- B[12] + NET B[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 59400 115520 ) S ;
- B[11] + NET B[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 60600 115520 ) S ;
- B[10] + NET B[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 61800 115520 ) S ;
- B[9] + NET B[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 63000 115520 ) S ;
- B[8] + NET B[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 63800 115520 ) S ;
- B[7] + NET B[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 65000 115520 ) S ;
- B[6] + NET B[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 66200 115520 ) S ;
- B[5] + NET B[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 67400 115520 ) S ;
- B[4] + NET B[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 68600 115520 ) S ;
- B[3] + NET B[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 69800 115520 ) S ;
- B[2] + NET B[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 71000 115520 ) S ;
- B[1] + NET B[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 72200 115520 ) S ;
- B[0] + NET B[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 73400 115520 ) S ;
- ALUControl[1] + NET ALUControl[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 74600 115520 ) S ;
- ALUControl[0] + NET ALUControl[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 75800 115520 ) S ;
- Result[31] + NET Result[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 76600 115520 ) S ;
- Result[30] + NET Result[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 77800 115520 ) S ;
- Result[29] + NET Result[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 79000 115520 ) S ;
- Result[28] + NET Result[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 80200 115520 ) S ;
- Result[27] + NET Result[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 81400 115520 ) S ;
- Result[26] + NET Result[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 82600 115520 ) S ;
- Result[25] + NET Result[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 83800 115520 ) S ;
- Result[24] + NET Result[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 85000 115520 ) S ;
- Result[23] + NET Result[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 86200 115520 ) S ;
- Result[22] + NET Result[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 87400 115520 ) S ;
- Result[21] + NET Result[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 88600 115520 ) S ;
- Result[20] + NET Result[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 89400 115520 ) S ;
- Result[19] + NET Result[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 90600 115520 ) S ;
- Result[18] + NET Result[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 91800 115520 ) S ;
- Result[17] + NET Result[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 93000 115520 ) S ;
- Result[16] + NET Result[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 94200 115520 ) S ;
- Result[15] + NET Result[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 95400 115520 ) S ;
- Result[14] + NET Result[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 96600 115520 ) S ;
- Result[13] + NET Result[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 97800 115520 ) S ;
- Result[12] + NET Result[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 99000 115520 ) S ;
- Result[11] + NET Result[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 100200 115520 ) S ;
- Result[10] + NET Result[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 101400 115520 ) S ;
- Result[9] + NET Result[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 102200 115520 ) S ;
- Result[8] + NET Result[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 103400 115520 ) S ;
- Result[7] + NET Result[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 104600 115520 ) S ;
- Result[6] + NET Result[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 105800 115520 ) S ;
- Result[5] + NET Result[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 107000 115520 ) S ;
- Result[4] + NET Result[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 108200 115520 ) S ;
- Result[3] + NET Result[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 109400 115520 ) S ;
- Result[2] + NET Result[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 110600 115520 ) S ;
- Result[1] + NET Result[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 111800 115520 ) S ;
- Result[0] + NET Result[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -80 0 ) ( 80 500 )
  + PLACED ( 113000 115520 ) S ;
- zero + NET zero + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M4 ( -80 0 ) ( 80 500 )
  + PLACED ( 113400 115520 ) S ;
- Cout + NET Cout + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 115600 113390 ) W ;
END PINS

SPECIALNETS 2 ;
- VDD
  + USE POWER
 ;
- VSS
  + USE GROUND
 ;
END SPECIALNETS

END DESIGN
