[GENERAL]
model_file: ridecore.vlist[top],reset_procedure.ets,init.ssts
clock_behaviors: DetClock(clk, 1)
vcd: True

[DEFAULT]
bmc_length: 24
solver_name: btor
no_arrays: True
default_initial_value: 0

[SIM_ADDI]
description: "Simulate an ADDI"
verification: safety
formula: state_counter < 24_5
bmc_length_min: 23
assumptions: stable_inst.txt
