<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="aldec.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_spi_ctrl_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_spi_ctrl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_spi_ctrl_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_top_level_spi_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_top_level_spi_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_top_level_spi_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_level_spi.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_level_spi.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_level_spi.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_level_spi.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_level_spi.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_level_spi.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_level_spi.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_level_spi.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_level_spi.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_spi_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_spi_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_spi_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_spi_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1396748178" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1396748178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401934211" xil_pn:in_ck="5537420169155762457" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1401934211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="spi_ctrl.vhd"/>
      <outfile xil_pn:name="testbench_top_level_spi.vhd"/>
      <outfile xil_pn:name="top_level_spi.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1401934211" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7269290310099508346" xil_pn:start_ts="1401934211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401934211" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5623503914427393272" xil_pn:start_ts="1401934211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396748178" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3644816807087139196" xil_pn:start_ts="1396748178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401934211" xil_pn:in_ck="5537420169155762457" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1401934211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="spi_ctrl.vhd"/>
      <outfile xil_pn:name="testbench_top_level_spi.vhd"/>
      <outfile xil_pn:name="top_level_spi.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1401934213" xil_pn:in_ck="5537420169155762457" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8792407155724342180" xil_pn:start_ts="1401934211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_top_level_spi_beh.prj"/>
      <outfile xil_pn:name="test_top_level_spi_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1402024353" xil_pn:in_ck="6917146830684993009" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="535917317696355697" xil_pn:start_ts="1402024352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_top_level_spi_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1396747782" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1396747782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396747782" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5956477845973150187" xil_pn:start_ts="1396747782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396747782" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3644816807087139196" xil_pn:start_ts="1396747782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396747782" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1396747782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396747782" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-308326070610780435" xil_pn:start_ts="1396747782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396747782" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1396747782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396747782" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2399121280761161094" xil_pn:start_ts="1396747782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401934199" xil_pn:in_ck="8442368826021567413" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4603977524263287403" xil_pn:start_ts="1401934184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_level_spi.lso"/>
      <outfile xil_pn:name="top_level_spi.ngc"/>
      <outfile xil_pn:name="top_level_spi.ngr"/>
      <outfile xil_pn:name="top_level_spi.prj"/>
      <outfile xil_pn:name="top_level_spi.stx"/>
      <outfile xil_pn:name="top_level_spi.syr"/>
      <outfile xil_pn:name="top_level_spi.xst"/>
      <outfile xil_pn:name="top_level_spi_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1396747792" xil_pn:in_ck="5670224858927982113" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2627154560430625150" xil_pn:start_ts="1396747791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396747797" xil_pn:in_ck="-7649538996347608996" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2289829625920518791" xil_pn:start_ts="1396747792">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
