
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003340                       # Number of seconds simulated
sim_ticks                                  3339577443                       # Number of ticks simulated
final_tick                               574870615119                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  66323                       # Simulator instruction rate (inst/s)
host_op_rate                                    86992                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 105100                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894616                       # Number of bytes of host memory used
host_seconds                                 31775.21                       # Real time elapsed on the host
sim_insts                                  2107435403                       # Number of instructions simulated
sim_ops                                    2764173452                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       184448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        68480                       # Number of bytes read from this memory
system.physmem.bytes_read::total               263424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        75136                       # Number of bytes written to this memory
system.physmem.bytes_written::total             75136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1441                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          535                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2058                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             587                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  587                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1648113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55230940                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1494800                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20505588                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                78879440                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1648113                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1494800                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3142913                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22498655                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22498655                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22498655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1648113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55230940                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1494800                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20505588                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              101378095                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8008580                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2854608                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488346                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189223                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1432184                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383272                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199801                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5800                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3498778                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15861276                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2854608                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583073                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3357485                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876011                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        333796                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720141                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90708                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7875695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.320791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.293657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4518210     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600990      7.63%     65.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293422      3.73%     68.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220827      2.80%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181812      2.31%     73.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159275      2.02%     75.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54653      0.69%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196061      2.49%     79.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650445     20.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7875695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356444                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.980535                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3622180                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       310674                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3243736                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16309                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682795                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313150                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2857                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17726637                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4454                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682795                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3772880                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         130914                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        39787                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107852                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       141460                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17167318                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71182                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        57773                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22737205                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78164498                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78164498                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903410                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7833759                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2143                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1142                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           362271                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2623277                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7425                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       199812                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16142585                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2151                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13767242                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17932                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4655093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12667521                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7875695                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.748067                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.858075                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2815862     35.75%     35.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1675302     21.27%     57.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       850708     10.80%     67.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1001373     12.71%     80.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       743066      9.43%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476698      6.05%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205044      2.60%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60749      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46893      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7875695                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58528     73.04%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12523     15.63%     88.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9085     11.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10804436     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109532      0.80%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358294     17.13%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493984      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13767242                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.719062                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80136                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005821                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35508247                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20799946                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13283831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13847378                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22424                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       735202                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156004                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682795                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          72245                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6870                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16144737                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62872                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2623277                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595763                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1135                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3863                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111643                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207477                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13464491                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256004                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302751                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2737037                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016707                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481033                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.681258                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13309046                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13283831                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7994608                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19695115                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.658700                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405918                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370185                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4774671                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2038                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187454                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7192900                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.580751                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.291497                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3356547     46.66%     46.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532802     21.31%     67.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837858     11.65%     79.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305635      4.25%     83.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261533      3.64%     87.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116380      1.62%     89.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281619      3.92%     93.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77192      1.07%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423334      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7192900                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370185                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327831                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423334                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22914318                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32973402                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 132885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.800858                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.800858                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.248661                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.248661                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62340329                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17436326                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18287423                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2036                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8008580                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2979258                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2427871                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202176                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1217344                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1159958                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          313912                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8930                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3121299                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16255817                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2979258                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1473870                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3602074                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1037072                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        424327                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1529221                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82129                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7980743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.518563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4378669     54.87%     54.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          374356      4.69%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          371774      4.66%     64.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          461706      5.79%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          141918      1.78%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          181918      2.28%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152051      1.91%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139391      1.75%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1778960     22.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7980743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.372008                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.029800                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3274253                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       398362                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3443233                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32164                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        832730                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       503410                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          331                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19373184                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2010                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        832730                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3422895                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          45018                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       182670                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3324702                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       172719                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18705292                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        105982                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        47369                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26276721                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87139308                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87139308                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16303361                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9973360                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3531                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1908                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           476774                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1729389                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       896110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8249                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       280058                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17580656                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3539                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14159217                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29717                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5861751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17683382                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          230                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7980743                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774173                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911181                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2822759     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1663357     20.84%     56.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1108644     13.89%     70.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       773476      9.69%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       768743      9.63%     89.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       368640      4.62%     94.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       351861      4.41%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57298      0.72%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65965      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7980743                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          89637     75.87%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14710     12.45%     88.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13802     11.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11834123     83.58%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       177198      1.25%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1618      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1401318      9.90%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       744960      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14159217                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768006                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118149                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008344                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36447043                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23446065                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13764314                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14277366                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        17462                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       665349                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       220497                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        832730                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          23812                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4016                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17584195                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38365                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1729389                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       896110                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1890                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3133                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       122131                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114194                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       236325                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13915056                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1308819                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       244161                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2028907                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1986810                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            720088                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.737519                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13779866                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13764314                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8934717                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25212265                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.718696                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354380                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9482976                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11689600                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5894636                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3309                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203619                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7148013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635364                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.163560                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2802083     39.20%     39.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1957547     27.39%     66.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       796506     11.14%     77.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       433401      6.06%     83.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       379075      5.30%     89.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       154902      2.17%     91.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173059      2.42%     93.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       101846      1.42%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       349594      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7148013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9482976                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11689600                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1739653                       # Number of memory references committed
system.switch_cpus1.commit.loads              1064040                       # Number of loads committed
system.switch_cpus1.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1696199                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10523164                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       241636                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       349594                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24382486                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36001997                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  27837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9482976                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11689600                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9482976                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844522                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844522                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.184102                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.184102                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62462579                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19133178                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17901544                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3304                       # number of misc regfile writes
system.l2.replacements                           2058                       # number of replacements
system.l2.tagsinuse                      16381.821623                       # Cycle average of tags in use
system.l2.total_refs                           409668                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18439                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.217474                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           415.240002                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     39.945685                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    754.777402                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.425282                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    256.198270                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10273.570033                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4605.664949                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025344                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002438                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.046068                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002223                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.015637                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.627049                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.281107                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999867                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3985                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3085                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7074                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1961                       # number of Writeback hits
system.l2.Writeback_hits::total                  1961                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    61                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4009                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3122                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7135                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4009                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3122                       # number of overall hits
system.l2.overall_hits::total                    7135                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1441                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          535                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2058                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1441                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          535                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2058                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1441                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          535                       # number of overall misses
system.l2.overall_misses::total                  2058                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2229927                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     89576924                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2271833                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     33641835                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       127720519                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2229927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     89576924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2271833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     33641835                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        127720519                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2229927                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     89576924                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2271833                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     33641835                       # number of overall miss cycles
system.l2.overall_miss_latency::total       127720519                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5426                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9132                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1961                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1961                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           37                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                61                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5450                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3657                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9193                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5450                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3657                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9193                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.265573                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.147790                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.225361                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.264404                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.146295                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223866                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.264404                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.146295                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223866                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51858.767442                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62163.028452                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58252.128205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 62881.934579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62060.504859                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51858.767442                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62163.028452                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58252.128205                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 62881.934579                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62060.504859                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51858.767442                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62163.028452                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58252.128205                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 62881.934579                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62060.504859                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  587                       # number of writebacks
system.l2.writebacks::total                       587                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1441                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          535                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2058                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2058                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2058                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1983423                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     81205099                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2048674                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     30546949                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    115784145                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1983423                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     81205099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2048674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     30546949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    115784145                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1983423                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     81205099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2048674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     30546949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    115784145                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.265573                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.147790                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.225361                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.264404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.146295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.223866                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.264404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.146295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.223866                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46126.116279                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56353.295628                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52530.102564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57097.100935                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56260.517493                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46126.116279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56353.295628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52530.102564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 57097.100935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56260.517493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46126.116279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56353.295628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52530.102564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 57097.100935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56260.517493                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               557.236616                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752610                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1776157.109929                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.438722                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.797894                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068011                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.824997                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720089                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720089                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720089                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720089                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720089                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720089                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2858066                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2858066                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2858066                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2858066                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2858066                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2858066                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720141                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720141                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720141                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720141                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54962.807692                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54962.807692                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54962.807692                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54962.807692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54962.807692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54962.807692                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2512491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2512491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2512491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2512491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2512491                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2512491                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54619.369565                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54619.369565                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54619.369565                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54619.369565                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54619.369565                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54619.369565                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5450                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249992                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5706                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39125.480547                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.512487                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.487513                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.787158                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.212842                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055547                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055547                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1112                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1112                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1018                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1018                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493131                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493131                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493131                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493131                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16416                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16416                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16488                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16488                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16488                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16488                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    712081214                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    712081214                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2449712                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2449712                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    714530926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    714530926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    714530926                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    714530926                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2071963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2071963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2509619                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2509619                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2509619                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2509619                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007923                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007923                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006570                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006570                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006570                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006570                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43377.266935                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43377.266935                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34023.777778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34023.777778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43336.422004                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43336.422004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43336.422004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43336.422004                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1132                       # number of writebacks
system.cpu0.dcache.writebacks::total             1132                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10990                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10990                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11038                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11038                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11038                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11038                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5426                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5426                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5450                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5450                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    122521553                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    122521553                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       559854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       559854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    123081407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    123081407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    123081407                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    123081407                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002619                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002619                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002172                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002172                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002172                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22580.455769                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22580.455769                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 23327.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23327.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22583.744404                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22583.744404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22583.744404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22583.744404                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.393985                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089490480                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2144666.299213                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.393985                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059926                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809926                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1529171                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1529171                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1529171                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1529171                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1529171                       # number of overall hits
system.cpu1.icache.overall_hits::total        1529171                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3118883                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3118883                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3118883                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3118883                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3118883                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3118883                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1529221                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1529221                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1529221                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1529221                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1529221                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1529221                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 62377.660000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62377.660000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 62377.660000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62377.660000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 62377.660000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62377.660000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2576486                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2576486                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2576486                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2576486                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2576486                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2576486                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 64412.150000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64412.150000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 64412.150000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64412.150000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 64412.150000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64412.150000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3657                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161220044                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3913                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41201.135702                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.629902                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.370098                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.861836                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.138164                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1026211                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1026211                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       672055                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        672055                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1829                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1829                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1652                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1698266                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1698266                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1698266                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1698266                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7108                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7108                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          145                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          145                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7253                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7253                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7253                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7253                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    201345066                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    201345066                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4717501                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4717501                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    206062567                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    206062567                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    206062567                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    206062567                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1033319                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1033319                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       672200                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       672200                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1705519                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1705519                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1705519                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1705519                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006879                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000216                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000216                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004253                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004253                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004253                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004253                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28326.542769                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28326.542769                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32534.489655                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32534.489655                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28410.666896                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28410.666896                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28410.666896                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28410.666896                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          829                       # number of writebacks
system.cpu1.dcache.writebacks::total              829                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3488                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3488                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          108                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          108                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3596                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3596                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3596                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3596                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3620                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3620                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           37                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           37                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3657                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3657                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3657                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3657                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     64056434                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     64056434                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       870005                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       870005                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     64926439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     64926439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     64926439                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     64926439                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003503                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003503                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002144                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002144                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002144                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002144                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17695.147514                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17695.147514                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23513.648649                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23513.648649                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17754.016680                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17754.016680                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17754.016680                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17754.016680                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
