A CPU design for MIPS base on FPGA using Verilog
