

================================================================
== Vitis HLS Report for 'v_letterbox_core_Pipeline_VITIS_LOOP_167_2'
================================================================
* Date:           Mon Aug 29 12:25:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  4.017 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_167_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcYUV, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outYUV, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%Cr_B_value_load_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Cr_B_value_load_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 9 'read' 'Cr_B_value_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%Cb_G_value_load_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Cb_G_value_load_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 10 'read' 'Cb_G_value_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv2_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv2_i_i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 11 'read' 'conv2_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0154_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_2_0_0_0154" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 12 'read' 'p_0_2_0_0_0154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp19_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp19_not" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 13 'read' 'cmp19_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cmp22_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp22_not" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 14 'read' 'cmp22_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cmp116_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp116" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 15 'read' 'cmp116_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%loopEnd_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopEnd" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 16 'read' 'loopEnd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%loopStart_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopStart" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 17 'read' 'loopStart_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:131]   --->   Operation 18 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 1, i16 %x"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body14"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_2 = load i16 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167]   --->   Operation 21 'load' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.42ns)   --->   "%icmp_ln167 = icmp_sgt  i16 %x_2, i16 %loopWidth_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167]   --->   Operation 22 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %for.body14.split_ifconv, void %for.inc154.loopexit.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167]   --->   Operation 23 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln185 = icmp_ne  i16 %x_2, i16 %loopStart_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 24 'icmp' 'icmp_ln185' <Predicate = (!icmp_ln167)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.42ns)   --->   "%icmp_ln185_1 = icmp_eq  i16 %x_2, i16 %loopEnd_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 25 'icmp' 'icmp_ln185_1' <Predicate = (!icmp_ln167)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln185_2)   --->   "%or_ln185 = or i1 %icmp_ln185, i1 %icmp_ln185_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 26 'or' 'or_ln185' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.42ns)   --->   "%icmp_ln185_2 = icmp_sgt  i16 %x_2, i16 %loopStart_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 27 'icmp' 'icmp_ln185_2' <Predicate = (!icmp_ln167)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.42ns)   --->   "%icmp_ln185_3 = icmp_slt  i16 %x_2, i16 %loopEnd_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 28 'icmp' 'icmp_ln185_3' <Predicate = (!icmp_ln167)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln185_2)   --->   "%and_ln185 = and i1 %icmp_ln185_3, i1 %icmp_ln185_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 29 'and' 'and_ln185' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln185_2)   --->   "%or_ln185_1 = or i1 %and_ln185, i1 %icmp_ln185_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 30 'or' 'or_ln185_1' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln185_2)   --->   "%xor_ln185 = xor i1 %or_ln185_1, i1 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 31 'xor' 'xor_ln185' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln185_2)   --->   "%and_ln185_1 = and i1 %or_ln185, i1 %xor_ln185" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 32 'and' 'and_ln185_1' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln185_2 = or i1 %cmp22_not_read, i1 %and_ln185_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 33 'or' 'or_ln185_2' <Predicate = (!icmp_ln167)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%trunc_ln167 = trunc i16 %x_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167]   --->   Operation 34 'trunc' 'trunc_ln167' <Predicate = (!icmp_ln167 & cmp116_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%select_ln209 = select i1 %trunc_ln167, i8 %Cb_G_value_load_cast_read, i8 %Cr_B_value_load_cast_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:209]   --->   Operation 35 'select' 'select_ln209' <Predicate = (!icmp_ln167 & cmp116_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln207 = select i1 %cmp116_read, i8 %select_ln209, i8 %Cb_G_value_load_cast_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:207]   --->   Operation 36 'select' 'select_ln207' <Predicate = (!icmp_ln167)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.07ns)   --->   "%x_3 = add i16 %x_2, i16 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167]   --->   Operation 37 'add' 'x_3' <Predicate = (!icmp_ln167)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln167 = store i16 %x_3, i16 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167]   --->   Operation 38 'store' 'store_ln167' <Predicate = (!icmp_ln167)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 39 [1/1] (2.05ns)   --->   "%srcYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %srcYUV" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'read' 'srcYUV_read' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i24 %srcYUV_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln185_2)   --->   "%trunc_ln145_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcYUV_read, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'partselect' 'trunc_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln185)   --->   "%trunc_ln145_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcYUV_read, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'partselect' 'trunc_ln145_2' <Predicate = (!cmp116_read)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln185)   --->   "%select_ln191 = select i1 %cmp116_read, i8 0, i8 %trunc_ln145_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:191]   --->   Operation 43 'select' 'select_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln185_3 = or i1 %or_ln185_2, i1 %cmp19_not_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 44 'or' 'or_ln185_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln185 = select i1 %or_ln185_3, i8 %p_0_2_0_0_0154_read, i8 %select_ln191" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 45 'select' 'select_ln185' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.24ns)   --->   "%select_ln185_1 = select i1 %or_ln185_3, i8 %conv2_i_i_read, i8 %trunc_ln145" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 46 'select' 'select_ln185_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln185_2 = select i1 %or_ln185_3, i8 %select_ln207, i8 %trunc_ln145_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:185]   --->   Operation 47 'select' 'select_ln185_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln167)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.05>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln171 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:171]   --->   Operation 48 'specpipeline' 'specpipeline_ln171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:143]   --->   Operation 49 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln185, i8 %select_ln185_2, i8 %select_ln185_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outYUV, i24 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'write' 'write_ln174' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.body14" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:167]   --->   Operation 52 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ loopStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ loopEnd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cmp116]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cmp22_not]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp19_not]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_2_0_0_0154]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ conv2_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ Cb_G_value_load_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ Cr_B_value_load_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ outYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                         (alloca        ) [ 0100]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
Cr_B_value_load_cast_read (read          ) [ 0000]
Cb_G_value_load_cast_read (read          ) [ 0000]
conv2_i_i_read            (read          ) [ 0110]
p_0_2_0_0_0154_read       (read          ) [ 0110]
cmp19_not_read            (read          ) [ 0110]
cmp22_not_read            (read          ) [ 0000]
cmp116_read               (read          ) [ 0110]
loopEnd_read              (read          ) [ 0000]
loopStart_read            (read          ) [ 0000]
loopWidth_read            (read          ) [ 0000]
store_ln0                 (store         ) [ 0000]
br_ln0                    (br            ) [ 0000]
x_2                       (load          ) [ 0000]
icmp_ln167                (icmp          ) [ 0110]
br_ln167                  (br            ) [ 0000]
icmp_ln185                (icmp          ) [ 0000]
icmp_ln185_1              (icmp          ) [ 0000]
or_ln185                  (or            ) [ 0000]
icmp_ln185_2              (icmp          ) [ 0000]
icmp_ln185_3              (icmp          ) [ 0000]
and_ln185                 (and           ) [ 0000]
or_ln185_1                (or            ) [ 0000]
xor_ln185                 (xor           ) [ 0000]
and_ln185_1               (and           ) [ 0000]
or_ln185_2                (or            ) [ 0110]
trunc_ln167               (trunc         ) [ 0000]
select_ln209              (select        ) [ 0000]
select_ln207              (select        ) [ 0110]
x_3                       (add           ) [ 0000]
store_ln167               (store         ) [ 0000]
srcYUV_read               (read          ) [ 0000]
trunc_ln145               (trunc         ) [ 0000]
trunc_ln145_1             (partselect    ) [ 0000]
trunc_ln145_2             (partselect    ) [ 0000]
select_ln191              (select        ) [ 0000]
or_ln185_3                (or            ) [ 0000]
select_ln185              (select        ) [ 0101]
select_ln185_1            (select        ) [ 0101]
select_ln185_2            (select        ) [ 0101]
specpipeline_ln171        (specpipeline  ) [ 0000]
specloopname_ln143        (specloopname  ) [ 0000]
p_0                       (bitconcatenate) [ 0000]
write_ln174               (write         ) [ 0000]
br_ln167                  (br            ) [ 0000]
ret_ln0                   (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="loopWidth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="srcYUV">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcYUV"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="loopStart">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopStart"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="loopEnd">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopEnd"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp116">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp116"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp22_not">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp22_not"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cmp19_not">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp19_not"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_0_2_0_0_0154">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_2_0_0_0154"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2_i_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_i_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Cb_G_value_load_cast">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cb_G_value_load_cast"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Cr_B_value_load_cast">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cr_B_value_load_cast"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outYUV">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outYUV"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="x_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="Cr_B_value_load_cast_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Cr_B_value_load_cast_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="Cb_G_value_load_cast_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Cb_G_value_load_cast_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="conv2_i_i_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_i_i_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_0_2_0_0_0154_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_2_0_0_0154_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cmp19_not_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp19_not_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="cmp22_not_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp22_not_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="cmp116_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp116_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="loopEnd_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopEnd_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="loopStart_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopStart_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="loopWidth_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="srcYUV_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="24" slack="0"/>
<pin id="136" dir="0" index="1" bw="24" slack="0"/>
<pin id="137" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcYUV_read/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln174_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="0"/>
<pin id="143" dir="0" index="2" bw="24" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="x_2_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln167_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln185_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln185_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185_1/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="or_ln185_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln185/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln185_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185_2/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln185_3_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185_3/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="and_ln185_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln185/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="or_ln185_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln185_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="xor_ln185_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln185/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="and_ln185_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln185_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="or_ln185_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln185_2/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln167_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln167/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln209_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln209/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln207_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln207/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="x_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln167_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln145_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="24" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln145_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="24" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="0" index="3" bw="5" slack="0"/>
<pin id="261" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln145_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="24" slack="0"/>
<pin id="269" dir="0" index="2" bw="6" slack="0"/>
<pin id="270" dir="0" index="3" bw="6" slack="0"/>
<pin id="271" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_2/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln191_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln191/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="or_ln185_3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="1" slack="1"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln185_3/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln185_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="1"/>
<pin id="290" dir="0" index="2" bw="8" slack="0"/>
<pin id="291" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln185_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="1"/>
<pin id="297" dir="0" index="2" bw="8" slack="0"/>
<pin id="298" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln185_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="1"/>
<pin id="304" dir="0" index="2" bw="8" slack="0"/>
<pin id="305" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185_2/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_0_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="24" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="1"/>
<pin id="311" dir="0" index="2" bw="8" slack="1"/>
<pin id="312" dir="0" index="3" bw="8" slack="1"/>
<pin id="313" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="316" class="1005" name="x_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="323" class="1005" name="conv2_i_i_read_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="1"/>
<pin id="325" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_i_i_read "/>
</bind>
</comp>

<comp id="328" class="1005" name="p_0_2_0_0_0154_read_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0154_read "/>
</bind>
</comp>

<comp id="333" class="1005" name="cmp19_not_read_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp19_not_read "/>
</bind>
</comp>

<comp id="338" class="1005" name="cmp116_read_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp116_read "/>
</bind>
</comp>

<comp id="343" class="1005" name="icmp_ln167_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln167 "/>
</bind>
</comp>

<comp id="347" class="1005" name="or_ln185_2_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln185_2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="select_ln207_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln207 "/>
</bind>
</comp>

<comp id="357" class="1005" name="select_ln185_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="1"/>
<pin id="359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln185 "/>
</bind>
</comp>

<comp id="362" class="1005" name="select_ln185_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln185_1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="select_ln185_2_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln185_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="128" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="122" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="152" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="116" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="161" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="152" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="122" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="152" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="116" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="179" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="167" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="173" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="104" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="209" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="152" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="80" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="74" pin="2"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="110" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="225" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="80" pin="2"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="152" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="134" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="134" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="50" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="134" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="281"><net_src comp="58" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="266" pin="4"/><net_sink comp="276" pin=2"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="276" pin="3"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="283" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="252" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="283" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="256" pin="4"/><net_sink comp="301" pin=2"/></net>

<net id="314"><net_src comp="66" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="140" pin=2"/></net>

<net id="319"><net_src comp="70" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="326"><net_src comp="86" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="331"><net_src comp="92" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="336"><net_src comp="98" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="341"><net_src comp="110" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="346"><net_src comp="155" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="215" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="355"><net_src comp="233" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="360"><net_src comp="287" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="365"><net_src comp="294" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="308" pin=3"/></net>

<net id="370"><net_src comp="301" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="308" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outYUV | {3 }
 - Input state : 
	Port: v_letterbox_core_Pipeline_VITIS_LOOP_167_2 : loopWidth | {1 }
	Port: v_letterbox_core_Pipeline_VITIS_LOOP_167_2 : srcYUV | {2 }
	Port: v_letterbox_core_Pipeline_VITIS_LOOP_167_2 : loopStart | {1 }
	Port: v_letterbox_core_Pipeline_VITIS_LOOP_167_2 : loopEnd | {1 }
	Port: v_letterbox_core_Pipeline_VITIS_LOOP_167_2 : cmp116 | {1 }
	Port: v_letterbox_core_Pipeline_VITIS_LOOP_167_2 : cmp22_not | {1 }
	Port: v_letterbox_core_Pipeline_VITIS_LOOP_167_2 : cmp19_not | {1 }
	Port: v_letterbox_core_Pipeline_VITIS_LOOP_167_2 : p_0_2_0_0_0154 | {1 }
	Port: v_letterbox_core_Pipeline_VITIS_LOOP_167_2 : conv2_i_i | {1 }
	Port: v_letterbox_core_Pipeline_VITIS_LOOP_167_2 : Cb_G_value_load_cast | {1 }
	Port: v_letterbox_core_Pipeline_VITIS_LOOP_167_2 : Cr_B_value_load_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_2 : 1
		icmp_ln167 : 2
		br_ln167 : 3
		icmp_ln185 : 2
		icmp_ln185_1 : 2
		or_ln185 : 3
		icmp_ln185_2 : 2
		icmp_ln185_3 : 2
		and_ln185 : 3
		or_ln185_1 : 3
		xor_ln185 : 3
		and_ln185_1 : 3
		or_ln185_2 : 3
		trunc_ln167 : 2
		select_ln209 : 3
		select_ln207 : 4
		x_3 : 2
		store_ln167 : 3
	State 2
		select_ln191 : 1
		select_ln185 : 2
		select_ln185_1 : 1
		select_ln185_2 : 1
	State 3
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|          |           icmp_ln167_fu_155          |    0    |    13   |
|          |           icmp_ln185_fu_161          |    0    |    13   |
|   icmp   |          icmp_ln185_1_fu_167         |    0    |    13   |
|          |          icmp_ln185_2_fu_179         |    0    |    13   |
|          |          icmp_ln185_3_fu_185         |    0    |    13   |
|----------|--------------------------------------|---------|---------|
|          |          select_ln209_fu_225         |    0    |    8    |
|          |          select_ln207_fu_233         |    0    |    8    |
|  select  |          select_ln191_fu_276         |    0    |    8    |
|          |          select_ln185_fu_287         |    0    |    8    |
|          |         select_ln185_1_fu_294        |    0    |    8    |
|          |         select_ln185_2_fu_301        |    0    |    8    |
|----------|--------------------------------------|---------|---------|
|    add   |              x_3_fu_241              |    0    |    23   |
|----------|--------------------------------------|---------|---------|
|          |            or_ln185_fu_173           |    0    |    2    |
|    or    |           or_ln185_1_fu_197          |    0    |    2    |
|          |           or_ln185_2_fu_215          |    0    |    2    |
|          |           or_ln185_3_fu_283          |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|    and   |           and_ln185_fu_191           |    0    |    2    |
|          |          and_ln185_1_fu_209          |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|    xor   |           xor_ln185_fu_203           |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|          | Cr_B_value_load_cast_read_read_fu_74 |    0    |    0    |
|          | Cb_G_value_load_cast_read_read_fu_80 |    0    |    0    |
|          |       conv2_i_i_read_read_fu_86      |    0    |    0    |
|          |    p_0_2_0_0_0154_read_read_fu_92    |    0    |    0    |
|          |       cmp19_not_read_read_fu_98      |    0    |    0    |
|   read   |      cmp22_not_read_read_fu_104      |    0    |    0    |
|          |        cmp116_read_read_fu_110       |    0    |    0    |
|          |       loopEnd_read_read_fu_116       |    0    |    0    |
|          |      loopStart_read_read_fu_122      |    0    |    0    |
|          |      loopWidth_read_read_fu_128      |    0    |    0    |
|          |        srcYUV_read_read_fu_134       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |       write_ln174_write_fu_140       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   trunc  |          trunc_ln167_fu_221          |    0    |    0    |
|          |          trunc_ln145_fu_252          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|partselect|         trunc_ln145_1_fu_256         |    0    |    0    |
|          |         trunc_ln145_2_fu_266         |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|bitconcatenate|              p_0_fu_308              |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |   150   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    cmp116_read_reg_338    |    1   |
|   cmp19_not_read_reg_333  |    1   |
|   conv2_i_i_read_reg_323  |    8   |
|     icmp_ln167_reg_343    |    1   |
|     or_ln185_2_reg_347    |    1   |
|p_0_2_0_0_0154_read_reg_328|    8   |
|   select_ln185_1_reg_362  |    8   |
|   select_ln185_2_reg_367  |    8   |
|    select_ln185_reg_357   |    8   |
|    select_ln207_reg_352   |    8   |
|         x_reg_316         |   16   |
+---------------------------+--------+
|           Total           |   68   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   150  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   68   |    -   |
+-----------+--------+--------+
|   Total   |   68   |   150  |
+-----------+--------+--------+
