--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/s/r/srflana/Documents/6.111work/Labs/Final Project/Synthesizedv6/Lab5.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.803(F)|    1.352(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
------------+------------+------------+--------------------+--------+
            |  Setup to  |  Hold to   |                    | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------+------------+------------+--------------------+--------+
button_down |    3.834(R)|   -2.330(R)|analyzer3_clock_OBUF|   0.000|
button_up   |    3.659(R)|   -2.425(R)|analyzer3_clock_OBUF|   0.000|
------------+------------+------------+--------------------+--------+

Clock ac97_bit_clock to Pad
-----------------+------------+--------------------+--------+
                 | clk (edge) |                    | Clock  |
Destination      |   to PAD   |Internal Clock(s)   | Phase  |
-----------------+------------+--------------------+--------+
ac97_sdata_out   |   14.303(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch       |   13.893(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1>|   18.470(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3>|   18.299(R)|analyzer1_clock_OBUF|   0.000|
-----------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+--------------------+--------+
                 | clk (edge) |                    | Clock  |
Destination      |   to PAD   |Internal Clock(s)   | Phase  |
-----------------+------------+--------------------+--------+
analyzer1_data<0>|   12.231(R)|analyzer3_clock_OBUF|   0.000|
audio_reset_b    |   13.591(R)|analyzer3_clock_OBUF|   0.000|
vga_out_blank_b  |   14.210(R)|clock_54mhz         |   0.000|
vga_out_blue<0>  |   17.320(R)|clock_54mhz         |   0.000|
vga_out_blue<1>  |   17.337(R)|clock_54mhz         |   0.000|
vga_out_blue<2>  |   18.564(R)|clock_54mhz         |   0.000|
vga_out_blue<3>  |   19.826(R)|clock_54mhz         |   0.000|
vga_out_blue<4>  |   19.495(R)|clock_54mhz         |   0.000|
vga_out_blue<5>  |   19.792(R)|clock_54mhz         |   0.000|
vga_out_blue<6>  |   21.341(R)|clock_54mhz         |   0.000|
vga_out_blue<7>  |   21.640(R)|clock_54mhz         |   0.000|
vga_out_green<0> |   15.443(R)|clock_54mhz         |   0.000|
vga_out_green<1> |   17.431(R)|clock_54mhz         |   0.000|
vga_out_green<2> |   17.269(R)|clock_54mhz         |   0.000|
vga_out_green<3> |   16.051(R)|clock_54mhz         |   0.000|
vga_out_green<4> |   18.090(R)|clock_54mhz         |   0.000|
vga_out_green<5> |   17.765(R)|clock_54mhz         |   0.000|
vga_out_green<6> |   17.789(R)|clock_54mhz         |   0.000|
vga_out_green<7> |   17.305(R)|clock_54mhz         |   0.000|
vga_out_hsync    |   13.209(R)|clock_54mhz         |   0.000|
vga_out_red<0>   |   17.290(R)|clock_54mhz         |   0.000|
vga_out_red<1>   |   18.223(R)|clock_54mhz         |   0.000|
vga_out_red<2>   |   17.601(R)|clock_54mhz         |   0.000|
vga_out_red<3>   |   17.009(R)|clock_54mhz         |   0.000|
vga_out_red<4>   |   18.304(R)|clock_54mhz         |   0.000|
vga_out_red<5>   |   17.596(R)|clock_54mhz         |   0.000|
vga_out_red<6>   |   18.594(R)|clock_54mhz         |   0.000|
vga_out_red<7>   |   17.609(R)|clock_54mhz         |   0.000|
vga_out_vsync    |   13.770(R)|clock_54mhz         |   0.000|
-----------------+------------+--------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    7.790|         |    5.905|    3.283|
clock_27mhz    |    2.942|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.012|         |         |         |
clock_27mhz    |   21.787|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.683|
clock_27mhz    |analyzer3_clock    |    9.905|
clock_27mhz    |ram0_clk           |   13.745|
clock_27mhz    |ram1_clk           |   10.346|
clock_27mhz    |vga_out_pixel_clock|   11.447|
---------------+-------------------+---------+


Analysis completed Mon Dec 11 21:22:16 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



