/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [12:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [12:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_38z;
  wire [13:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_44z;
  reg [4:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~((celloutsig_0_24z | celloutsig_0_7z) & celloutsig_0_30z);
  assign celloutsig_1_15z = celloutsig_1_5z[5] | celloutsig_1_10z;
  assign celloutsig_1_18z = celloutsig_1_17z[0] | celloutsig_1_9z[2];
  assign celloutsig_0_21z = celloutsig_0_14z[3] | celloutsig_0_20z[9];
  assign celloutsig_0_29z = celloutsig_0_18z | celloutsig_0_14z[3];
  assign celloutsig_0_44z = { celloutsig_0_23z[9:6], celloutsig_0_16z } + { celloutsig_0_38z[3:1], celloutsig_0_13z, celloutsig_0_33z };
  assign celloutsig_0_38z = { celloutsig_0_12z[4:2], celloutsig_0_32z } & celloutsig_0_20z[9:0];
  assign celloutsig_1_17z = { celloutsig_1_9z[5:1], celloutsig_1_15z } & in_data[111:106];
  assign celloutsig_1_3z = celloutsig_1_1z[9:1] / { 1'h1, in_data[134:129], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_20z = celloutsig_0_1z[10:0] / { 1'h1, celloutsig_0_14z[5:0], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_10z = celloutsig_1_4z == { celloutsig_1_5z[8:7], celloutsig_1_9z };
  assign celloutsig_0_16z = { in_data[37:36], celloutsig_0_0z, celloutsig_0_2z } === celloutsig_0_3z[10:7];
  assign celloutsig_0_18z = in_data[7:3] === { celloutsig_0_12z[1], celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_22z } === { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_21z };
  assign celloutsig_0_0z = in_data[88:86] >= in_data[76:74];
  assign celloutsig_0_5z = { in_data[12:6], celloutsig_0_0z, celloutsig_0_0z } >= { celloutsig_0_1z[8:6], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_17z = { in_data[79:75], celloutsig_0_11z, celloutsig_0_11z } <= { celloutsig_0_1z[8:5], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[20:1] <= in_data[75:56];
  assign celloutsig_0_9z = ! { celloutsig_0_3z[13:12], celloutsig_0_2z };
  assign celloutsig_0_30z = ! celloutsig_0_20z[7:0];
  assign celloutsig_1_0z = in_data[129:96] < in_data[139:106];
  assign celloutsig_1_19z = { celloutsig_1_3z[7:6], celloutsig_1_15z } < celloutsig_1_12z;
  assign celloutsig_0_54z = celloutsig_0_1z[3] & ~(celloutsig_0_31z[3]);
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z } % { 1'h1, celloutsig_1_3z[5:4] };
  assign celloutsig_0_14z = { in_data[25], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_10z } % { 1'h1, celloutsig_0_1z[7:1] };
  assign celloutsig_1_9z = celloutsig_1_3z[7:1] % { 1'h1, celloutsig_1_5z[5:1], 1'h0 };
  assign celloutsig_1_2z = celloutsig_1_1z[9:4] != celloutsig_1_1z[6:1];
  assign celloutsig_0_10z = celloutsig_0_3z[10:3] != { celloutsig_0_3z[8:6], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_6z = - celloutsig_0_3z[7:4];
  assign celloutsig_0_32z = - celloutsig_0_20z[10:4];
  assign celloutsig_1_6z = { in_data[171:151], celloutsig_1_2z, celloutsig_1_3z } !== { in_data[156:128], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_3z[9], celloutsig_0_6z, celloutsig_0_5z } !== celloutsig_0_1z[5:0];
  assign celloutsig_0_13z = { celloutsig_0_6z[3:2], celloutsig_0_6z, celloutsig_0_8z } !== { celloutsig_0_3z[13:1], celloutsig_0_10z };
  assign celloutsig_0_22z = { celloutsig_0_8z[7:2], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_9z } !== { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_3z = ~ { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_55z = | celloutsig_0_44z;
  assign celloutsig_0_11z = | { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_2z, in_data[52:38], celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[173:161], celloutsig_1_0z } ^ in_data[130:117];
  assign celloutsig_1_4z = { in_data[184:177], celloutsig_1_2z } ^ { celloutsig_1_3z[8:1], celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_3z[11:4] ^ { celloutsig_0_4z[2:1], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_23z = { celloutsig_0_3z[2:0], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_18z } ^ { celloutsig_0_12z[8:3], celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_31z = { celloutsig_0_8z[1], celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_29z } ^ celloutsig_0_3z[13:1];
  always_latch
    if (clkin_data[0]) celloutsig_0_4z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_4z = celloutsig_0_3z[7:3];
  always_latch
    if (!clkin_data[0]) celloutsig_0_12z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_12z = { celloutsig_0_5z, celloutsig_0_8z };
  always_latch
    if (clkin_data[0]) celloutsig_0_1z = 13'h0000;
    else if (celloutsig_1_19z) celloutsig_0_1z = { in_data[76:65], celloutsig_0_0z };
  assign celloutsig_1_5z[8:1] = in_data[116:109] ^ in_data[128:121];
  assign celloutsig_1_5z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
