# PA Project
Lab project for PA subject. Simple verilog implementation of a risc-v pipeline.
