// Seed: 1103195754
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd27,
    parameter id_5 = 32'd4,
    parameter id_8 = 32'd54
) (
    output wor id_0,
    input wire id_1,
    input wor _id_2,
    input supply0 id_3[id_5  ||  id_8 : -1],
    input wire id_4,
    input wor _id_5,
    output wire id_6[id_2 : -1],
    input wor id_7,
    output wor _id_8,
    output wire id_9
);
  wire id_11;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input uwire id_1,
    input supply0 id_2,
    output uwire id_3
);
  logic id_5;
  ;
  wor [-1 : {  1 'd0 }] id_6;
  module_0 modCall_1 ();
  assign id_6 = -1'b0;
  assign id_3 = id_2;
  assign id_5[1'd0 :-1] = 1;
  wire id_7, id_8;
  and primCall (id_3, id_5, id_6);
endmodule
