#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 31 17:06:36 2020
# Process ID: 7708
# Current directory: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12080 C:\Users\kibii\OneDrive\Studienkolleg\Vivado\DSP_Testbench\DSP_Testbench.xpr
# Log file: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/vivado.log
# Journal file: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'my_DSP_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj my_DSP_Testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 406af4df6b0f4f3994409f71e167f218 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_DSP_Testbench_behav xil_defaultlib.my_DSP_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 25 differs from formal bit length 30 for port A [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEA1 [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEA2 [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEAD [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEALUMODE [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEB1 [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEB2 [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:102]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEC [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:103]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CECARRYIN [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CECTRL [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:105]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CED [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEINMODE [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEM [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEP [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:109]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTA [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:110]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTALLCARRYIN [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTALUMODE [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTB [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTC [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:114]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTCTRL [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTD [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTINMODE [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:117]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTM [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTP [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:119]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_DSP_Testbench_behav -key {Behavioral:sim_1:Functional:my_DSP_Testbench} -tclbatch {my_DSP_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source my_DSP_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_DSP_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 824.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
create_project Stepper_Driver_Testbench C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 891.547 ; gain = 25.785
current_project DSP_Testbench
file mkdir C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new
current_project Stepper_Driver_Testbench
close [ open C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver.v w ]
add_files C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver.v
update_compile_order -fileset sources_1
close [ open C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v w ]
add_files C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_driver
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 995.703 ; gain = 104.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_driver' [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver.v:23]
	Parameter timer_max bound to: 125000000 - type: integer 
	Parameter step_div bound to: 125000 - type: integer 
WARNING: [Synth 8-3848] Net secondsCounter in module/entity stepper_driver does not have driver. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver.v:31]
INFO: [Synth 8-6155] done synthesizing module 'stepper_driver' (1#1) [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver.v:23]
WARNING: [Synth 8-3331] design stepper_driver has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.926 ; gain = 159.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1050.926 ; gain = 159.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1050.926 ; gain = 159.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1390.363 ; gain = 498.816
6 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1390.363 ; gain = 498.816
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1390.363 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'stepper_driver_testbench' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1413.676 ; gain = 23.313
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1413.676 ; gain = 23.313
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_driver_testbench' [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v:23]
INFO: [Synth 8-6157] synthesizing module 'stepper_driver' [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver.v:23]
	Parameter timer_max bound to: 125000000 - type: integer 
	Parameter step_div bound to: 125000 - type: integer 
WARNING: [Synth 8-3848] Net secondsCounter in module/entity stepper_driver does not have driver. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver.v:31]
INFO: [Synth 8-6155] done synthesizing module 'stepper_driver' (1#1) [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver.v:23]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v:41]
INFO: [Synth 8-6155] done synthesizing module 'stepper_driver_testbench' (2#1) [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v:23]
WARNING: [Synth 8-3331] design stepper_driver has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1417.426 ; gain = 3.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1417.426 ; gain = 3.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1417.426 ; gain = 3.750
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1417.426 ; gain = 3.750
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stepper_driver_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stepper_driver_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stepper_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stepper_driver_testbench
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v:39]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 74b0cdbb147047588ade95081c9e80c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stepper_driver_testbench_behav xil_defaultlib.stepper_driver_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stepper_driver
Compiling module xil_defaultlib.stepper_driver_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot stepper_driver_testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim/xsim.dir/stepper_driver_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 31 17:27:55 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1417.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stepper_driver_testbench_behav -key {Behavioral:sim_1:Functional:stepper_driver_testbench} -tclbatch {stepper_driver_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source stepper_driver_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stepper_driver_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1417.426 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stepper_driver_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stepper_driver_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stepper_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stepper_driver_testbench
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v:39]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v:44]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 74b0cdbb147047588ade95081c9e80c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stepper_driver_testbench_behav xil_defaultlib.stepper_driver_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stepper_driver
Compiling module xil_defaultlib.stepper_driver_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot stepper_driver_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stepper_driver_testbench_behav -key {Behavioral:sim_1:Functional:stepper_driver_testbench} -tclbatch {stepper_driver_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source stepper_driver_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:03:04 ; elapsed = 00:03:02 . Memory (MB): peak = 1417.426 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:03:08 ; elapsed = 00:03:05 . Memory (MB): peak = 1417.426 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:03:10 ; elapsed = 00:03:12 . Memory (MB): peak = 1417.426 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stepper_driver_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stepper_driver_testbench_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1417.426 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_driver_testbench' [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v:23]
INFO: [Synth 8-6157] synthesizing module 'stepper_driver' [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver.v:23]
	Parameter timer_max bound to: 125000000 - type: integer 
	Parameter step_div bound to: 125000 - type: integer 
WARNING: [Synth 8-3848] Net secondsCounter in module/entity stepper_driver does not have driver. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver.v:31]
INFO: [Synth 8-6155] done synthesizing module 'stepper_driver' (1#1) [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver.v:23]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v:41]
INFO: [Synth 8-6155] done synthesizing module 'stepper_driver_testbench' (2#1) [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.srcs/sources_1/new/stepper_driver_testbench.v:23]
WARNING: [Synth 8-3331] design stepper_driver has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1428.438 ; gain = 11.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1428.438 ; gain = 11.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1428.438 ; gain = 11.012
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1440.961 ; gain = 23.535
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stepper_driver_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stepper_driver_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 74b0cdbb147047588ade95081c9e80c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stepper_driver_testbench_behav xil_defaultlib.stepper_driver_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Stepper_Driver_Testbench/Stepper_Driver_Testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stepper_driver_testbench_behav -key {Behavioral:sim_1:Functional:stepper_driver_testbench} -tclbatch {stepper_driver_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source stepper_driver_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:05:19 ; elapsed = 00:05:53 . Memory (MB): peak = 1440.961 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:05:24 ; elapsed = 00:05:56 . Memory (MB): peak = 1440.961 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:05:25 ; elapsed = 00:06:02 . Memory (MB): peak = 1440.961 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 31 17:39:52 2020...
