Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 22:31:59 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                17823        0.012        0.000                      0                17823        3.500        0.000                       0                  6816  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                0.000        0.000                      0                17823        0.012        0.000                      0                17823        3.500        0.000                       0                  6816  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 expmod/modulus_block/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/modulus_block/intermediate_reg[8][60]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 3.017ns (30.801%)  route 6.778ns (69.199%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=6815, estimated)     1.730     5.238    expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X21Y115        FDRE                                         r  expmod/modulus_block/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDRE (Prop_fdre_C_Q)         0.456     5.694 r  expmod/modulus_block/index_reg[2]/Q
                         net (fo=15, estimated)       0.645     6.339    expmod/modulus_block/sel0[2]
    SLICE_X16Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.463 r  expmod/modulus_block/index[4]_i_2__0/O
                         net (fo=234, estimated)      1.447     7.910    expmod/modulus_block/index[4]_i_2__0_n_0
    SLICE_X22Y127        LUT4 (Prop_lut4_I0_O)        0.124     8.034 r  expmod/modulus_block/intermediate[32][31]_i_9__0/O
                         net (fo=2, estimated)        0.315     8.349    expmod/modulus_block/intermediate[32][31]_i_9__0_n_0
    SLICE_X22Y126        LUT6 (Prop_lut6_I1_O)        0.124     8.473 r  expmod/modulus_block/intermediate[32][31]_i_4__0/O
                         net (fo=9, estimated)        1.258     9.731    expmod/modulus_block/intermediate[32][31]_i_4__0_n_0
    SLICE_X23Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.855 r  expmod/modulus_block/intermediate[32][63]_i_228__0/O
                         net (fo=1, estimated)        0.673    10.528    expmod/modulus_block/intermediate[32][63]_i_228__0_n_0
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.913 r  expmod/modulus_block/intermediate_reg[32][63]_i_200__0/CO[3]
                         net (fo=1, estimated)        0.000    10.913    expmod/modulus_block/intermediate_reg[32][63]_i_200__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.027 r  expmod/modulus_block/intermediate_reg[32][63]_i_173__0/CO[3]
                         net (fo=1, estimated)        0.000    11.027    expmod/modulus_block/intermediate_reg[32][63]_i_173__0_n_0
    SLICE_X26Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.141 r  expmod/modulus_block/intermediate_reg[32][63]_i_146__0/CO[3]
                         net (fo=1, estimated)        0.000    11.141    expmod/modulus_block/intermediate_reg[32][63]_i_146__0_n_0
    SLICE_X26Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  expmod/modulus_block/intermediate_reg[32][63]_i_119__0/CO[3]
                         net (fo=1, estimated)        0.000    11.255    expmod/modulus_block/intermediate_reg[32][63]_i_119__0_n_0
    SLICE_X26Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  expmod/modulus_block/intermediate_reg[32][63]_i_100__0/CO[3]
                         net (fo=1, estimated)        0.000    11.369    expmod/modulus_block/intermediate_reg[32][63]_i_100__0_n_0
    SLICE_X26Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  expmod/modulus_block/intermediate_reg[32][63]_i_85__0/CO[3]
                         net (fo=1, estimated)        0.000    11.483    expmod/modulus_block/intermediate_reg[32][63]_i_85__0_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  expmod/modulus_block/intermediate_reg[32][63]_i_66__0/CO[3]
                         net (fo=1, estimated)        0.000    11.597    expmod/modulus_block/intermediate_reg[32][63]_i_66__0_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  expmod/modulus_block/intermediate_reg[32][63]_i_30__0/CO[3]
                         net (fo=1, estimated)        0.000    11.711    expmod/modulus_block/intermediate_reg[32][63]_i_30__0_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.825 r  expmod/modulus_block/intermediate_reg[32][63]_i_9__0/CO[3]
                         net (fo=1, estimated)        0.000    11.825    expmod/modulus_block/intermediate_reg[32][63]_i_9__0_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.096 r  expmod/modulus_block/intermediate_reg[32][63]_i_3__0/CO[0]
                         net (fo=126, estimated)      1.092    13.188    expmod/modulus_block/intermediate_reg[32][63]_i_3__0_n_3
    SLICE_X25Y125        LUT5 (Prop_lut5_I1_O)        0.373    13.561 r  expmod/modulus_block/intermediate[32][60]_i_2__0/O
                         net (fo=1, estimated)        0.484    14.045    expmod/modulus_block/intermediate[32][60]_i_2__0_n_0
    SLICE_X26Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.169 r  expmod/modulus_block/intermediate[32][60]_i_1__0/O
                         net (fo=32, estimated)       0.864    15.033    expmod/modulus_block/intermediate1_in[60]
    SLICE_X38Y125        FDRE                                         r  expmod/modulus_block/intermediate_reg[8][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=6815, estimated)     1.588    14.923    expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X38Y125        FDRE                                         r  expmod/modulus_block/intermediate_reg[8][60]/C
                         clock pessimism              0.191    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X38Y125        FDRE (Setup_fdre_C_D)       -0.045    15.033    expmod/modulus_block/intermediate_reg[8][60]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -15.033    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 expmod/mult_input_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/multiplier/leftover_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.763%)  route 0.180ns (49.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=6815, estimated)     0.551     1.617    expmod/clk_100mhz_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  expmod/mult_input_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  expmod/mult_input_2_reg[0]/Q
                         net (fo=1, estimated)        0.180     1.938    expmod/multiplier/Q[0]
    SLICE_X36Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.983 r  expmod/multiplier/leftover_2[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.983    expmod/multiplier/leftover_2[0]
    SLICE_X36Y67         FDRE                                         r  expmod/multiplier/leftover_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=6815, estimated)     0.819     2.119    expmod/multiplier/clk_100mhz_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  expmod/multiplier/leftover_2_reg[0]/C
                         clock pessimism             -0.239     1.880    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.091     1.971    expmod/multiplier/leftover_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100mhz_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X10Y93   uart_rx_buf0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X10Y93   uart_rx_buf0_reg/C



