#OPTIONS:"|-mixedhdl|-top|Top|-layerid|0|-orig_srs|C:\\Users\\cypri\\Documents\\GIT\\PGE\\05_CustumerRelationship\\ProjetsDiamonds\\Test403\\impl1\\synwork\\Test403_impl1_comp.srs|-prodtype|synplify_pro|-dspmac|-fixsmult|-infer_seqShift|-nram|-sdff_counter|-divnmod|-nostructver|-encrypt|-pro|-lite|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-ignore_undefined_lib|-lib|work"
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\bin64\\c_vhdl.exe":1603963122
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vhd\\location.map":1604334380
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vhd\\std.vhd":1603963390
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vhd\\snps_haps_pkg.vhd":1603963390
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vhd\\std1164.vhd":1603963390
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vhd\\numeric.vhd":1603963390
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vhd\\umr_capim.vhd":1603963390
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vhd\\arith.vhd":1603963390
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vhd\\unsigned.vhd":1603963390
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vhd\\hyperents.vhd":1603963390
#CUR:"C:\\Users\\cypri\\Documents\\GIT\\PGE\\05_CustumerRelationship\\ProjetsDiamonds\\Test403\\impl1\\reveal_workspace\\tmpreveal\\Top_rvl_top.vhd":1615373707
#OPTIONS:"|-mixedhdl|-modhint|C:\\Users\\cypri\\Documents\\GIT\\PGE\\05_CustumerRelationship\\ProjetsDiamonds\\Test403\\impl1\\synwork\\_verilog_hintfile|-top|work.jtagconn16|-top|work.top_la0|-mpparams|C:\\Users\\cypri\\Documents\\GIT\\PGE\\05_CustumerRelationship\\ProjetsDiamonds\\Test403\\impl1\\synwork\\_mh_params|-layerid|1|-orig_srs|C:\\Users\\cypri\\Documents\\GIT\\PGE\\05_CustumerRelationship\\ProjetsDiamonds\\Test403\\impl1\\synwork\\Test403_impl1_comp.srs|-prodtype|synplify_pro|-dspmac|-fixsmult|-infer_seqShift|-nram|-sdff_counter|-divnmod|-nostructver|-I|C:\\Users\\cypri\\Documents\\GIT\\PGE\\05_CustumerRelationship\\ProjetsDiamonds\\Test403|-I|C:\\Users\\cypri\\Documents\\GIT\\PGE\\05_CustumerRelationship\\ProjetsDiamonds\\Test403\\impl1\\|-I|C:\\lscc\\diamond\\3.12\\synpbase\\lib|-v2001|-devicelib|C:\\lscc\\diamond\\3.12\\synpbase\\lib\\lucent\\ecp3.v|-devicelib|C:\\lscc\\diamond\\3.12\\synpbase\\lib\\lucent\\pmi_def.v|-encrypt|-pro|-dup|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-fv2001|-lib|work|-fv2001"
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\bin64\\c_ver.exe":1603963122
#CUR:"C:\\Users\\cypri\\Documents\\GIT\\PGE\\05_CustumerRelationship\\ProjetsDiamonds\\Test403\\impl1\\synwork\\_verilog_hintfile":1615373708
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\lucent\\ecp3.v":1603963254
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\lucent\\pmi_def.v":1603963254
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vlog\\hypermods.v":1603963390
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vlog\\umr_capim.v":1603963390
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vlog\\scemi_objects.v":1603963390
#CUR:"C:\\lscc\\diamond\\3.12\\synpbase\\lib\\vlog\\scemi_pipes.svh":1603963390
#CUR:"C:\\lscc\\diamond\\3.12\\cae_library\\synthesis\\verilog\\pmi_def.v":1606287228
#CUR:"C:\\lscc\\diamond\\3.12\\module\\reveal\\src\\ertl\\ertl.v":1493202872
#CUR:"C:\\lscc\\diamond\\3.12\\module\\reveal\\src\\rvl_j2w_module\\rvl_j2w_module.v":1385391754
#CUR:"C:\\lscc\\diamond\\3.12\\module\\reveal\\src\\rvl_j2w_module\\wb2sci.v":1384183146
#CUR:"C:\\lscc\\diamond\\3.12\\module\\reveal\\src\\ertl\\JTAG_SOFT.v":1459340700
#CUR:"C:\\Users\\cypri\\Documents\\GIT\\PGE\\05_CustumerRelationship\\ProjetsDiamonds\\Test403\\impl1\\reveal_workspace\\tmpreveal\\top_la0_trig_gen.v":1615373706
#CUR:"C:\\Users\\cypri\\Documents\\GIT\\PGE\\05_CustumerRelationship\\ProjetsDiamonds\\Test403\\impl1\\reveal_workspace\\tmpreveal\\top_la0_gen.v":1615373706
0			"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\Top_rvl_top.vhd" vhdl
1			"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v" verilog
2			"C:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v" verilog
3			"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" verilog
4			"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v" verilog
5			"C:\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v" verilog
6			"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v" verilog
7			"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v" verilog
#Dependency Lists(Uses List)
0 1 7
1 -1
2 1
3 -1
4 -1
5 -1
6 2
7 6 2
#Dependency Lists(Users Of)
0 -1
1 0 2
2 7 6
3 -1
4 -1
5 -1
6 7
7 0
#Design Unit to File Association
module work top_la0 7
module work top_la0_trig 6
module work jtag_register_soft 5
module work jtag_logic_soft 5
module work jtag_inst_dec_soft 5
module work jtag_tap_cntl_soft 5
module work jtag_cntl_soft 5
module work JTAG_SOFT 5
module work wb2sci 4
module work jtaghub16 3
module work idata 3
module work wb_control 3
module work jtaghub_if 3
module work rvl_jtag2wb 3
module work rvl_j2w 3
module work rvl_tm 2
module work rvl_decode 2
module work rvl_te 2
module work rvl_serial_tu 2
module work rvl_tu 2
module work rvl_jtag_int 2
module work rvl_tcnt 2
module work jtagconn16 1
module work pmi_pll_fp 1
module work pmi_pll 1
module work pmi_dsp_preadd_slice 1
module work pmi_dsp_multaddsubsum 1
module work pmi_dsp_casmultaddsub 1
module work pmi_dsp_multaddsub 1
module work pmi_dsp_mult 1
module work pmi_dsp_mac 1
module work pmi_fifo 1
module work pmi_fifo_dc 1
module work pmi_rom 1
module work pmi_ram_dq_be 1
module work pmi_ram_dq 1
module work pmi_ram_dp_true_be 1
module work pmi_ram_dp_true 1
module work pmi_ram_dp_be 1
module work pmi_ram_dp 1
module work pmi_addsub 1
module work pmi_counter 1
module work pmi_sub 1
module work pmi_add 1
module work pmi_complex_mult 1
module work pmi_multaddsubsum 1
module work pmi_multaddsub 1
module work pmi_mac 1
module work pmi_mult 1
module work pmi_constant_mult 1
module work pmi_distributed_shift_reg 1
module work pmi_distributed_spram 1
module work pmi_distributed_rom 1
module work pmi_distributed_dpram 1
module work reveal_coretop 0
arch work reveal_coretop one 0
module work top 0
arch work top rtl 0
