Analysis & Elaboration report for single_core
Mon Jul 05 13:10:20 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_5vl1:auto_generated|altsyncram_q7c2:altsyncram1
  6. Parameter Settings for User Entity Instance: core:core1|register:ar
  7. Parameter Settings for User Entity Instance: core:core1|register:ir
  8. Parameter Settings for User Entity Instance: core:core1|register:tr
  9. Parameter Settings for User Entity Instance: core:core1|register:dr
 10. Parameter Settings for User Entity Instance: core:core1|register:ra
 11. Parameter Settings for User Entity Instance: core:core1|register:rb
 12. Parameter Settings for User Entity Instance: core:core1|register:ro
 13. Parameter Settings for User Entity Instance: core:core1|register:rn
 14. Parameter Settings for User Entity Instance: core:core1|register:rp
 15. Parameter Settings for User Entity Instance: core:core1|register:rc
 16. Parameter Settings for User Entity Instance: core:core1|register:rr
 17. Parameter Settings for User Entity Instance: core:core1|register:rt
 18. Parameter Settings for User Entity Instance: core:core1|register:r
 19. Parameter Settings for User Entity Instance: core:core1|reginc:pc
 20. Parameter Settings for User Entity Instance: core:core1|control_unit:cu
 21. Parameter Settings for User Entity Instance: instr_memory:IRAM
 22. Parameter Settings for User Entity Instance: DRAM:DRAM|altsyncram:altsyncram_component
 23. altsyncram Parameter Settings by Entity Instance
 24. Analysis & Elaboration Settings
 25. Port Connectivity Checks: "DRAM:DRAM"
 26. Port Connectivity Checks: "core:core1|register:rr"
 27. Port Connectivity Checks: "core:core1|register:rc"
 28. Port Connectivity Checks: "core:core1|register:rp"
 29. Port Connectivity Checks: "core:core1|register:rn"
 30. Port Connectivity Checks: "core:core1|register:dr"
 31. Port Connectivity Checks: "core:core1"
 32. In-System Memory Content Editor Settings
 33. Analysis & Elaboration Messages
 34. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Jul 05 13:10:20 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; single_core                                 ;
; Top-level Entity Name              ; single_core_processor                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |single_core_processor|DRAM:DRAM                                                                                                                                                                                                                                                           ; DRAM.v          ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_core_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_core_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_core_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_core_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_core_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_5vl1:auto_generated|altsyncram_q7c2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|register:ar ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|register:ir ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|register:tr ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|register:dr ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|register:ra ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|register:rb ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|register:ro ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|register:rn ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|register:rp ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|register:rc ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|register:rr ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|register:rt ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|register:r ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; width          ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|reginc:pc ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 8     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|control_unit:cu ;
+----------------+--------+-----------------------------------------------+
; Parameter Name ; Value  ; Type                                          ;
+----------------+--------+-----------------------------------------------+
; idle           ; 000000 ; Unsigned Binary                               ;
; fetch1         ; 000001 ; Unsigned Binary                               ;
; fetch2         ; 000010 ; Unsigned Binary                               ;
; fetch3         ; 000011 ; Unsigned Binary                               ;
; ldac1          ; 000100 ; Unsigned Binary                               ;
; ldac2          ; 000101 ; Unsigned Binary                               ;
; ldac3          ; 000110 ; Unsigned Binary                               ;
; ldac4          ; 000111 ; Unsigned Binary                               ;
; ldacm1         ; 001000 ; Unsigned Binary                               ;
; ldacm2         ; 001001 ; Unsigned Binary                               ;
; ldacm3         ; 001010 ; Unsigned Binary                               ;
; stac1          ; 001011 ; Unsigned Binary                               ;
; stac2          ; 001100 ; Unsigned Binary                               ;
; stac3          ; 001101 ; Unsigned Binary                               ;
; stac4          ; 001110 ; Unsigned Binary                               ;
; stac5          ; 001111 ; Unsigned Binary                               ;
; stac6          ; 010000 ; Unsigned Binary                               ;
; stac7          ; 010001 ; Unsigned Binary                               ;
; stac8          ; 010010 ; Unsigned Binary                               ;
; stac9          ; 010011 ; Unsigned Binary                               ;
; stac10         ; 010100 ; Unsigned Binary                               ;
; clac           ; 010101 ; Unsigned Binary                               ;
; movr           ; 010110 ; Unsigned Binary                               ;
; movra          ; 010111 ; Unsigned Binary                               ;
; movrb          ; 011000 ; Unsigned Binary                               ;
; movro          ; 011001 ; Unsigned Binary                               ;
; movrn          ; 011010 ; Unsigned Binary                               ;
; movrp          ; 011011 ; Unsigned Binary                               ;
; movrc          ; 011100 ; Unsigned Binary                               ;
; movrr          ; 011101 ; Unsigned Binary                               ;
; movrt          ; 011110 ; Unsigned Binary                               ;
; mvacra         ; 011111 ; Unsigned Binary                               ;
; mvacrb         ; 100000 ; Unsigned Binary                               ;
; mvacro         ; 100001 ; Unsigned Binary                               ;
; mvacrn         ; 100010 ; Unsigned Binary                               ;
; mvacrp         ; 100011 ; Unsigned Binary                               ;
; mvacrc         ; 100100 ; Unsigned Binary                               ;
; mvacrr         ; 100101 ; Unsigned Binary                               ;
; mvacrt         ; 100110 ; Unsigned Binary                               ;
; add            ; 100111 ; Unsigned Binary                               ;
; mul            ; 101000 ; Unsigned Binary                               ;
; sub            ; 101001 ; Unsigned Binary                               ;
; inc            ; 101010 ; Unsigned Binary                               ;
; dec            ; 101011 ; Unsigned Binary                               ;
; jpnz           ; 101100 ; Unsigned Binary                               ;
; jpnzy1         ; 101101 ; Unsigned Binary                               ;
; jpnzy2         ; 101110 ; Unsigned Binary                               ;
; jpnzn1         ; 101111 ; Unsigned Binary                               ;
; endop          ; 110000 ; Unsigned Binary                               ;
+----------------+--------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_memory:IRAM ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; idle           ; 00000000 ; Unsigned Binary                    ;
; ldac           ; 00000100 ; Unsigned Binary                    ;
; ldacm          ; 00001000 ; Unsigned Binary                    ;
; stac           ; 00001011 ; Unsigned Binary                    ;
; clac           ; 00010101 ; Unsigned Binary                    ;
; movr           ; 00010110 ; Unsigned Binary                    ;
; movra          ; 00010111 ; Unsigned Binary                    ;
; movrb          ; 00011000 ; Unsigned Binary                    ;
; movro          ; 00011001 ; Unsigned Binary                    ;
; movrn          ; 00011010 ; Unsigned Binary                    ;
; movrp          ; 00011011 ; Unsigned Binary                    ;
; movrc          ; 00011100 ; Unsigned Binary                    ;
; movrr          ; 00011101 ; Unsigned Binary                    ;
; movrt          ; 00011110 ; Unsigned Binary                    ;
; mvacra         ; 00011111 ; Unsigned Binary                    ;
; mvacrb         ; 00100000 ; Unsigned Binary                    ;
; mvacro         ; 00100001 ; Unsigned Binary                    ;
; mvacrn         ; 00100010 ; Unsigned Binary                    ;
; mvacrp         ; 00100011 ; Unsigned Binary                    ;
; mvacrc         ; 00100100 ; Unsigned Binary                    ;
; mvacrr         ; 00100101 ; Unsigned Binary                    ;
; mvacrt         ; 00100110 ; Unsigned Binary                    ;
; add            ; 00100111 ; Unsigned Binary                    ;
; mul            ; 00101000 ; Unsigned Binary                    ;
; sub            ; 00101001 ; Unsigned Binary                    ;
; inc            ; 00101010 ; Unsigned Binary                    ;
; dec            ; 00101011 ; Unsigned Binary                    ;
; jpnz           ; 00101100 ; Unsigned Binary                    ;
; endop          ; 00110000 ; Unsigned Binary                    ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DRAM:DRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; data.mif             ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_5vl1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; DRAM:DRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 2048                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                               ;
+------------------------------------------------------------------+-----------------------+--------------------+
; Option                                                           ; Setting               ; Default Value      ;
+------------------------------------------------------------------+-----------------------+--------------------+
; Device                                                           ; EP4CE115F23C7         ;                    ;
; Top-level entity name                                            ; single_core_processor ; single_core        ;
; Family name                                                      ; Cyclone IV E          ; Cyclone V          ;
; Use smart compilation                                            ; Off                   ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                    ; On                 ;
; Enable compact report table                                      ; Off                   ; Off                ;
; Restructure Multiplexers                                         ; Auto                  ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                   ; Off                ;
; Preserve fewer node names                                        ; On                    ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                ; Enable             ;
; Verilog Version                                                  ; Verilog_2001          ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993             ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                  ; Auto               ;
; Safe State Machine                                               ; Off                   ; Off                ;
; Extract Verilog State Machines                                   ; On                    ; On                 ;
; Extract VHDL State Machines                                      ; On                    ; On                 ;
; Ignore Verilog initial constructs                                ; Off                   ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                    ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                    ; On                 ;
; Parallel Synthesis                                               ; On                    ; On                 ;
; DSP Block Balancing                                              ; Auto                  ; Auto               ;
; NOT Gate Push-Back                                               ; On                    ; On                 ;
; Power-Up Don't Care                                              ; On                    ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                   ; Off                ;
; Remove Duplicate Registers                                       ; On                    ; On                 ;
; Ignore CARRY Buffers                                             ; Off                   ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                   ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                   ; Off                ;
; Ignore LCELL Buffers                                             ; Off                   ; Off                ;
; Ignore SOFT Buffers                                              ; On                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                   ; Off                ;
; Optimization Technique                                           ; Balanced              ; Balanced           ;
; Carry Chain Length                                               ; 70                    ; 70                 ;
; Auto Carry Chains                                                ; On                    ; On                 ;
; Auto Open-Drain Pins                                             ; On                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                   ; Off                ;
; Auto ROM Replacement                                             ; On                    ; On                 ;
; Auto RAM Replacement                                             ; On                    ; On                 ;
; Auto DSP Block Replacement                                       ; On                    ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                  ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                    ; On                 ;
; Strict RAM Replacement                                           ; Off                   ; Off                ;
; Allow Synchronous Control Signals                                ; On                    ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                   ; Off                ;
; Auto RAM Block Balancing                                         ; On                    ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                   ; Off                ;
; Auto Resource Sharing                                            ; Off                   ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                   ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                   ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                    ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                   ; Off                ;
; Timing-Driven Synthesis                                          ; On                    ; On                 ;
; Report Parameter Settings                                        ; On                    ; On                 ;
; Report Source Assignments                                        ; On                    ; On                 ;
; Report Connectivity Checks                                       ; On                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                   ; Off                ;
; Synchronization Register Chain Length                            ; 2                     ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation    ; Normal compilation ;
; HDL message level                                                ; Level2                ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                   ; 100                ;
; Clock MUX Protection                                             ; On                    ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                   ; Off                ;
; Block Design Naming                                              ; Auto                  ; Auto               ;
; SDC constraint protection                                        ; Off                   ; Off                ;
; Synthesis Effort                                                 ; Auto                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                   ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                  ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                    ; On                 ;
+------------------------------------------------------------------+-----------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DRAM:DRAM"                                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core1|register:rr"                                                                                                                                                            ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataIn ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core1|register:rc"                                                                                                                                                            ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataIn ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core1|register:rp"                                                                                                                                                            ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataIn ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core1|register:rn"                                                                                                                                                            ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataIn ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core1|register:dr"                                                                                                                                                            ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataIn ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core1"                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ar_out[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_out[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; 0              ; DRAM        ; 8     ; 2048  ; Read/Write ; DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_5vl1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jul 05 13:09:00 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off single_core -c single_core --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file core.v
    Info (12023): Found entity 1: core File: F:/Single_Core/Single_Core/core.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: bus File: F:/Single_Core/Single_Core/bus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: F:/Single_Core/Single_Core/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instr_memory.v
    Info (12023): Found entity 1: instr_memory File: F:/Single_Core/Single_Core/instr_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: F:/Single_Core/Single_Core/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reginc.v
    Info (12023): Found entity 1: reginc File: F:/Single_Core/Single_Core/reginc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: F:/Single_Core/Single_Core/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file acc.v
    Info (12023): Found entity 1: acc File: F:/Single_Core/Single_Core/acc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dram.v
    Info (12023): Found entity 1: DRAM File: F:/Single_Core/Single_Core/DRAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file single_core_processor.v
    Info (12023): Found entity 1: single_core_processor File: F:/Single_Core/Single_Core/single_core_processor.v Line: 1
Info (12127): Elaborating entity "single_core_processor" for the top level hierarchy
Info (12128): Elaborating entity "core" for hierarchy "core:core1" File: F:/Single_Core/Single_Core/single_core_processor.v Line: 23
Info (12128): Elaborating entity "register" for hierarchy "core:core1|register:ar" File: F:/Single_Core/Single_Core/core.v Line: 50
Info (12128): Elaborating entity "register" for hierarchy "core:core1|register:ir" File: F:/Single_Core/Single_Core/core.v Line: 51
Info (12128): Elaborating entity "reginc" for hierarchy "core:core1|reginc:pc" File: F:/Single_Core/Single_Core/core.v Line: 65
Warning (10230): Verilog HDL assignment warning at reginc.v(26): truncated value with size 32 to match size of target (8) File: F:/Single_Core/Single_Core/reginc.v Line: 26
Info (12128): Elaborating entity "acc" for hierarchy "core:core1|acc:ac" File: F:/Single_Core/Single_Core/core.v Line: 66
Info (12128): Elaborating entity "alu" for hierarchy "core:core1|alu:alu" File: F:/Single_Core/Single_Core/core.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at alu.v(14): variable "aluIn1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: F:/Single_Core/Single_Core/alu.v Line: 14
Warning (10235): Verilog HDL Always Construct warning at alu.v(14): variable "aluIn2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: F:/Single_Core/Single_Core/alu.v Line: 14
Warning (10235): Verilog HDL Always Construct warning at alu.v(15): variable "aluIn1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: F:/Single_Core/Single_Core/alu.v Line: 15
Warning (10235): Verilog HDL Always Construct warning at alu.v(15): variable "aluIn2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: F:/Single_Core/Single_Core/alu.v Line: 15
Warning (10235): Verilog HDL Always Construct warning at alu.v(16): variable "aluIn1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: F:/Single_Core/Single_Core/alu.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at alu.v(16): variable "aluIn2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: F:/Single_Core/Single_Core/alu.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at alu.v(19): variable "aluIn1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: F:/Single_Core/Single_Core/alu.v Line: 19
Warning (10270): Verilog HDL Case Statement warning at alu.v(13): incomplete case statement has no default case item File: F:/Single_Core/Single_Core/alu.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at alu.v(11): inferring latch(es) for variable "aluOut", which holds its previous value in one or more paths through the always construct File: F:/Single_Core/Single_Core/alu.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at alu.v(11): inferring latch(es) for variable "z", which holds its previous value in one or more paths through the always construct File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "z" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[0]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[1]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[2]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[3]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[4]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[5]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[6]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[7]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[8]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[9]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[10]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[11]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[12]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[13]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[14]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (10041): Inferred latch for "aluOut[15]" at alu.v(11) File: F:/Single_Core/Single_Core/alu.v Line: 11
Info (12128): Elaborating entity "bus" for hierarchy "core:core1|bus:bus" File: F:/Single_Core/Single_Core/core.v Line: 69
Warning (10270): Verilog HDL Case Statement warning at bus.v(25): incomplete case statement has no default case item File: F:/Single_Core/Single_Core/bus.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at bus.v(22): inferring latch(es) for variable "busIn", which holds its previous value in one or more paths through the always construct File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[0]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[1]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[2]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[3]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[4]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[5]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[6]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[7]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[8]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[9]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[10]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[11]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[12]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[13]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[14]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (10041): Inferred latch for "busIn[15]" at bus.v(22) File: F:/Single_Core/Single_Core/bus.v Line: 22
Info (12128): Elaborating entity "control_unit" for hierarchy "core:core1|control_unit:cu" File: F:/Single_Core/Single_Core/core.v Line: 71
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(87): incomplete case statement has no default case item File: F:/Single_Core/Single_Core/control_unit.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(86): inferring latch(es) for variable "read_IRAM", which holds its previous value in one or more paths through the always construct File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(86): inferring latch(es) for variable "read_en", which holds its previous value in one or more paths through the always construct File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(86): inferring latch(es) for variable "write_en", which holds its previous value in one or more paths through the always construct File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(86): inferring latch(es) for variable "inc_en", which holds its previous value in one or more paths through the always construct File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(86): inferring latch(es) for variable "alu_op", which holds its previous value in one or more paths through the always construct File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(86): inferring latch(es) for variable "next", which holds its previous value in one or more paths through the always construct File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "next[0]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "next[1]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "next[2]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "next[3]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "next[4]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "next[5]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "alu_op[0]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "alu_op[1]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "alu_op[2]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "inc_en[0]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "inc_en[1]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[0]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[1]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[2]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[3]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[4]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[5]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[6]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[7]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[8]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[9]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[10]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[11]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[12]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[13]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[14]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[15]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "write_en[16]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "read_en[0]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "read_en[1]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "read_en[2]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "read_en[3]" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (10041): Inferred latch for "read_IRAM" at control_unit.v(86) File: F:/Single_Core/Single_Core/control_unit.v Line: 86
Info (12128): Elaborating entity "instr_memory" for hierarchy "instr_memory:IRAM" File: F:/Single_Core/Single_Core/single_core_processor.v Line: 25
Warning (10030): Net "ram.data_a" at instr_memory.v(6) has no driver or initial value, using a default initial value '0' File: F:/Single_Core/Single_Core/instr_memory.v Line: 6
Warning (10030): Net "ram.waddr_a" at instr_memory.v(6) has no driver or initial value, using a default initial value '0' File: F:/Single_Core/Single_Core/instr_memory.v Line: 6
Warning (10030): Net "ram.we_a" at instr_memory.v(6) has no driver or initial value, using a default initial value '0' File: F:/Single_Core/Single_Core/instr_memory.v Line: 6
Info (12128): Elaborating entity "DRAM" for hierarchy "DRAM:DRAM" File: F:/Single_Core/Single_Core/single_core_processor.v Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "DRAM:DRAM|altsyncram:altsyncram_component" File: F:/Single_Core/Single_Core/DRAM.v Line: 85
Info (12130): Elaborated megafunction instantiation "DRAM:DRAM|altsyncram:altsyncram_component" File: F:/Single_Core/Single_Core/DRAM.v Line: 85
Info (12133): Instantiated megafunction "DRAM:DRAM|altsyncram:altsyncram_component" with the following parameter: File: F:/Single_Core/Single_Core/DRAM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DRAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5vl1.tdf
    Info (12023): Found entity 1: altsyncram_5vl1 File: F:/Single_Core/Single_Core/db/altsyncram_5vl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5vl1" for hierarchy "DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_5vl1:auto_generated" File: d:/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q7c2.tdf
    Info (12023): Found entity 1: altsyncram_q7c2 File: F:/Single_Core/Single_Core/db/altsyncram_q7c2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q7c2" for hierarchy "DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_5vl1:auto_generated|altsyncram_q7c2:altsyncram1" File: F:/Single_Core/Single_Core/db/altsyncram_5vl1.tdf Line: 36
Warning (113028): 2015 out of 2048 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 3 warnings found, and 3 warnings are reported. File: F:/Single_Core/Single_Core/data.mif Line: 1
    Warning (113026): Memory Initialization File Address 1 is not initialized File: F:/Single_Core/Single_Core/data.mif Line: 1
    Warning (113027): Addresses ranging from 18 to 257 are not initialized File: F:/Single_Core/Single_Core/data.mif Line: 1
    Warning (113027): Addresses ranging from 274 to 2047 are not initialized File: F:/Single_Core/Single_Core/data.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_5vl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: F:/Single_Core/Single_Core/db/altsyncram_5vl1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_5vl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: F:/Single_Core/Single_Core/db/altsyncram_5vl1.tdf Line: 37
Info (12133): Instantiated megafunction "DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_5vl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: F:/Single_Core/Single_Core/db/altsyncram_5vl1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1146241357"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_5vl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_5vl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_5vl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.07.05.13:09:53 Progress: Loading sld4a3d2ccd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4a3d2ccd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/Single_Core/Single_Core/db/ip/sld4a3d2ccd/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/Single_Core/Single_Core/db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/Single_Core/Single_Core/db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/Single_Core/Single_Core/db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/Single_Core/Single_Core/db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/Single_Core/Single_Core/db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/Single_Core/Single_Core/db/ip/sld4a3d2ccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file F:/Single_Core/Single_Core/output_files/single_core.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4823 megabytes
    Info: Processing ended: Mon Jul 05 13:10:20 2021
    Info: Elapsed time: 00:01:20
    Info: Total CPU time (on all processors): 00:02:38


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in F:/Single_Core/Single_Core/output_files/single_core.map.smsg.


