Active-HDL 15.0.260.9131 2025-01-28 13:03:56

Elaboration top modules:
Architecture                  behavior(TB_TX_CAPUTER)


---------------------------------------------------------------------------------------------------------------
Entity            | Architecture | Library            | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------------------------
TB_TX_CAPUTER     | behavior     | output_buffer_tool |      | 15.0.260.9131 (Windows64) | -O3
TX_CAPUTER        | behavior     | output_buffer_tool |      | 15.0.260.9131 (Windows64) | -O3
capture_registers | behavior     | output_buffer_tool |      | 15.0.260.9131 (Windows64) | -O3
---------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
VHDL Package                     | Library            | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------------------------
standard                         | std                |      |                           | <unavailable>
TEXTIO                           | std                |      | 15.0.260.9131 (Windows64) |  -2019
std_logic_1164                   | ieee               |      | 15.0.260.9131 (Windows64) |  -2008
NUMERIC_STD                      | ieee               |      | 15.0.260.9131 (Windows64) |  -2008
VCOMPONENTS                      | unisim             |      | 15.0.260.9131 (Windows64) | -vendor Xilinx -93
fixed_float_types                | ieee               |      | 15.0.260.9131 (Windows64) |  -2008
MATH_REAL                        | ieee               |      | 15.0.260.9131 (Windows64) | <unavailable>
fixed_pkg                        | ieee               |      | 15.0.260.9131 (Windows64) |  -2008
---------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
Library                          | Comment
---------------------------------------------------------------------------------------------------------------
ieee                             | Standard IEEE packages library
output_buffer_tool               | None
std                              | Standard VHDL library
unisim                           | Xilinx ISE 14.7, UNISIM VHDL library
---------------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+tb_tx_caputer tb_tx_caputer behavior


The performance of simulation is reduced. Version PE
