// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_fuse_9x9_1x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        phase,
        h0,
        w0,
        s_f2_i_i_din,
        s_f2_i_i_num_data_valid,
        s_f2_i_i_fifo_cap,
        s_f2_i_i_full_n,
        s_f2_i_i_write,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0,
        phase_c_din,
        phase_c_num_data_valid,
        phase_c_fifo_cap,
        phase_c_full_n,
        phase_c_write,
        h0_c_din,
        h0_c_num_data_valid,
        h0_c_fifo_cap,
        h0_c_full_n,
        h0_c_write,
        w0_c_din,
        w0_c_num_data_valid,
        w0_c_fifo_cap,
        w0_c_full_n,
        w0_c_write,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0
);

parameter    ap_ST_fsm_state1 = 83'd1;
parameter    ap_ST_fsm_state2 = 83'd2;
parameter    ap_ST_fsm_state3 = 83'd4;
parameter    ap_ST_fsm_state4 = 83'd8;
parameter    ap_ST_fsm_state5 = 83'd16;
parameter    ap_ST_fsm_state6 = 83'd32;
parameter    ap_ST_fsm_state7 = 83'd64;
parameter    ap_ST_fsm_state8 = 83'd128;
parameter    ap_ST_fsm_state9 = 83'd256;
parameter    ap_ST_fsm_state10 = 83'd512;
parameter    ap_ST_fsm_state11 = 83'd1024;
parameter    ap_ST_fsm_state12 = 83'd2048;
parameter    ap_ST_fsm_state13 = 83'd4096;
parameter    ap_ST_fsm_state14 = 83'd8192;
parameter    ap_ST_fsm_state15 = 83'd16384;
parameter    ap_ST_fsm_state16 = 83'd32768;
parameter    ap_ST_fsm_state17 = 83'd65536;
parameter    ap_ST_fsm_state18 = 83'd131072;
parameter    ap_ST_fsm_state19 = 83'd262144;
parameter    ap_ST_fsm_state20 = 83'd524288;
parameter    ap_ST_fsm_state21 = 83'd1048576;
parameter    ap_ST_fsm_state22 = 83'd2097152;
parameter    ap_ST_fsm_state23 = 83'd4194304;
parameter    ap_ST_fsm_state24 = 83'd8388608;
parameter    ap_ST_fsm_state25 = 83'd16777216;
parameter    ap_ST_fsm_state26 = 83'd33554432;
parameter    ap_ST_fsm_state27 = 83'd67108864;
parameter    ap_ST_fsm_state28 = 83'd134217728;
parameter    ap_ST_fsm_state29 = 83'd268435456;
parameter    ap_ST_fsm_state30 = 83'd536870912;
parameter    ap_ST_fsm_state31 = 83'd1073741824;
parameter    ap_ST_fsm_state32 = 83'd2147483648;
parameter    ap_ST_fsm_state33 = 83'd4294967296;
parameter    ap_ST_fsm_state34 = 83'd8589934592;
parameter    ap_ST_fsm_state35 = 83'd17179869184;
parameter    ap_ST_fsm_state36 = 83'd34359738368;
parameter    ap_ST_fsm_state37 = 83'd68719476736;
parameter    ap_ST_fsm_state38 = 83'd137438953472;
parameter    ap_ST_fsm_state39 = 83'd274877906944;
parameter    ap_ST_fsm_state40 = 83'd549755813888;
parameter    ap_ST_fsm_state41 = 83'd1099511627776;
parameter    ap_ST_fsm_state42 = 83'd2199023255552;
parameter    ap_ST_fsm_state43 = 83'd4398046511104;
parameter    ap_ST_fsm_state44 = 83'd8796093022208;
parameter    ap_ST_fsm_state45 = 83'd17592186044416;
parameter    ap_ST_fsm_state46 = 83'd35184372088832;
parameter    ap_ST_fsm_state47 = 83'd70368744177664;
parameter    ap_ST_fsm_state48 = 83'd140737488355328;
parameter    ap_ST_fsm_state49 = 83'd281474976710656;
parameter    ap_ST_fsm_state50 = 83'd562949953421312;
parameter    ap_ST_fsm_state51 = 83'd1125899906842624;
parameter    ap_ST_fsm_state52 = 83'd2251799813685248;
parameter    ap_ST_fsm_state53 = 83'd4503599627370496;
parameter    ap_ST_fsm_state54 = 83'd9007199254740992;
parameter    ap_ST_fsm_state55 = 83'd18014398509481984;
parameter    ap_ST_fsm_state56 = 83'd36028797018963968;
parameter    ap_ST_fsm_state57 = 83'd72057594037927936;
parameter    ap_ST_fsm_state58 = 83'd144115188075855872;
parameter    ap_ST_fsm_state59 = 83'd288230376151711744;
parameter    ap_ST_fsm_state60 = 83'd576460752303423488;
parameter    ap_ST_fsm_state61 = 83'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 83'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 83'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 83'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 83'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 83'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 83'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 83'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 83'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 83'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 83'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 83'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 83'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 83'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 83'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 83'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 83'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 83'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 83'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 83'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 83'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 83'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 83'd4835703278458516698824704;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [0:0] phase;
input  [8:0] h0;
input  [8:0] w0;
output  [1023:0] s_f2_i_i_din;
input  [6:0] s_f2_i_i_num_data_valid;
input  [6:0] s_f2_i_i_fifo_cap;
input   s_f2_i_i_full_n;
output   s_f2_i_i_write;
output  [9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0;
output  [9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0;
output  [9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0;
output  [0:0] phase_c_din;
input  [1:0] phase_c_num_data_valid;
input  [1:0] phase_c_fifo_cap;
input   phase_c_full_n;
output   phase_c_write;
output  [8:0] h0_c_din;
input  [1:0] h0_c_num_data_valid;
input  [1:0] h0_c_fifo_cap;
input   h0_c_full_n;
output   h0_c_write;
output  [8:0] w0_c_din;
input  [1:0] w0_c_num_data_valid;
input  [1:0] w0_c_fifo_cap;
input   w0_c_full_n;
output   w0_c_write;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63;
output  [10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
output  [10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
output  [10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg s_f2_i_i_write;
reg phase_c_write;
reg h0_c_write;
reg w0_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [82:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    s_f2_i_i_blk_n;
wire    ap_CS_fsm_state83;
reg    phase_c_blk_n;
reg    h0_c_blk_n;
reg    w0_c_blk_n;
reg    ap_block_state1;
wire   [8:0] select_ln757_cast_fu_1084_p1;
reg   [8:0] select_ln757_cast_reg_2348;
wire   [2:0] select_ln121_fu_1117_p3;
reg   [2:0] select_ln121_reg_2358;
wire    ap_CS_fsm_state4;
wire   [9:0] add_ln86_cast_fu_1513_p1;
reg   [9:0] add_ln86_cast_reg_2811;
wire  signed [17:0] grp_fu_2254_p3;
reg   [17:0] bound_reg_2816;
wire   [16:0] add_ln86_4_fu_1529_p2;
reg   [16:0] add_ln86_4_reg_2824;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln88_fu_1538_p2;
reg   [0:0] icmp_ln88_reg_2829;
wire   [0:0] icmp_ln86_fu_1524_p2;
wire   [9:0] select_ln86_fu_1543_p3;
reg   [9:0] select_ln86_reg_2834;
wire   [8:0] empty_fu_1551_p1;
reg   [8:0] empty_reg_2839;
reg   [0:0] tmp_9_reg_2852;
wire   [9:0] select_ln86_1_fu_1604_p3;
reg   [9:0] select_ln86_1_reg_2862;
wire    ap_CS_fsm_state72;
wire   [5:0] trunc_ln86_fu_1611_p1;
reg   [5:0] trunc_ln86_reg_2867;
reg   [7:0] tmp_19_cast_reg_2872;
wire   [1:0] p_smodpost_i_i_fu_1650_p3;
reg   [1:0] p_smodpost_i_i_reg_2877;
reg   [7:0] tmp_20_cast_reg_2882;
reg   [7:0] tmp_21_cast_reg_2887;
reg   [7:0] tmp_22_cast_reg_2892;
reg   [7:0] tmp_23_cast_reg_2897;
reg   [7:0] tmp_24_cast_reg_2902;
reg   [7:0] tmp_25_cast_reg_2907;
reg   [7:0] tmp_26_cast_reg_2912;
reg   [7:0] udiv_ln_cast_reg_2917;
wire   [6:0] add_ln103_1_fu_1863_p2;
reg   [6:0] add_ln103_1_reg_2925;
wire    ap_CS_fsm_state73;
wire   [5:0] trunc_ln121_fu_1869_p1;
reg   [5:0] trunc_ln121_reg_2930;
wire   [0:0] icmp_ln103_fu_1857_p2;
wire   [10:0] add_ln121_1_fu_1889_p2;
reg   [10:0] add_ln121_1_reg_2935;
wire   [31:0] acc1_fu_1896_p66;
reg   [31:0] acc1_reg_2940;
wire   [31:0] acc1_3_fu_2065_p3;
reg   [31:0] acc1_3_reg_2975;
wire    ap_CS_fsm_state78;
wire   [31:0] f2_q1;
reg   [31:0] f2_load_reg_2980;
wire    ap_CS_fsm_state82;
wire   [31:0] f2_1_q1;
reg   [31:0] f2_1_load_reg_2985;
wire   [31:0] f2_2_q1;
reg   [31:0] f2_2_load_reg_2990;
wire   [31:0] f2_3_q1;
reg   [31:0] f2_3_load_reg_2995;
wire   [31:0] f2_4_q1;
reg   [31:0] f2_4_load_reg_3000;
wire   [31:0] f2_5_q1;
reg   [31:0] f2_5_load_reg_3005;
wire   [31:0] f2_6_q1;
reg   [31:0] f2_6_load_reg_3010;
wire   [31:0] f2_7_q1;
reg   [31:0] f2_7_load_reg_3015;
wire   [31:0] f2_q0;
reg   [31:0] f2_load_1_reg_3020;
wire   [31:0] f2_1_q0;
reg   [31:0] f2_1_load_1_reg_3025;
wire   [31:0] f2_2_q0;
reg   [31:0] f2_2_load_1_reg_3030;
wire   [31:0] f2_3_q0;
reg   [31:0] f2_3_load_1_reg_3035;
wire   [31:0] f2_4_q0;
reg   [31:0] f2_4_load_1_reg_3040;
wire   [31:0] f2_5_q0;
reg   [31:0] f2_5_load_1_reg_3045;
wire   [31:0] f2_6_q0;
reg   [31:0] f2_6_load_1_reg_3050;
wire   [31:0] f2_7_q0;
reg   [31:0] f2_7_load_1_reg_3055;
reg   [1:0] acc2_address0;
reg    acc2_ce0;
reg    acc2_we0;
reg   [31:0] acc2_d0;
wire   [31:0] acc2_q0;
reg    acc2_ce1;
wire   [31:0] acc2_q1;
reg   [1:0] acc2_1_address0;
reg    acc2_1_ce0;
reg    acc2_1_we0;
reg   [31:0] acc2_1_d0;
wire   [31:0] acc2_1_q0;
reg    acc2_1_ce1;
wire   [31:0] acc2_1_q1;
reg   [1:0] acc2_2_address0;
reg    acc2_2_ce0;
reg    acc2_2_we0;
reg   [31:0] acc2_2_d0;
wire   [31:0] acc2_2_q0;
reg    acc2_2_ce1;
wire   [31:0] acc2_2_q1;
reg   [1:0] acc2_3_address0;
reg    acc2_3_ce0;
reg    acc2_3_we0;
reg   [31:0] acc2_3_d0;
wire   [31:0] acc2_3_q0;
reg    acc2_3_ce1;
wire   [31:0] acc2_3_q1;
reg   [1:0] acc2_4_address0;
reg    acc2_4_ce0;
reg    acc2_4_we0;
reg   [31:0] acc2_4_d0;
wire   [31:0] acc2_4_q0;
reg    acc2_4_ce1;
wire   [31:0] acc2_4_q1;
reg   [1:0] acc2_5_address0;
reg    acc2_5_ce0;
reg    acc2_5_we0;
reg   [31:0] acc2_5_d0;
wire   [31:0] acc2_5_q0;
reg    acc2_5_ce1;
wire   [31:0] acc2_5_q1;
reg   [1:0] acc2_6_address0;
reg    acc2_6_ce0;
reg    acc2_6_we0;
reg   [31:0] acc2_6_d0;
wire   [31:0] acc2_6_q0;
reg    acc2_6_ce1;
wire   [31:0] acc2_6_q1;
reg   [1:0] acc2_7_address0;
reg    acc2_7_ce0;
reg    acc2_7_we0;
reg   [31:0] acc2_7_d0;
wire   [31:0] acc2_7_q0;
reg    acc2_7_ce1;
wire   [31:0] acc2_7_q1;
reg   [1:0] f2_address0;
reg    f2_ce0;
reg    f2_we0;
reg   [1:0] f2_address1;
reg    f2_ce1;
reg   [1:0] f2_1_address0;
reg    f2_1_ce0;
reg    f2_1_we0;
reg   [1:0] f2_1_address1;
reg    f2_1_ce1;
reg   [1:0] f2_2_address0;
reg    f2_2_ce0;
reg    f2_2_we0;
reg   [1:0] f2_2_address1;
reg    f2_2_ce1;
reg   [1:0] f2_3_address0;
reg    f2_3_ce0;
reg    f2_3_we0;
reg   [1:0] f2_3_address1;
reg    f2_3_ce1;
reg   [1:0] f2_4_address0;
reg    f2_4_ce0;
reg    f2_4_we0;
reg   [1:0] f2_4_address1;
reg    f2_4_ce1;
reg   [1:0] f2_5_address0;
reg    f2_5_ce0;
reg    f2_5_we0;
reg   [1:0] f2_5_address1;
reg    f2_5_ce1;
reg   [1:0] f2_6_address0;
reg    f2_6_ce0;
reg    f2_6_we0;
reg   [1:0] f2_6_address1;
reg    f2_6_ce1;
reg   [1:0] f2_7_address0;
reg    f2_7_ce0;
reg    f2_7_we0;
reg   [1:0] f2_7_address1;
reg    f2_7_ce1;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_done;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_idle;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_ready;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_address0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_address0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_address0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_address0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_address0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_address0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_address0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_address0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_d0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_done;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_idle;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_ready;
wire   [9:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0;
wire   [9:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0;
wire   [9:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_837_i_i_out;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_837_i_i_out_ap_vld;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_736_i_i_out;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_736_i_i_out_ap_vld;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_635_i_i_out;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_635_i_i_out_ap_vld;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_534_i_i_out;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_534_i_i_out_ap_vld;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_433_i_i_out;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_433_i_i_out_ap_vld;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_332_i_i_out;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_332_i_i_out_ap_vld;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_231_i_i_out;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_231_i_i_out_ap_vld;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_130_i_i_out;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_130_i_i_out_ap_vld;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add5129_i_i_out;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add5129_i_i_out_ap_vld;
wire   [10:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
wire   [10:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
wire   [10:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_din0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_din1;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_opcode;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_ce;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_din0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_din1;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_opcode;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_ce;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_din0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_din1;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_opcode;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_ce;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_din0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_din1;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_ce;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_din0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_din1;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_ce;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_din0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_din1;
wire    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_ce;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_done;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_idle;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_ready;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_ce0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_1_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_1_ce0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_2_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_2_ce0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_3_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_3_ce0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_4_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_4_ce0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_5_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_5_ce0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_6_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_6_ce0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_7_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_7_ce0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_din0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_din1;
wire   [4:0] grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_opcode;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_ce;
wire    grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start;
wire    grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_done;
wire    grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_idle;
wire    grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_ready;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out;
wire    grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out_ap_vld;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_din0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_din1;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_opcode;
wire    grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_ce;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_done;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_idle;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_ready;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_address1;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_ce1;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_address1;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_ce1;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_address1;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_ce1;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_address1;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_ce1;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_address1;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_ce1;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_address1;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_ce1;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_address1;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_ce1;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_ce0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_we0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_d0;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_address1;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_ce1;
wire   [7:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
wire   [7:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
wire   [7:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
wire   [7:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
wire   [7:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
wire   [7:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
wire   [7:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
wire   [7:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_din0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_din1;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_opcode;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_ce;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_din0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_din1;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_opcode;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_ce;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_din0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_din1;
wire   [1:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_opcode;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_ce;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_din0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_din1;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_ce;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_din0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_din1;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_ce;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_din0;
wire   [31:0] grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_din1;
wire    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_ce;
reg   [6:0] c1_reg_857;
wire    ap_CS_fsm_state79;
reg    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start_reg;
wire    ap_CS_fsm_state74;
reg    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start_reg;
wire    ap_CS_fsm_state80;
reg    grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start_reg;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state76;
reg    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start_reg;
reg   [9:0] x0_fu_396;
wire   [9:0] add_ln88_fu_1966_p2;
reg   [9:0] y0_fu_400;
reg   [16:0] indvar_flatten_fu_404;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state81;
reg   [31:0] grp_fu_1015_p0;
reg   [31:0] grp_fu_1015_p1;
wire   [8:0] add_ln754_fu_1020_p2;
wire   [7:0] trunc_ln753_fu_1034_p1;
wire   [0:0] tmp_fu_1026_p3;
wire   [7:0] xor_ln754_fu_1038_p2;
wire   [8:0] add_ln757_fu_1052_p2;
wire   [7:0] trunc_ln756_fu_1066_p1;
wire   [0:0] tmp_8_fu_1058_p3;
wire   [7:0] xor_ln757_fu_1070_p2;
wire   [7:0] select_ln757_fu_1076_p3;
wire   [7:0] select_ln754_fu_1044_p3;
wire   [8:0] add_ln86_3_fu_1092_p2;
wire   [8:0] add_ln86_fu_1508_p2;
wire   [17:0] indvar_flatten_cast_fu_1520_p1;
wire   [0:0] tmp_10_fu_1563_p3;
wire   [9:0] p_cast24_i_i_fu_1571_p3;
wire   [9:0] p_smodpre_i_i_fu_1579_p2;
wire  signed [63:0] grp_fu_1589_p0;
wire   [2:0] grp_fu_1589_p1;
wire   [9:0] add_ln86_2_fu_1598_p2;
wire   [8:0] p_cast22_i_i_fu_1615_p2;
wire   [8:0] mul26_fu_1624_p0;
wire   [10:0] mul26_fu_1624_p1;
wire   [18:0] mul26_fu_1624_p2;
wire   [1:0] grp_fu_1589_p2;
wire   [1:0] empty_83_fu_1640_p1;
wire   [1:0] empty_84_fu_1644_p2;
wire   [8:0] p_cast26_i_i_fu_1657_p2;
wire   [8:0] mul23_fu_1666_p0;
wire   [10:0] mul23_fu_1666_p1;
wire   [18:0] mul23_fu_1666_p2;
wire   [8:0] p_cast27_i_i_fu_1682_p2;
wire   [8:0] mul20_fu_1691_p0;
wire   [10:0] mul20_fu_1691_p1;
wire   [18:0] mul20_fu_1691_p2;
wire   [8:0] p_cast28_i_i_fu_1707_p2;
wire   [8:0] mul17_fu_1716_p0;
wire   [10:0] mul17_fu_1716_p1;
wire   [18:0] mul17_fu_1716_p2;
wire   [8:0] p_cast29_i_i_fu_1732_p2;
wire   [8:0] mul14_fu_1741_p0;
wire   [10:0] mul14_fu_1741_p1;
wire   [18:0] mul14_fu_1741_p2;
wire   [8:0] p_cast30_i_i_fu_1757_p2;
wire   [8:0] mul11_fu_1766_p0;
wire   [10:0] mul11_fu_1766_p1;
wire   [18:0] mul11_fu_1766_p2;
wire   [8:0] p_cast31_i_i_fu_1782_p2;
wire   [8:0] mul8_fu_1791_p0;
wire   [10:0] mul8_fu_1791_p1;
wire   [18:0] mul8_fu_1791_p2;
wire   [8:0] p_cast32_i_i_fu_1807_p2;
wire   [8:0] mul5_fu_1816_p0;
wire   [10:0] mul5_fu_1816_p1;
wire   [18:0] mul5_fu_1816_p2;
wire   [8:0] add_ln103_fu_1832_p2;
wire   [8:0] mul_ln103_fu_1841_p0;
wire   [10:0] mul_ln103_fu_1841_p1;
wire   [18:0] mul_ln103_fu_1841_p2;
wire   [9:0] tmp_s_fu_1877_p3;
wire   [10:0] zext_ln121_15_fu_1885_p1;
wire   [10:0] zext_ln121_fu_1873_p1;
wire   [5:0] acc1_fu_1896_p65;
wire   [31:0] bitcast_ln127_fu_2024_p1;
wire   [7:0] tmp_16_fu_2027_p4;
wire   [22:0] trunc_ln127_fu_2037_p1;
wire   [0:0] icmp_ln127_1_fu_2047_p2;
wire   [0:0] icmp_ln127_fu_2041_p2;
wire   [0:0] or_ln127_fu_2053_p2;
wire   [0:0] grp_fu_1015_p2;
wire   [0:0] and_ln127_fu_2059_p2;
wire   [31:0] bitcast_ln145_31_fu_2181_p1;
wire   [31:0] bitcast_ln145_30_fu_2177_p1;
wire   [31:0] bitcast_ln145_29_fu_2173_p1;
wire   [31:0] bitcast_ln145_28_fu_2169_p1;
wire   [31:0] bitcast_ln145_27_fu_2165_p1;
wire   [31:0] bitcast_ln145_26_fu_2161_p1;
wire   [31:0] bitcast_ln145_25_fu_2157_p1;
wire   [31:0] bitcast_ln145_24_fu_2153_p1;
wire   [31:0] bitcast_ln145_23_fu_2149_p1;
wire   [31:0] bitcast_ln145_22_fu_2145_p1;
wire   [31:0] bitcast_ln145_21_fu_2141_p1;
wire   [31:0] bitcast_ln145_20_fu_2137_p1;
wire   [31:0] bitcast_ln145_19_fu_2133_p1;
wire   [31:0] bitcast_ln145_18_fu_2129_p1;
wire   [31:0] bitcast_ln145_17_fu_2125_p1;
wire   [31:0] bitcast_ln145_16_fu_2121_p1;
wire   [31:0] bitcast_ln145_15_fu_2118_p1;
wire   [31:0] bitcast_ln145_14_fu_2115_p1;
wire   [31:0] bitcast_ln145_13_fu_2112_p1;
wire   [31:0] bitcast_ln145_12_fu_2109_p1;
wire   [31:0] bitcast_ln145_11_fu_2106_p1;
wire   [31:0] bitcast_ln145_10_fu_2103_p1;
wire   [31:0] bitcast_ln145_9_fu_2100_p1;
wire   [31:0] bitcast_ln145_8_fu_2097_p1;
wire   [31:0] bitcast_ln145_7_fu_2094_p1;
wire   [31:0] bitcast_ln145_6_fu_2091_p1;
wire   [31:0] bitcast_ln145_5_fu_2088_p1;
wire   [31:0] bitcast_ln145_4_fu_2085_p1;
wire   [31:0] bitcast_ln145_3_fu_2082_p1;
wire   [31:0] bitcast_ln145_2_fu_2079_p1;
wire   [31:0] bitcast_ln145_1_fu_2076_p1;
wire   [31:0] bitcast_ln145_fu_2073_p1;
wire   [7:0] grp_fu_2254_p0;
wire   [2:0] grp_fu_2254_p1;
wire   [8:0] grp_fu_2254_p2;
reg    grp_fu_1015_ce;
reg   [4:0] grp_fu_1015_opcode;
reg    grp_fu_1589_ap_start;
wire    grp_fu_1589_ap_done;
reg    grp_fu_1589_ce;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_fu_2254_ce;
wire   [31:0] grp_fu_3060_p2;
reg   [31:0] grp_fu_3060_p0;
reg   [31:0] grp_fu_3060_p1;
reg    grp_fu_3060_ce;
wire   [31:0] grp_fu_3064_p2;
reg   [31:0] grp_fu_3064_p0;
reg   [31:0] grp_fu_3064_p1;
reg    grp_fu_3064_ce;
wire   [31:0] grp_fu_3068_p2;
reg   [31:0] grp_fu_3068_p0;
reg   [31:0] grp_fu_3068_p1;
reg    grp_fu_3068_ce;
wire   [31:0] grp_fu_3072_p2;
reg   [31:0] grp_fu_3072_p0;
reg   [31:0] grp_fu_3072_p1;
reg    grp_fu_3072_ce;
wire   [31:0] grp_fu_3076_p2;
reg   [31:0] grp_fu_3076_p0;
reg   [31:0] grp_fu_3076_p1;
reg    grp_fu_3076_ce;
wire   [31:0] grp_fu_3080_p2;
reg   [31:0] grp_fu_3080_p0;
reg   [31:0] grp_fu_3080_p1;
reg    grp_fu_3080_ce;
reg   [82:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
reg    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
reg    ap_ST_fsm_state79_blk;
reg    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
reg    ap_ST_fsm_state83_blk;
wire   [8:0] grp_fu_2254_p00;
wire   [17:0] grp_fu_2254_p20;
wire   [18:0] mul11_fu_1766_p00;
wire   [18:0] mul14_fu_1741_p00;
wire   [18:0] mul17_fu_1716_p00;
wire   [18:0] mul20_fu_1691_p00;
wire   [18:0] mul23_fu_1666_p00;
wire   [18:0] mul26_fu_1624_p00;
wire   [18:0] mul5_fu_1816_p00;
wire   [18:0] mul8_fu_1791_p00;
wire   [18:0] mul_ln103_fu_1841_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 83'd1;
#0 grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start_reg = 1'b0;
#0 grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start_reg = 1'b0;
#0 grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start_reg = 1'b0;
#0 grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start_reg = 1'b0;
#0 grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start_reg = 1'b0;
end

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
acc2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(acc2_address0),
    .ce0(acc2_ce0),
    .we0(acc2_we0),
    .d0(acc2_d0),
    .q0(acc2_q0),
    .address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_address1),
    .ce1(acc2_ce1),
    .q1(acc2_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
acc2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(acc2_1_address0),
    .ce0(acc2_1_ce0),
    .we0(acc2_1_we0),
    .d0(acc2_1_d0),
    .q0(acc2_1_q0),
    .address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_address1),
    .ce1(acc2_1_ce1),
    .q1(acc2_1_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
acc2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(acc2_2_address0),
    .ce0(acc2_2_ce0),
    .we0(acc2_2_we0),
    .d0(acc2_2_d0),
    .q0(acc2_2_q0),
    .address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_address1),
    .ce1(acc2_2_ce1),
    .q1(acc2_2_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
acc2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(acc2_3_address0),
    .ce0(acc2_3_ce0),
    .we0(acc2_3_we0),
    .d0(acc2_3_d0),
    .q0(acc2_3_q0),
    .address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_address1),
    .ce1(acc2_3_ce1),
    .q1(acc2_3_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
acc2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(acc2_4_address0),
    .ce0(acc2_4_ce0),
    .we0(acc2_4_we0),
    .d0(acc2_4_d0),
    .q0(acc2_4_q0),
    .address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_address1),
    .ce1(acc2_4_ce1),
    .q1(acc2_4_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
acc2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(acc2_5_address0),
    .ce0(acc2_5_ce0),
    .we0(acc2_5_we0),
    .d0(acc2_5_d0),
    .q0(acc2_5_q0),
    .address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_address1),
    .ce1(acc2_5_ce1),
    .q1(acc2_5_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
acc2_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(acc2_6_address0),
    .ce0(acc2_6_ce0),
    .we0(acc2_6_we0),
    .d0(acc2_6_d0),
    .q0(acc2_6_q0),
    .address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_address1),
    .ce1(acc2_6_ce1),
    .q1(acc2_6_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
acc2_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(acc2_7_address0),
    .ce0(acc2_7_ce0),
    .we0(acc2_7_we0),
    .d0(acc2_7_d0),
    .q0(acc2_7_q0),
    .address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_address1),
    .ce1(acc2_7_ce1),
    .q1(acc2_7_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
f2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f2_address0),
    .ce0(f2_ce0),
    .we0(f2_we0),
    .d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_d0),
    .q0(f2_q0),
    .address1(f2_address1),
    .ce1(f2_ce1),
    .q1(f2_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
f2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f2_1_address0),
    .ce0(f2_1_ce0),
    .we0(f2_1_we0),
    .d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_d0),
    .q0(f2_1_q0),
    .address1(f2_1_address1),
    .ce1(f2_1_ce1),
    .q1(f2_1_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
f2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f2_2_address0),
    .ce0(f2_2_ce0),
    .we0(f2_2_we0),
    .d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_d0),
    .q0(f2_2_q0),
    .address1(f2_2_address1),
    .ce1(f2_2_ce1),
    .q1(f2_2_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
f2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f2_3_address0),
    .ce0(f2_3_ce0),
    .we0(f2_3_we0),
    .d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_d0),
    .q0(f2_3_q0),
    .address1(f2_3_address1),
    .ce1(f2_3_ce1),
    .q1(f2_3_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
f2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f2_4_address0),
    .ce0(f2_4_ce0),
    .we0(f2_4_we0),
    .d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_d0),
    .q0(f2_4_q0),
    .address1(f2_4_address1),
    .ce1(f2_4_ce1),
    .q1(f2_4_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
f2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f2_5_address0),
    .ce0(f2_5_ce0),
    .we0(f2_5_we0),
    .d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_d0),
    .q0(f2_5_q0),
    .address1(f2_5_address1),
    .ce1(f2_5_ce1),
    .q1(f2_5_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
f2_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f2_6_address0),
    .ce0(f2_6_ce0),
    .we0(f2_6_we0),
    .d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_d0),
    .q0(f2_6_q0),
    .address1(f2_6_address1),
    .ce1(f2_6_ce1),
    .q1(f2_6_q1)
);

srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
f2_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f2_7_address0),
    .ce0(f2_7_ce0),
    .we0(f2_7_we0),
    .d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_d0),
    .q0(f2_7_q0),
    .address1(f2_7_address1),
    .ce1(f2_7_ce1),
    .q1(f2_7_q1)
);

srcnn_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start),
    .ap_done(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_done),
    .ap_idle(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_idle),
    .ap_ready(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_ready),
    .acc2_7_address0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_address0),
    .acc2_7_ce0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_ce0),
    .acc2_7_we0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_we0),
    .acc2_7_d0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_d0),
    .acc2_6_address0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_address0),
    .acc2_6_ce0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_ce0),
    .acc2_6_we0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_we0),
    .acc2_6_d0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_d0),
    .acc2_5_address0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_address0),
    .acc2_5_ce0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_ce0),
    .acc2_5_we0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_we0),
    .acc2_5_d0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_d0),
    .acc2_4_address0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_address0),
    .acc2_4_ce0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_ce0),
    .acc2_4_we0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_we0),
    .acc2_4_d0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_d0),
    .acc2_3_address0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_address0),
    .acc2_3_ce0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_ce0),
    .acc2_3_we0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_we0),
    .acc2_3_d0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_d0),
    .acc2_2_address0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_address0),
    .acc2_2_ce0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_ce0),
    .acc2_2_we0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_we0),
    .acc2_2_d0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_d0),
    .acc2_1_address0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_address0),
    .acc2_1_ce0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_ce0),
    .acc2_1_we0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_we0),
    .acc2_1_d0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_d0),
    .acc2_address0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_address0),
    .acc2_ce0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_ce0),
    .acc2_we0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_we0),
    .acc2_d0(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_62(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_63(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31)
);

srcnn_fuse_9x9_1x1_Pipeline_Conv1_ky grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start),
    .ap_done(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_done),
    .ap_idle(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_idle),
    .ap_ready(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_ready),
    .add_ln121_1(add_ln121_1_reg_2935),
    .trunc_ln86_mid2(trunc_ln86_reg_2867),
    .select_ln121(select_ln121_reg_2358),
    .p_cast7_i_i(tmp_19_cast_reg_2872),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0),
    .p_cast8_i_i(tmp_20_cast_reg_2882),
    .p_cast9_i_i(tmp_21_cast_reg_2887),
    .p_cast10_i_i(tmp_22_cast_reg_2892),
    .p_cast11_i_i(tmp_23_cast_reg_2897),
    .p_cast12_i_i(tmp_24_cast_reg_2902),
    .p_cast13_i_i(tmp_25_cast_reg_2907),
    .p_cast14_i_i(tmp_26_cast_reg_2912),
    .zext_ln103(udiv_ln_cast_reg_2917),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0),
    .p_smodpost_i_i(p_smodpost_i_i_reg_2877),
    .add51_837_i_i_out(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_837_i_i_out),
    .add51_837_i_i_out_ap_vld(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_837_i_i_out_ap_vld),
    .add51_736_i_i_out(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_736_i_i_out),
    .add51_736_i_i_out_ap_vld(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_736_i_i_out_ap_vld),
    .add51_635_i_i_out(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_635_i_i_out),
    .add51_635_i_i_out_ap_vld(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_635_i_i_out_ap_vld),
    .add51_534_i_i_out(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_534_i_i_out),
    .add51_534_i_i_out_ap_vld(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_534_i_i_out_ap_vld),
    .add51_433_i_i_out(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_433_i_i_out),
    .add51_433_i_i_out_ap_vld(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_433_i_i_out_ap_vld),
    .add51_332_i_i_out(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_332_i_i_out),
    .add51_332_i_i_out_ap_vld(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_332_i_i_out_ap_vld),
    .add51_231_i_i_out(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_231_i_i_out),
    .add51_231_i_i_out_ap_vld(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_231_i_i_out_ap_vld),
    .add51_130_i_i_out(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_130_i_i_out),
    .add51_130_i_i_out_ap_vld(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_130_i_i_out_ap_vld),
    .add5129_i_i_out(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add5129_i_i_out),
    .add5129_i_i_out_ap_vld(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add5129_i_i_out_ap_vld),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0),
    .grp_fu_3060_p_din0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_din0),
    .grp_fu_3060_p_din1(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_din1),
    .grp_fu_3060_p_opcode(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_opcode),
    .grp_fu_3060_p_dout0(grp_fu_3060_p2),
    .grp_fu_3060_p_ce(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_ce),
    .grp_fu_3064_p_din0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_din0),
    .grp_fu_3064_p_din1(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_din1),
    .grp_fu_3064_p_opcode(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_opcode),
    .grp_fu_3064_p_dout0(grp_fu_3064_p2),
    .grp_fu_3064_p_ce(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_ce),
    .grp_fu_3068_p_din0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_din0),
    .grp_fu_3068_p_din1(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_din1),
    .grp_fu_3068_p_opcode(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_opcode),
    .grp_fu_3068_p_dout0(grp_fu_3068_p2),
    .grp_fu_3068_p_ce(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_ce),
    .grp_fu_3072_p_din0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_din0),
    .grp_fu_3072_p_din1(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_din1),
    .grp_fu_3072_p_dout0(grp_fu_3072_p2),
    .grp_fu_3072_p_ce(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_ce),
    .grp_fu_3076_p_din0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_din0),
    .grp_fu_3076_p_din1(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_din1),
    .grp_fu_3076_p_dout0(grp_fu_3076_p2),
    .grp_fu_3076_p_ce(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_ce),
    .grp_fu_3080_p_din0(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_din0),
    .grp_fu_3080_p_din1(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_din1),
    .grp_fu_3080_p_dout0(grp_fu_3080_p2),
    .grp_fu_3080_p_ce(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_ce)
);

srcnn_fuse_9x9_1x1_Pipeline_Conv2_ReLU grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start),
    .ap_done(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_done),
    .ap_idle(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_idle),
    .ap_ready(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_ready),
    .f2_7_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_address0),
    .f2_7_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_ce0),
    .f2_7_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_we0),
    .f2_7_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_d0),
    .f2_6_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_address0),
    .f2_6_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_ce0),
    .f2_6_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_we0),
    .f2_6_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_d0),
    .f2_5_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_address0),
    .f2_5_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_ce0),
    .f2_5_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_we0),
    .f2_5_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_d0),
    .f2_4_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_address0),
    .f2_4_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_ce0),
    .f2_4_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_we0),
    .f2_4_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_d0),
    .f2_3_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_address0),
    .f2_3_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_ce0),
    .f2_3_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_we0),
    .f2_3_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_d0),
    .f2_2_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_address0),
    .f2_2_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_ce0),
    .f2_2_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_we0),
    .f2_2_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_d0),
    .f2_1_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_address0),
    .f2_1_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_ce0),
    .f2_1_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_we0),
    .f2_1_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_d0),
    .f2_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_address0),
    .f2_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_ce0),
    .f2_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_we0),
    .f2_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_d0),
    .acc2_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_address0),
    .acc2_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_ce0),
    .acc2_q0(acc2_q0),
    .acc2_1_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_1_address0),
    .acc2_1_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_1_ce0),
    .acc2_1_q0(acc2_1_q0),
    .acc2_2_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_2_address0),
    .acc2_2_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_2_ce0),
    .acc2_2_q0(acc2_2_q0),
    .acc2_3_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_3_address0),
    .acc2_3_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_3_ce0),
    .acc2_3_q0(acc2_3_q0),
    .acc2_4_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_4_address0),
    .acc2_4_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_4_ce0),
    .acc2_4_q0(acc2_4_q0),
    .acc2_5_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_5_address0),
    .acc2_5_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_5_ce0),
    .acc2_5_q0(acc2_5_q0),
    .acc2_6_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_6_address0),
    .acc2_6_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_6_ce0),
    .acc2_6_q0(acc2_6_q0),
    .acc2_7_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_7_address0),
    .acc2_7_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_7_ce0),
    .acc2_7_q0(acc2_7_q0),
    .grp_fu_1015_p_din0(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_din0),
    .grp_fu_1015_p_din1(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_din1),
    .grp_fu_1015_p_opcode(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_opcode),
    .grp_fu_1015_p_dout0(grp_fu_1015_p2),
    .grp_fu_1015_p_ce(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_ce)
);

srcnn_fuse_9x9_1x1_Pipeline_acc1 grp_fuse_9x9_1x1_Pipeline_acc1_fu_970(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start),
    .ap_done(grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_done),
    .ap_idle(grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_idle),
    .ap_ready(grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_ready),
    .acc1(acc1_reg_2940),
    .add5129_i_i_reload(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add5129_i_i_out),
    .add51_130_i_i_reload(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_130_i_i_out),
    .add51_231_i_i_reload(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_231_i_i_out),
    .add51_332_i_i_reload(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_332_i_i_out),
    .add51_433_i_i_reload(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_433_i_i_out),
    .add51_534_i_i_reload(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_534_i_i_out),
    .add51_635_i_i_reload(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_635_i_i_out),
    .add51_736_i_i_reload(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_736_i_i_out),
    .add51_837_i_i_reload(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_837_i_i_out),
    .acc1_2_out(grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out),
    .acc1_2_out_ap_vld(grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out_ap_vld),
    .grp_fu_3060_p_din0(grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_din0),
    .grp_fu_3060_p_din1(grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_din1),
    .grp_fu_3060_p_opcode(grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_opcode),
    .grp_fu_3060_p_dout0(grp_fu_3060_p2),
    .grp_fu_3060_p_ce(grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_ce)
);

srcnn_fuse_9x9_1x1_Pipeline_Conv2_dot32 grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start),
    .ap_done(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_done),
    .ap_idle(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_idle),
    .ap_ready(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_ready),
    .zext_ln103_1(trunc_ln121_reg_2930),
    .acc2_7_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_address0),
    .acc2_7_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_ce0),
    .acc2_7_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_we0),
    .acc2_7_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_d0),
    .acc2_7_address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_address1),
    .acc2_7_ce1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_ce1),
    .acc2_7_q1(acc2_7_q1),
    .acc2_6_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_address0),
    .acc2_6_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_ce0),
    .acc2_6_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_we0),
    .acc2_6_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_d0),
    .acc2_6_address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_address1),
    .acc2_6_ce1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_ce1),
    .acc2_6_q1(acc2_6_q1),
    .acc2_5_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_address0),
    .acc2_5_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_ce0),
    .acc2_5_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_we0),
    .acc2_5_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_d0),
    .acc2_5_address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_address1),
    .acc2_5_ce1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_ce1),
    .acc2_5_q1(acc2_5_q1),
    .acc2_4_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_address0),
    .acc2_4_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_ce0),
    .acc2_4_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_we0),
    .acc2_4_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_d0),
    .acc2_4_address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_address1),
    .acc2_4_ce1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_ce1),
    .acc2_4_q1(acc2_4_q1),
    .acc2_3_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_address0),
    .acc2_3_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_ce0),
    .acc2_3_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_we0),
    .acc2_3_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_d0),
    .acc2_3_address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_address1),
    .acc2_3_ce1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_ce1),
    .acc2_3_q1(acc2_3_q1),
    .acc2_2_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_address0),
    .acc2_2_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_ce0),
    .acc2_2_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_we0),
    .acc2_2_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_d0),
    .acc2_2_address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_address1),
    .acc2_2_ce1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_ce1),
    .acc2_2_q1(acc2_2_q1),
    .acc2_1_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_address0),
    .acc2_1_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_ce0),
    .acc2_1_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_we0),
    .acc2_1_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_d0),
    .acc2_1_address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_address1),
    .acc2_1_ce1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_ce1),
    .acc2_1_q1(acc2_1_q1),
    .acc2_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_address0),
    .acc2_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_ce0),
    .acc2_we0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_we0),
    .acc2_d0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_d0),
    .acc2_address1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_address1),
    .acc2_ce1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_ce1),
    .acc2_q1(acc2_q1),
    .acc1_1(acc1_3_reg_2975),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0),
    .grp_fu_3060_p_din0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_din0),
    .grp_fu_3060_p_din1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_din1),
    .grp_fu_3060_p_opcode(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_opcode),
    .grp_fu_3060_p_dout0(grp_fu_3060_p2),
    .grp_fu_3060_p_ce(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_ce),
    .grp_fu_3064_p_din0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_din0),
    .grp_fu_3064_p_din1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_din1),
    .grp_fu_3064_p_opcode(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_opcode),
    .grp_fu_3064_p_dout0(grp_fu_3064_p2),
    .grp_fu_3064_p_ce(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_ce),
    .grp_fu_3068_p_din0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_din0),
    .grp_fu_3068_p_din1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_din1),
    .grp_fu_3068_p_opcode(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_opcode),
    .grp_fu_3068_p_dout0(grp_fu_3068_p2),
    .grp_fu_3068_p_ce(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_ce),
    .grp_fu_3072_p_din0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_din0),
    .grp_fu_3072_p_din1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_din1),
    .grp_fu_3072_p_dout0(grp_fu_3072_p2),
    .grp_fu_3072_p_ce(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_ce),
    .grp_fu_3076_p_din0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_din0),
    .grp_fu_3076_p_din1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_din1),
    .grp_fu_3076_p_dout0(grp_fu_3076_p2),
    .grp_fu_3076_p_ce(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_ce),
    .grp_fu_3080_p_din0(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_din0),
    .grp_fu_3080_p_din1(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_din1),
    .grp_fu_3080_p_dout0(grp_fu_3080_p2),
    .grp_fu_3080_p_ce(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_ce)
);

srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U421(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1015_p0),
    .din1(grp_fu_1015_p1),
    .ce(grp_fu_1015_ce),
    .opcode(grp_fu_1015_opcode),
    .dout(grp_fu_1015_p2)
);

srcnn_urem_64s_3ns_2_68_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 68 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_64s_3ns_2_68_seq_1_U422(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1589_ap_start),
    .done(grp_fu_1589_ap_done),
    .din0(grp_fu_1589_p0),
    .din1(grp_fu_1589_p1),
    .ce(grp_fu_1589_ce),
    .dout(grp_fu_1589_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U423(
    .din0(mul26_fu_1624_p0),
    .din1(mul26_fu_1624_p1),
    .dout(mul26_fu_1624_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U424(
    .din0(mul23_fu_1666_p0),
    .din1(mul23_fu_1666_p1),
    .dout(mul23_fu_1666_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U425(
    .din0(mul20_fu_1691_p0),
    .din1(mul20_fu_1691_p1),
    .dout(mul20_fu_1691_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U426(
    .din0(mul17_fu_1716_p0),
    .din1(mul17_fu_1716_p1),
    .dout(mul17_fu_1716_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U427(
    .din0(mul14_fu_1741_p0),
    .din1(mul14_fu_1741_p1),
    .dout(mul14_fu_1741_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U428(
    .din0(mul11_fu_1766_p0),
    .din1(mul11_fu_1766_p1),
    .dout(mul11_fu_1766_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U429(
    .din0(mul8_fu_1791_p0),
    .din1(mul8_fu_1791_p1),
    .dout(mul8_fu_1791_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U430(
    .din0(mul5_fu_1816_p0),
    .din1(mul5_fu_1816_p1),
    .dout(mul5_fu_1816_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U431(
    .din0(mul_ln103_fu_1841_p0),
    .din1(mul_ln103_fu_1841_p1),
    .dout(mul_ln103_fu_1841_p2)
);

srcnn_mux_64_6_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mux_64_6_32_1_1_U432(
    .din0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34),
    .din1(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33),
    .din2(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32),
    .din3(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31),
    .din4(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30),
    .din5(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29),
    .din6(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28),
    .din7(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27),
    .din8(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26),
    .din9(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25),
    .din10(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10),
    .din11(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11),
    .din12(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12),
    .din13(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13),
    .din14(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14),
    .din15(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15),
    .din16(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16),
    .din17(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17),
    .din18(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18),
    .din19(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19),
    .din20(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20),
    .din21(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21),
    .din22(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22),
    .din23(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23),
    .din24(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24),
    .din25(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25),
    .din26(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26),
    .din27(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27),
    .din28(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28),
    .din29(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29),
    .din30(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30),
    .din31(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31),
    .din32(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32),
    .din33(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33),
    .din34(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34),
    .din35(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35),
    .din36(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36),
    .din37(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37),
    .din38(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38),
    .din39(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39),
    .din40(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40),
    .din41(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41),
    .din42(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42),
    .din43(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43),
    .din44(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44),
    .din45(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45),
    .din46(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46),
    .din47(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47),
    .din48(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48),
    .din49(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49),
    .din50(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50),
    .din51(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51),
    .din52(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52),
    .din53(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53),
    .din54(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54),
    .din55(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55),
    .din56(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56),
    .din57(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57),
    .din58(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58),
    .din59(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59),
    .din60(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60),
    .din61(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61),
    .din62(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62),
    .din63(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63),
    .din64(acc1_fu_1896_p65),
    .dout(acc1_fu_1896_p66)
);

srcnn_am_addmul_8ns_3ns_9ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
am_addmul_8ns_3ns_9ns_18_4_1_U433(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2254_p0),
    .din1(grp_fu_2254_p1),
    .din2(grp_fu_2254_p2),
    .ce(grp_fu_2254_ce),
    .dout(grp_fu_2254_p3)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U434(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3060_p0),
    .din1(grp_fu_3060_p1),
    .ce(grp_fu_3060_ce),
    .dout(grp_fu_3060_p2)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U435(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3064_p0),
    .din1(grp_fu_3064_p1),
    .ce(grp_fu_3064_ce),
    .dout(grp_fu_3064_p2)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U436(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3068_p0),
    .din1(grp_fu_3068_p1),
    .ce(grp_fu_3068_ce),
    .dout(grp_fu_3068_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U437(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3072_p0),
    .din1(grp_fu_3072_p1),
    .ce(grp_fu_3072_ce),
    .dout(grp_fu_3072_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U438(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3076_p0),
    .din1(grp_fu_3076_p1),
    .ce(grp_fu_3076_ce),
    .dout(grp_fu_3076_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U439(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3080_p0),
    .din1(grp_fu_3080_p1),
    .ce(grp_fu_3080_ce),
    .dout(grp_fu_3080_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln86_fu_1524_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln103_fu_1857_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state73))) begin
            grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start_reg <= 1'b1;
        end else if ((grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_ready == 1'b1)) begin
            grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln103_fu_1857_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state73))) begin
            grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start_reg <= 1'b1;
        end else if ((grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_ready == 1'b1)) begin
            grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state78)) begin
            grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start_reg <= 1'b1;
        end else if ((grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_ready == 1'b1)) begin
            grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln86_fu_1524_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start_reg <= 1'b1;
        end else if ((grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_ready == 1'b1)) begin
            grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state75)) begin
            grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start_reg <= 1'b1;
        end else if ((grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_ready == 1'b1)) begin
            grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state79))) begin
        c1_reg_857 <= add_ln103_1_reg_2925;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        c1_reg_857 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (w0_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (phase_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_404 <= 17'd0;
    end else if (((icmp_ln103_fu_1857_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state73))) begin
        indvar_flatten_fu_404 <= add_ln86_4_reg_2824;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (w0_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (phase_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        x0_fu_396 <= 10'd1022;
    end else if (((icmp_ln103_fu_1857_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state73))) begin
        x0_fu_396 <= add_ln88_fu_1966_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (w0_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (phase_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        y0_fu_400 <= 10'd1022;
    end else if (((icmp_ln103_fu_1857_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state73))) begin
        y0_fu_400 <= select_ln86_1_reg_2862;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        acc1_3_reg_2975 <= acc1_3_fu_2065_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln103_fu_1857_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state73))) begin
        acc1_reg_2940 <= acc1_fu_1896_p66;
        add_ln121_1_reg_2935 <= add_ln121_1_fu_1889_p2;
        trunc_ln121_reg_2930 <= trunc_ln121_fu_1869_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        add_ln103_1_reg_2925 <= add_ln103_1_fu_1863_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln86_4_reg_2824 <= add_ln86_4_fu_1529_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln86_cast_reg_2811[8 : 0] <= add_ln86_cast_fu_1513_p1[8 : 0];
        bound_reg_2816 <= grp_fu_2254_p3;
        select_ln121_reg_2358[2] <= select_ln121_fu_1117_p3[2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln86_fu_1524_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        empty_reg_2839 <= empty_fu_1551_p1;
        icmp_ln88_reg_2829 <= icmp_ln88_fu_1538_p2;
        select_ln86_reg_2834 <= select_ln86_fu_1543_p3;
        tmp_9_reg_2852 <= select_ln86_fu_1543_p3[32'd9];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_1_load_1_reg_3025 <= f2_1_q0;
        f2_1_load_reg_2985 <= f2_1_q1;
        f2_2_load_1_reg_3030 <= f2_2_q0;
        f2_2_load_reg_2990 <= f2_2_q1;
        f2_3_load_1_reg_3035 <= f2_3_q0;
        f2_3_load_reg_2995 <= f2_3_q1;
        f2_4_load_1_reg_3040 <= f2_4_q0;
        f2_4_load_reg_3000 <= f2_4_q1;
        f2_5_load_1_reg_3045 <= f2_5_q0;
        f2_5_load_reg_3005 <= f2_5_q1;
        f2_6_load_1_reg_3050 <= f2_6_q0;
        f2_6_load_reg_3010 <= f2_6_q1;
        f2_7_load_1_reg_3055 <= f2_7_q0;
        f2_7_load_reg_3015 <= f2_7_q1;
        f2_load_1_reg_3020 <= f2_q0;
        f2_load_reg_2980 <= f2_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        p_smodpost_i_i_reg_2877 <= p_smodpost_i_i_fu_1650_p3;
        select_ln86_1_reg_2862 <= select_ln86_1_fu_1604_p3;
        tmp_19_cast_reg_2872 <= {{mul26_fu_1624_p2[18:11]}};
        tmp_20_cast_reg_2882 <= {{mul23_fu_1666_p2[18:11]}};
        tmp_21_cast_reg_2887 <= {{mul20_fu_1691_p2[18:11]}};
        tmp_22_cast_reg_2892 <= {{mul17_fu_1716_p2[18:11]}};
        tmp_23_cast_reg_2897 <= {{mul14_fu_1741_p2[18:11]}};
        tmp_24_cast_reg_2902 <= {{mul11_fu_1766_p2[18:11]}};
        tmp_25_cast_reg_2907 <= {{mul8_fu_1791_p2[18:11]}};
        tmp_26_cast_reg_2912 <= {{mul5_fu_1816_p2[18:11]}};
        trunc_ln86_reg_2867 <= trunc_ln86_fu_1611_p1;
        udiv_ln_cast_reg_2917 <= {{mul_ln103_fu_1841_p2[18:11]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (w0_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (phase_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        select_ln757_cast_reg_2348[7 : 0] <= select_ln757_cast_fu_1084_p1[7 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_1_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_1_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_1_address0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_address0;
    end else begin
        acc2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_1_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_1_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_1_ce0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_ce0;
    end else begin
        acc2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_1_ce1 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_ce1;
    end else begin
        acc2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_1_d0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_1_d0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_d0;
    end else begin
        acc2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_1_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_1_we0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_we0;
    end else begin
        acc2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_2_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_2_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_2_address0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_address0;
    end else begin
        acc2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_2_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_2_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_2_ce0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_ce0;
    end else begin
        acc2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_2_ce1 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_ce1;
    end else begin
        acc2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_2_d0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_2_d0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_d0;
    end else begin
        acc2_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_2_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_2_we0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_we0;
    end else begin
        acc2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_3_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_3_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_3_address0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_address0;
    end else begin
        acc2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_3_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_3_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_3_ce0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_ce0;
    end else begin
        acc2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_3_ce1 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_ce1;
    end else begin
        acc2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_3_d0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_3_d0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_d0;
    end else begin
        acc2_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_3_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_3_we0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_we0;
    end else begin
        acc2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_4_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_4_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_4_address0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_address0;
    end else begin
        acc2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_4_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_4_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_4_ce0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_ce0;
    end else begin
        acc2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_4_ce1 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_ce1;
    end else begin
        acc2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_4_d0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_4_d0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_d0;
    end else begin
        acc2_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_4_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_4_we0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_we0;
    end else begin
        acc2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_5_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_5_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_5_address0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_address0;
    end else begin
        acc2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_5_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_5_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_5_ce0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_ce0;
    end else begin
        acc2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_5_ce1 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_ce1;
    end else begin
        acc2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_5_d0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_5_d0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_d0;
    end else begin
        acc2_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_5_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_5_we0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_we0;
    end else begin
        acc2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_6_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_6_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_6_address0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_address0;
    end else begin
        acc2_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_6_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_6_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_6_ce0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_ce0;
    end else begin
        acc2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_6_ce1 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_ce1;
    end else begin
        acc2_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_6_d0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_6_d0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_d0;
    end else begin
        acc2_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_6_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_6_we0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_we0;
    end else begin
        acc2_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_7_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_7_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_7_address0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_address0;
    end else begin
        acc2_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_7_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_7_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_7_ce0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_ce0;
    end else begin
        acc2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_7_ce1 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_ce1;
    end else begin
        acc2_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_7_d0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_7_d0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_d0;
    end else begin
        acc2_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_7_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_7_we0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_we0;
    end else begin
        acc2_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_address0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_address0;
    end else begin
        acc2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc2_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_ce0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_ce0;
    end else begin
        acc2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_ce1 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_ce1;
    end else begin
        acc2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_d0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_d0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_d0;
    end else begin
        acc2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        acc2_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        acc2_we0 = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_we0;
    end else begin
        acc2_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (w0_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (phase_c_full_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

always @ (*) begin
    if ((grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if ((grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_done == 1'b0)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

assign ap_ST_fsm_state75_blk = 1'b0;

always @ (*) begin
    if ((grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_done == 1'b0)) begin
        ap_ST_fsm_state76_blk = 1'b1;
    end else begin
        ap_ST_fsm_state76_blk = 1'b0;
    end
end

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

always @ (*) begin
    if ((grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_done == 1'b0)) begin
        ap_ST_fsm_state79_blk = 1'b1;
    end else begin
        ap_ST_fsm_state79_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_done == 1'b0)) begin
        ap_ST_fsm_state80_blk = 1'b1;
    end else begin
        ap_ST_fsm_state80_blk = 1'b0;
    end
end

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

always @ (*) begin
    if ((s_f2_i_i_full_n == 1'b0)) begin
        ap_ST_fsm_state83_blk = 1'b1;
    end else begin
        ap_ST_fsm_state83_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln86_fu_1524_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln86_fu_1524_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_1_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_address0;
    end else begin
        f2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_1_address1 = 64'd0;
    end else begin
        f2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_1_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_ce0;
    end else begin
        f2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_1_ce1 = 1'b1;
    end else begin
        f2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_1_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_we0;
    end else begin
        f2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_2_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_2_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_2_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_address0;
    end else begin
        f2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_2_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_2_address1 = 64'd0;
    end else begin
        f2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_2_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_ce0;
    end else begin
        f2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_2_ce1 = 1'b1;
    end else begin
        f2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_2_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_we0;
    end else begin
        f2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_3_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_3_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_3_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_address0;
    end else begin
        f2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_3_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_3_address1 = 64'd0;
    end else begin
        f2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_3_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_ce0;
    end else begin
        f2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_3_ce1 = 1'b1;
    end else begin
        f2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_3_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_we0;
    end else begin
        f2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_4_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_4_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_4_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_address0;
    end else begin
        f2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_4_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_4_address1 = 64'd0;
    end else begin
        f2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_4_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_ce0;
    end else begin
        f2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_4_ce1 = 1'b1;
    end else begin
        f2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_4_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_we0;
    end else begin
        f2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_5_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_5_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_5_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_address0;
    end else begin
        f2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_5_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_5_address1 = 64'd0;
    end else begin
        f2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_5_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_ce0;
    end else begin
        f2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_5_ce1 = 1'b1;
    end else begin
        f2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_5_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_we0;
    end else begin
        f2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_6_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_6_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_6_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_address0;
    end else begin
        f2_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_6_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_6_address1 = 64'd0;
    end else begin
        f2_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_6_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_ce0;
    end else begin
        f2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_6_ce1 = 1'b1;
    end else begin
        f2_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_6_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_we0;
    end else begin
        f2_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_7_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_7_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_7_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_address0;
    end else begin
        f2_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_7_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_7_address1 = 64'd0;
    end else begin
        f2_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_7_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_ce0;
    end else begin
        f2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_7_ce1 = 1'b1;
    end else begin
        f2_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_7_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_we0;
    end else begin
        f2_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_address0;
    end else begin
        f2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        f2_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        f2_address1 = 64'd0;
    end else begin
        f2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_ce0;
    end else begin
        f2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        f2_ce1 = 1'b1;
    end else begin
        f2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        f2_we0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_we0;
    end else begin
        f2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_fu_1015_ce = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_ce;
    end else begin
        grp_fu_1015_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_fu_1015_opcode = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        grp_fu_1015_opcode = 5'd4;
    end else begin
        grp_fu_1015_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_fu_1015_p0 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        grp_fu_1015_p0 = grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out;
    end else begin
        grp_fu_1015_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_fu_1015_p1 = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        grp_fu_1015_p1 = 32'd0;
    end else begin
        grp_fu_1015_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln86_fu_1524_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        grp_fu_1589_ap_start = 1'b1;
    end else begin
        grp_fu_1589_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state79))) begin
        grp_fu_1589_ce = 1'b0;
    end else begin
        grp_fu_1589_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (w0_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (phase_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_2254_ce = 1'b1;
    end else begin
        grp_fu_2254_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3060_ce = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_3060_ce = grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3060_ce = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_ce;
    end else begin
        grp_fu_3060_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3060_p0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_3060_p0 = grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3060_p0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_din0;
    end else begin
        grp_fu_3060_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3060_p1 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_3060_p1 = grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3060_p1 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_din1;
    end else begin
        grp_fu_3060_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3064_ce = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3064_ce = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_ce;
    end else begin
        grp_fu_3064_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3064_p0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3064_p0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_din0;
    end else begin
        grp_fu_3064_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3064_p1 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3064_p1 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_din1;
    end else begin
        grp_fu_3064_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3068_ce = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3068_ce = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_ce;
    end else begin
        grp_fu_3068_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3068_p0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3068_p0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_din0;
    end else begin
        grp_fu_3068_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3068_p1 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3068_p1 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_din1;
    end else begin
        grp_fu_3068_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3072_ce = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3072_ce = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_ce;
    end else begin
        grp_fu_3072_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3072_p0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3072_p0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_din0;
    end else begin
        grp_fu_3072_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3072_p1 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3072_p1 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_din1;
    end else begin
        grp_fu_3072_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3076_ce = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3076_ce = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_ce;
    end else begin
        grp_fu_3076_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3076_p0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3076_p0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_din0;
    end else begin
        grp_fu_3076_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3076_p1 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3076_p1 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_din1;
    end else begin
        grp_fu_3076_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3080_ce = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3080_ce = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_ce;
    end else begin
        grp_fu_3080_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3080_p0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3080_p0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_din0;
    end else begin
        grp_fu_3080_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_3080_p1 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_3080_p1 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_din1;
    end else begin
        grp_fu_3080_p1 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        h0_c_blk_n = h0_c_full_n;
    end else begin
        h0_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (w0_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (phase_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        h0_c_write = 1'b1;
    end else begin
        h0_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        phase_c_blk_n = phase_c_full_n;
    end else begin
        phase_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (w0_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (phase_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        phase_c_write = 1'b1;
    end else begin
        phase_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        s_f2_i_i_blk_n = s_f2_i_i_full_n;
    end else begin
        s_f2_i_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) & (s_f2_i_i_full_n == 1'b1))) begin
        s_f2_i_i_write = 1'b1;
    end else begin
        s_f2_i_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        w0_c_blk_n = w0_c_full_n;
    end else begin
        w0_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (w0_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (phase_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        w0_c_write = 1'b1;
    end else begin
        w0_c_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (w0_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (phase_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln86_fu_1524_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((icmp_ln103_fu_1857_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state74 : begin
            if (((grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            if (((grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            if (((grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state80 : begin
            if (((grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state80))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            if (((1'b1 == ap_CS_fsm_state83) & (s_f2_i_i_full_n == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc1_3_fu_2065_p3 = ((and_ln127_fu_2059_p2[0:0] == 1'b1) ? 32'd0 : grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out);

assign acc1_fu_1896_p65 = c1_reg_857[5:0];

assign add_ln103_1_fu_1863_p2 = (c1_reg_857 + 7'd1);

assign add_ln103_fu_1832_p2 = (empty_reg_2839 + 9'd10);

assign add_ln121_1_fu_1889_p2 = (zext_ln121_15_fu_1885_p1 + zext_ln121_fu_1873_p1);

assign add_ln754_fu_1020_p2 = (h0 + 9'd16);

assign add_ln757_fu_1052_p2 = (w0 + 9'd16);

assign add_ln86_2_fu_1598_p2 = (y0_fu_400 + 10'd1);

assign add_ln86_3_fu_1092_p2 = (select_ln757_cast_fu_1084_p1 + 9'd4);

assign add_ln86_4_fu_1529_p2 = (indvar_flatten_fu_404 + 17'd1);

assign add_ln86_cast_fu_1513_p1 = add_ln86_fu_1508_p2;

assign add_ln86_fu_1508_p2 = (select_ln757_cast_reg_2348 + 9'd2);

assign add_ln88_fu_1966_p2 = (select_ln86_reg_2834 + 10'd1);

assign and_ln127_fu_2059_p2 = (or_ln127_fu_2053_p2 & grp_fu_1015_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (w0_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (phase_c_full_n == 1'b0));
end

assign bitcast_ln127_fu_2024_p1 = grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out;

assign bitcast_ln145_10_fu_2103_p1 = f2_2_load_1_reg_3030;

assign bitcast_ln145_11_fu_2106_p1 = f2_3_load_1_reg_3035;

assign bitcast_ln145_12_fu_2109_p1 = f2_4_load_1_reg_3040;

assign bitcast_ln145_13_fu_2112_p1 = f2_5_load_1_reg_3045;

assign bitcast_ln145_14_fu_2115_p1 = f2_6_load_1_reg_3050;

assign bitcast_ln145_15_fu_2118_p1 = f2_7_load_1_reg_3055;

assign bitcast_ln145_16_fu_2121_p1 = f2_q1;

assign bitcast_ln145_17_fu_2125_p1 = f2_1_q1;

assign bitcast_ln145_18_fu_2129_p1 = f2_2_q1;

assign bitcast_ln145_19_fu_2133_p1 = f2_3_q1;

assign bitcast_ln145_1_fu_2076_p1 = f2_1_load_reg_2985;

assign bitcast_ln145_20_fu_2137_p1 = f2_4_q1;

assign bitcast_ln145_21_fu_2141_p1 = f2_5_q1;

assign bitcast_ln145_22_fu_2145_p1 = f2_6_q1;

assign bitcast_ln145_23_fu_2149_p1 = f2_7_q1;

assign bitcast_ln145_24_fu_2153_p1 = f2_q0;

assign bitcast_ln145_25_fu_2157_p1 = f2_1_q0;

assign bitcast_ln145_26_fu_2161_p1 = f2_2_q0;

assign bitcast_ln145_27_fu_2165_p1 = f2_3_q0;

assign bitcast_ln145_28_fu_2169_p1 = f2_4_q0;

assign bitcast_ln145_29_fu_2173_p1 = f2_5_q0;

assign bitcast_ln145_2_fu_2079_p1 = f2_2_load_reg_2990;

assign bitcast_ln145_30_fu_2177_p1 = f2_6_q0;

assign bitcast_ln145_31_fu_2181_p1 = f2_7_q0;

assign bitcast_ln145_3_fu_2082_p1 = f2_3_load_reg_2995;

assign bitcast_ln145_4_fu_2085_p1 = f2_4_load_reg_3000;

assign bitcast_ln145_5_fu_2088_p1 = f2_5_load_reg_3005;

assign bitcast_ln145_6_fu_2091_p1 = f2_6_load_reg_3010;

assign bitcast_ln145_7_fu_2094_p1 = f2_7_load_reg_3015;

assign bitcast_ln145_8_fu_2097_p1 = f2_load_1_reg_3020;

assign bitcast_ln145_9_fu_2100_p1 = f2_1_load_1_reg_3025;

assign bitcast_ln145_fu_2073_p1 = f2_load_reg_2980;

assign empty_83_fu_1640_p1 = grp_fu_1589_p2[1:0];

assign empty_84_fu_1644_p2 = ($signed(2'd2) - $signed(empty_83_fu_1640_p1));

assign empty_fu_1551_p1 = select_ln86_fu_1543_p3[8:0];

assign grp_fu_1589_p0 = $signed(p_smodpre_i_i_fu_1579_p2);

assign grp_fu_1589_p1 = 64'd3;

assign grp_fu_2254_p0 = grp_fu_2254_p00;

assign grp_fu_2254_p00 = select_ln754_fu_1044_p3;

assign grp_fu_2254_p1 = 9'd4;

assign grp_fu_2254_p2 = grp_fu_2254_p20;

assign grp_fu_2254_p20 = add_ln86_3_fu_1092_p2;

assign grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start_reg;

assign grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start = grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start_reg;

assign grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start_reg;

assign grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start = grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start_reg;

assign grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start = grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start_reg;

assign h0_c_din = h0;

assign icmp_ln103_fu_1857_p2 = ((c1_reg_857 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln127_1_fu_2047_p2 = ((trunc_ln127_fu_2037_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_2041_p2 = ((tmp_16_fu_2027_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_1524_p2 = ((indvar_flatten_cast_fu_1520_p1 == bound_reg_2816) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_1538_p2 = ((x0_fu_396 == add_ln86_cast_reg_2811) ? 1'b1 : 1'b0);

assign indvar_flatten_cast_fu_1520_p1 = indvar_flatten_fu_404;

assign mul11_fu_1766_p0 = mul11_fu_1766_p00;

assign mul11_fu_1766_p00 = p_cast30_i_i_fu_1757_p2;

assign mul11_fu_1766_p1 = 19'd683;

assign mul14_fu_1741_p0 = mul14_fu_1741_p00;

assign mul14_fu_1741_p00 = p_cast29_i_i_fu_1732_p2;

assign mul14_fu_1741_p1 = 19'd683;

assign mul17_fu_1716_p0 = mul17_fu_1716_p00;

assign mul17_fu_1716_p00 = p_cast28_i_i_fu_1707_p2;

assign mul17_fu_1716_p1 = 19'd683;

assign mul20_fu_1691_p0 = mul20_fu_1691_p00;

assign mul20_fu_1691_p00 = p_cast27_i_i_fu_1682_p2;

assign mul20_fu_1691_p1 = 19'd683;

assign mul23_fu_1666_p0 = mul23_fu_1666_p00;

assign mul23_fu_1666_p00 = p_cast26_i_i_fu_1657_p2;

assign mul23_fu_1666_p1 = 19'd683;

assign mul26_fu_1624_p0 = mul26_fu_1624_p00;

assign mul26_fu_1624_p00 = p_cast22_i_i_fu_1615_p2;

assign mul26_fu_1624_p1 = 19'd683;

assign mul5_fu_1816_p0 = mul5_fu_1816_p00;

assign mul5_fu_1816_p00 = p_cast32_i_i_fu_1807_p2;

assign mul5_fu_1816_p1 = 19'd683;

assign mul8_fu_1791_p0 = mul8_fu_1791_p00;

assign mul8_fu_1791_p00 = p_cast31_i_i_fu_1782_p2;

assign mul8_fu_1791_p1 = 19'd683;

assign mul_ln103_fu_1841_p0 = mul_ln103_fu_1841_p00;

assign mul_ln103_fu_1841_p00 = add_ln103_fu_1832_p2;

assign mul_ln103_fu_1841_p1 = 19'd683;

assign or_ln127_fu_2053_p2 = (icmp_ln127_fu_2041_p2 | icmp_ln127_1_fu_2047_p2);

assign p_cast22_i_i_fu_1615_p2 = (empty_reg_2839 + 9'd2);

assign p_cast24_i_i_fu_1571_p3 = ((tmp_10_fu_1563_p3[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign p_cast26_i_i_fu_1657_p2 = (empty_reg_2839 + 9'd3);

assign p_cast27_i_i_fu_1682_p2 = (empty_reg_2839 + 9'd4);

assign p_cast28_i_i_fu_1707_p2 = (empty_reg_2839 + 9'd5);

assign p_cast29_i_i_fu_1732_p2 = (empty_reg_2839 + 9'd6);

assign p_cast30_i_i_fu_1757_p2 = (empty_reg_2839 + 9'd7);

assign p_cast31_i_i_fu_1782_p2 = (empty_reg_2839 + 9'd8);

assign p_cast32_i_i_fu_1807_p2 = (empty_reg_2839 + 9'd9);

assign p_smodpost_i_i_fu_1650_p3 = ((tmp_9_reg_2852[0:0] == 1'b1) ? empty_84_fu_1644_p2 : empty_83_fu_1640_p1);

assign p_smodpre_i_i_fu_1579_p2 = (select_ln86_fu_1543_p3 ^ p_cast24_i_i_fu_1571_p3);

assign phase_c_din = phase;

assign s_f2_i_i_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{bitcast_ln145_31_fu_2181_p1}, {bitcast_ln145_30_fu_2177_p1}}, {bitcast_ln145_29_fu_2173_p1}}, {bitcast_ln145_28_fu_2169_p1}}, {bitcast_ln145_27_fu_2165_p1}}, {bitcast_ln145_26_fu_2161_p1}}, {bitcast_ln145_25_fu_2157_p1}}, {bitcast_ln145_24_fu_2153_p1}}, {bitcast_ln145_23_fu_2149_p1}}, {bitcast_ln145_22_fu_2145_p1}}, {bitcast_ln145_21_fu_2141_p1}}, {bitcast_ln145_20_fu_2137_p1}}, {bitcast_ln145_19_fu_2133_p1}}, {bitcast_ln145_18_fu_2129_p1}}, {bitcast_ln145_17_fu_2125_p1}}, {bitcast_ln145_16_fu_2121_p1}}, {bitcast_ln145_15_fu_2118_p1}}, {bitcast_ln145_14_fu_2115_p1}}, {bitcast_ln145_13_fu_2112_p1}}, {bitcast_ln145_12_fu_2109_p1}}, {bitcast_ln145_11_fu_2106_p1}}, {bitcast_ln145_10_fu_2103_p1}}, {bitcast_ln145_9_fu_2100_p1}}, {bitcast_ln145_8_fu_2097_p1}}, {bitcast_ln145_7_fu_2094_p1}}, {bitcast_ln145_6_fu_2091_p1}}, {bitcast_ln145_5_fu_2088_p1}}, {bitcast_ln145_4_fu_2085_p1}}, {bitcast_ln145_3_fu_2082_p1}}, {bitcast_ln145_2_fu_2079_p1}}, {bitcast_ln145_1_fu_2076_p1}}, {bitcast_ln145_fu_2073_p1}};

assign select_ln121_fu_1117_p3 = ((phase[0:0] == 1'b1) ? 3'd4 : 3'd0);

assign select_ln754_fu_1044_p3 = ((tmp_fu_1026_p3[0:0] == 1'b1) ? xor_ln754_fu_1038_p2 : 8'd16);

assign select_ln757_cast_fu_1084_p1 = select_ln757_fu_1076_p3;

assign select_ln757_fu_1076_p3 = ((tmp_8_fu_1058_p3[0:0] == 1'b1) ? xor_ln757_fu_1070_p2 : 8'd16);

assign select_ln86_1_fu_1604_p3 = ((icmp_ln88_reg_2829[0:0] == 1'b1) ? add_ln86_2_fu_1598_p2 : y0_fu_400);

assign select_ln86_fu_1543_p3 = ((icmp_ln88_fu_1538_p2[0:0] == 1'b1) ? 10'd1022 : x0_fu_396);

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 = grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0;

assign tmp_10_fu_1563_p3 = select_ln86_fu_1543_p3[32'd9];

assign tmp_16_fu_2027_p4 = {{bitcast_ln127_fu_2024_p1[30:23]}};

assign tmp_8_fu_1058_p3 = add_ln757_fu_1052_p2[32'd8];

assign tmp_fu_1026_p3 = add_ln754_fu_1020_p2[32'd8];

assign tmp_s_fu_1877_p3 = {{c1_reg_857}, {3'd0}};

assign trunc_ln121_fu_1869_p1 = c1_reg_857[5:0];

assign trunc_ln127_fu_2037_p1 = bitcast_ln127_fu_2024_p1[22:0];

assign trunc_ln753_fu_1034_p1 = h0[7:0];

assign trunc_ln756_fu_1066_p1 = w0[7:0];

assign trunc_ln86_fu_1611_p1 = select_ln86_1_fu_1604_p3[5:0];

assign w0_c_din = w0;

assign xor_ln754_fu_1038_p2 = (trunc_ln753_fu_1034_p1 ^ 8'd255);

assign xor_ln757_fu_1070_p2 = (trunc_ln756_fu_1066_p1 ^ 8'd255);

assign zext_ln121_15_fu_1885_p1 = tmp_s_fu_1877_p3;

assign zext_ln121_fu_1873_p1 = c1_reg_857;

always @ (posedge ap_clk) begin
    select_ln757_cast_reg_2348[8] <= 1'b0;
    select_ln121_reg_2358[1:0] <= 2'b00;
    add_ln86_cast_reg_2811[9] <= 1'b0;
end

endmodule //srcnn_fuse_9x9_1x1
