module top_module (
    input clk,
    input reset,
    output reg [9:0] q=0);
    
    always @(posedge clk)
        if (reset || q == 999)	
			q <= 0;
		else
			q <= q+1;

endmodule
