#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1a89a60 .scope module, "mac_array" "mac_array" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 128 "out_s"
    .port_info 3 /INPUT 32 "in_w"
    .port_info 4 /INPUT 128 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 8 "valid"
P_0x19f7ff0 .param/l "bw" 0 2 5, +C4<00000000000000000000000000000100>;
P_0x19f8030 .param/l "col" 0 2 7, +C4<00000000000000000000000000001000>;
P_0x19f8070 .param/l "psum_bw" 0 2 6, +C4<00000000000000000000000000010000>;
P_0x19f80b0 .param/l "row" 0 2 8, +C4<00000000000000000000000000001000>;
o0x7fd7e5ad6d88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x1b0d1f0 .functor BUFZ 32, o0x7fd7e5ad6d88, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1aedcb0_0 .net *"_s60", 15 0, L_0x1b2ba50;  1 drivers
o0x7fd7e5ad6d28 .functor BUFZ 112, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x1aeddb0_0 name=_s71
o0x7fd7e5abd2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1aede90_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  0 drivers
o0x7fd7e5ad6d58 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1aedf30_0 .net "in_n", 127 0, o0x7fd7e5ad6d58;  0 drivers
v0x1aedff0_0 .net "in_w", 31 0, o0x7fd7e5ad6d88;  0 drivers
v0x1aee0d0_0 .net "in_wire", 31 0, L_0x1b0d1f0;  1 drivers
v0x1aee1b0_0 .var "ins", 15 0;
o0x7fd7e5ad6e18 .functor BUFZ 2, C4<zz>; HiZ drive
v0x1aee290_0 .net "inst_w", 1 0, o0x7fd7e5ad6e18;  0 drivers
v0x1aee370_0 .net "out_s", 127 0, L_0x1b2b820;  1 drivers
o0x7fd7e5abd498 .functor BUFZ 1, C4<z>; HiZ drive
v0x1aee4e0_0 .net "reset", 0 0, o0x7fd7e5abd498;  0 drivers
v0x1aee580_0 .net "sum_wire", 1151 0, L_0x1b2baf0;  1 drivers
v0x1aee660_0 .net "valid", 7 0, L_0x1b2bbd0;  1 drivers
v0x1aee740_0 .net "valid_wire", 63 0, L_0x1b2b500;  1 drivers
L_0x1af6050 .part L_0x1b0d1f0, 0, 4;
L_0x1af6450 .part L_0x1b2baf0, 0, 128;
L_0x1af6540 .part v0x1aee1b0_0, 0, 2;
L_0x1afd900 .part L_0x1b0d1f0, 4, 4;
L_0x1afdda0 .part L_0x1b2baf0, 128, 128;
L_0x1afdee0 .part v0x1aee1b0_0, 2, 2;
L_0x1b051b0 .part L_0x1b0d1f0, 8, 4;
L_0x1b05600 .part L_0x1b2baf0, 256, 128;
L_0x1b05740 .part v0x1aee1b0_0, 4, 2;
L_0x1b0cae0 .part L_0x1b0d1f0, 12, 4;
L_0x1b0d020 .part L_0x1b2baf0, 384, 128;
L_0x1b0d150 .part v0x1aee1b0_0, 6, 2;
L_0x1b14380 .part L_0x1b0d1f0, 16, 4;
L_0x1b147d0 .part L_0x1b2baf0, 512, 128;
L_0x1b148c0 .part v0x1aee1b0_0, 8, 2;
L_0x1b1bb50 .part L_0x1b0d1f0, 20, 4;
L_0x1b1c030 .part L_0x1b2baf0, 640, 128;
L_0x1b1c120 .part v0x1aee1b0_0, 10, 2;
L_0x1b233f0 .part L_0x1b0d1f0, 24, 4;
L_0x1b23840 .part L_0x1b2baf0, 768, 128;
L_0x1b1c210 .part v0x1aee1b0_0, 12, 2;
L_0x1b2add0 .part L_0x1b0d1f0, 28, 4;
L_0x1b23930 .part L_0x1b2baf0, 896, 128;
LS_0x1b2b500_0_0 .concat8 [ 8 8 8 8], L_0x1af6180, L_0x1afda30, L_0x1b052e0, L_0x1b0cc10;
LS_0x1b2b500_0_4 .concat8 [ 8 8 8 8], L_0x1b144b0, L_0x1b1bc80, L_0x1b23520, L_0x1b2af00;
L_0x1b2b500 .concat8 [ 32 32 0 0], LS_0x1b2b500_0_0, LS_0x1b2b500_0_4;
L_0x1b2b330 .part v0x1aee1b0_0, 14, 2;
L_0x1b2ba50 .part o0x7fd7e5ad6d58, 0, 16;
L_0x1b2b820 .part L_0x1b2baf0, 1024, 128;
L_0x1b2bbd0 .part L_0x1b2b500, 56, 8;
LS_0x1b2baf0_0_0 .concat [ 16 112 128 128], L_0x1b2ba50, o0x7fd7e5ad6d28, L_0x1af58c0, L_0x1afd120;
LS_0x1b2baf0_0_4 .concat [ 128 128 128 128], L_0x1b049d0, L_0x1b0c300, L_0x1b13ba0, L_0x1b1b370;
LS_0x1b2baf0_0_8 .concat [ 128 128 0 0], L_0x1b22c10, L_0x1b2a5f0;
L_0x1b2baf0 .concat [ 384 512 256 0], LS_0x1b2baf0_0_0, LS_0x1b2baf0_0_4, LS_0x1b2baf0_0_8;
S_0x1a4bc70 .scope generate, "row_num[1]" "row_num[1]" 2 29, 2 29 0, S_0x1a89a60;
 .timescale 0 0;
P_0x1a66ba0 .param/l "i" 0 2 29, +C4<01>;
S_0x1a2ac90 .scope module, "mac_row_instance" "mac_row" 2 30, 3 3 0, S_0x1a4bc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 128 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /INPUT 128 "in_n"
    .port_info 4 /OUTPUT 8 "valid"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /INPUT 1 "reset"
P_0x1a948e0 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x1a94920 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x1a94960 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x1af5250 .functor BUFZ 4, L_0x1af6050, C4<0000>, C4<0000>, C4<0000>;
L_0x1af5850 .functor BUFZ 128, L_0x1af6450, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1af58c0 .functor BUFZ 128, L_0x1af47f0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x19aa630_0 .net *"_s100", 0 0, L_0x1af5b70;  1 drivers
v0x19a9420_0 .net *"_s102", 0 0, L_0x1af3d90;  1 drivers
v0x19a4900_0 .net *"_s104", 0 0, L_0x1af5d20;  1 drivers
v0x19a36c0_0 .net *"_s77", 3 0, L_0x1af5250;  1 drivers
v0x199e2b0_0 .net *"_s81", 3 0, L_0x1af4f90;  1 drivers
L_0x7fd7e5a74258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x198f140_0 .net *"_s84", 1 0, L_0x7fd7e5a74258;  1 drivers
v0x1989500_0 .net *"_s90", 0 0, L_0x1af5930;  1 drivers
v0x19838c0_0 .net *"_s92", 0 0, L_0x1af5630;  1 drivers
v0x196c500_0 .net *"_s94", 0 0, L_0x1af5ad0;  1 drivers
v0x196c0d0_0 .net *"_s96", 0 0, L_0x1af59d0;  1 drivers
v0x194a1b0_0 .net *"_s98", 0 0, L_0x1af5c80;  1 drivers
v0x1967860_0 .net "ab_wire", 35 0, L_0x1af4d10;  1 drivers
v0x1967460_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1967500_0 .net "in_n", 127 0, L_0x1af6450;  1 drivers
v0x194b680_0 .net "in_w", 3 0, L_0x1af6050;  1 drivers
v0x194b740_0 .net "inst_w", 1 0, L_0x1af6540;  1 drivers
RS_0x7fd7e5ac01c8 .resolv tri, L_0x1aef4f0, L_0x1af5310;
v0x1945b00_0 .net8 "inst_wire", 17 0, RS_0x7fd7e5ac01c8;  2 drivers
v0x1945ba0_0 .net "out_s", 127 0, L_0x1af58c0;  1 drivers
v0x193fe30_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
v0x193fed0_0 .net "sum_in_wire", 127 0, L_0x1af5850;  1 drivers
v0x19248e0_0 .net "sum_out_wire", 127 0, L_0x1af47f0;  1 drivers
v0x191eca0_0 .net "valid", 7 0, L_0x1af6180;  1 drivers
L_0x1aef220 .part L_0x1af4d10, 0, 4;
L_0x1aef2f0 .part L_0x1af5850, 0, 16;
L_0x1aef3f0 .part RS_0x7fd7e5ac01c8, 0, 2;
L_0x1aef4f0 .part/pv v0x1a20540_0, 2, 2, 18;
L_0x1aeff80 .part L_0x1af4d10, 4, 4;
L_0x1af0070 .part L_0x1af5850, 16, 16;
L_0x1af0160 .part RS_0x7fd7e5ac01c8, 2, 2;
L_0x1af0b80 .part L_0x1af4d10, 8, 4;
L_0x1af0c70 .part L_0x1af5850, 32, 16;
L_0x1af0d10 .part RS_0x7fd7e5ac01c8, 4, 2;
L_0x1af17b0 .part L_0x1af4d10, 12, 4;
L_0x1af18e0 .part L_0x1af5850, 48, 16;
L_0x1af1a80 .part RS_0x7fd7e5ac01c8, 6, 2;
L_0x1af2420 .part L_0x1af4d10, 16, 4;
L_0x1af2540 .part L_0x1af5850, 64, 16;
L_0x1af25e0 .part RS_0x7fd7e5ac01c8, 8, 2;
L_0x1af2ff0 .part L_0x1af4d10, 20, 4;
L_0x1af3090 .part L_0x1af5850, 80, 16;
L_0x1af31d0 .part RS_0x7fd7e5ac01c8, 10, 2;
L_0x1af3ba0 .part L_0x1af4d10, 24, 4;
L_0x1af3130 .part L_0x1af5850, 96, 16;
L_0x1af3cf0 .part RS_0x7fd7e5ac01c8, 12, 2;
LS_0x1af47f0_0_0 .concat8 [ 16 16 16 16], L_0x1aef0d0, L_0x1aefe30, L_0x1af0a30, L_0x1af1660;
LS_0x1af47f0_0_4 .concat8 [ 16 16 16 16], L_0x1af22d0, L_0x1af2ea0, L_0x1af3a50, L_0x1af46a0;
L_0x1af47f0 .concat8 [ 64 64 0 0], LS_0x1af47f0_0_0, LS_0x1af47f0_0_4;
L_0x1af4b60 .part L_0x1af4d10, 28, 4;
L_0x1af3ea0 .part L_0x1af5850, 112, 16;
L_0x1af4ef0 .part RS_0x7fd7e5ac01c8, 14, 2;
LS_0x1af4d10_0_0 .concat8 [ 4 4 4 4], L_0x1af5250, L_0x1aef140, L_0x1aefea0, L_0x1af0aa0;
LS_0x1af4d10_0_4 .concat8 [ 4 4 4 4], L_0x1af16d0, L_0x1af2340, L_0x1af2f10, L_0x1af3ac0;
LS_0x1af4d10_0_8 .concat8 [ 4 0 0 0], L_0x1af4710;
L_0x1af4d10 .concat8 [ 16 16 4 0], LS_0x1af4d10_0_0, LS_0x1af4d10_0_4, LS_0x1af4d10_0_8;
LS_0x1af5310_0_0 .concat8 [ 4 2 2 2], L_0x1af4f90, v0x1a46df0_0, v0x1a8a7c0_0, v0x19d0450_0;
LS_0x1af5310_0_4 .concat8 [ 2 2 2 2], v0x1a40420_0, v0x19567b0_0, v0x1a67c20_0, v0x19cc360_0;
L_0x1af5310 .concat8 [ 10 8 0 0], LS_0x1af5310_0_0, LS_0x1af5310_0_4;
L_0x1af4f90 .concat [ 2 2 0 0], L_0x1af6540, L_0x7fd7e5a74258;
L_0x1af5930 .part RS_0x7fd7e5ac01c8, 17, 1;
L_0x1af5630 .part RS_0x7fd7e5ac01c8, 15, 1;
L_0x1af5ad0 .part RS_0x7fd7e5ac01c8, 13, 1;
L_0x1af59d0 .part RS_0x7fd7e5ac01c8, 11, 1;
L_0x1af5c80 .part RS_0x7fd7e5ac01c8, 9, 1;
L_0x1af5b70 .part RS_0x7fd7e5ac01c8, 7, 1;
L_0x1af3d90 .part RS_0x7fd7e5ac01c8, 5, 1;
L_0x1af5d20 .part RS_0x7fd7e5ac01c8, 3, 1;
LS_0x1af6180_0_0 .concat [ 1 1 1 1], L_0x1af5d20, L_0x1af3d90, L_0x1af5b70, L_0x1af5c80;
LS_0x1af6180_0_4 .concat [ 1 1 1 1], L_0x1af59d0, L_0x1af5ad0, L_0x1af5630, L_0x1af5930;
L_0x1af6180 .concat [ 4 4 0 0], LS_0x1af6180_0_0, LS_0x1af6180_0_4;
S_0x1a25050 .scope generate, "col_num[1]" "col_num[1]" 3 28, 3 28 0, S_0x1a2ac90;
 .timescale 0 0;
P_0x1a5d550 .param/l "i" 0 3 28, +C4<01>;
S_0x19ece10 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a25050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a57c10 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a57c50 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1aef0d0 .functor BUFZ 16, L_0x1aeef20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1aef140 .functor BUFZ 4, v0x1a0a050_0, C4<0000>, C4<0000>, C4<0000>;
v0x1a0a050_0 .var "a_q", 3 0;
v0x1a0e640_0 .var "b_q", 3 0;
v0x1a0fd50_0 .var "c_q", 15 0;
v0x1a14c00_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a158d0_0 .net "in_n", 15 0, L_0x1aef2f0;  1 drivers
v0x1a1a8a0_0 .net "in_w", 3 0, L_0x1aef220;  1 drivers
v0x1a1b570_0 .net "inst_e", 1 0, v0x1a20540_0;  1 drivers
v0x1a20540_0 .var "inst_q", 1 0;
v0x1a21210_0 .net "inst_w", 1 0, L_0x1aef3f0;  1 drivers
v0x1a2cb00_0 .var "load_ready_q", 0 0;
v0x1a0eca0_0 .net "mac_out", 15 0, L_0x1aeef20;  1 drivers
v0x1a134b0_0 .net "out_e", 3 0, L_0x1aef140;  1 drivers
v0x1a14600_0 .net "out_s", 15 0, L_0x1aef0d0;  1 drivers
v0x1a19150_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
E_0x1810030 .event posedge, v0x1a14c00_0;
S_0x19e71d0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x19ece10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1a19e00 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1a19e40 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1aeef20 .functor BUFZ 16, L_0x1aeee50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a02930_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74018;  1 drivers
v0x19e2350_0 .net/s *"_s10", 15 0, L_0x1aeed60;  1 drivers
v0x19e7550_0 .net/s *"_s4", 8 0, L_0x1aeea40;  1 drivers
v0x19ed190_0 .net/s *"_s6", 8 0, L_0x1aeeb30;  1 drivers
v0x19f24a0_0 .net/s "a", 3 0, v0x1a0a050_0;  1 drivers
v0x19f9150_0 .net/s "a_pad", 4 0, L_0x1aee900;  1 drivers
v0x19fdde0_0 .net/s "b", 3 0, v0x1a0e640_0;  1 drivers
v0x19d67f0_0 .net/s "c", 15 0, v0x1a0fd50_0;  1 drivers
v0x19ff310_0 .net/s "out", 15 0, L_0x1aeef20;  alias, 1 drivers
v0x1a042b0_0 .net/s "product", 8 0, L_0x1aeec20;  1 drivers
v0x1a08c20_0 .net/s "psum", 15 0, L_0x1aeee50;  1 drivers
L_0x1aee900 .concat [ 4 1 0 0], v0x1a0a050_0, L_0x7fd7e5a74018;
L_0x1aeea40 .extend/s 9, L_0x1aee900;
L_0x1aeeb30 .extend/s 9, v0x1a0e640_0;
L_0x1aeec20 .arith/mult 9, L_0x1aeea40, L_0x1aeeb30;
L_0x1aeed60 .extend/s 16, L_0x1aeec20;
L_0x1aeee50 .arith/sum 16, L_0x1aeed60, v0x1a0fd50_0;
S_0x19c61a0 .scope generate, "col_num[2]" "col_num[2]" 3 28, 3 28 0, S_0x1a2ac90;
 .timescale 0 0;
P_0x19db430 .param/l "i" 0 3 28, +C4<010>;
S_0x198df30 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x19c61a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a1a160 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a1a1a0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1aefe30 .functor BUFZ 16, L_0x1aefc80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1aefea0 .functor BUFZ 4, v0x1a586b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1a586b0_0 .var "a_q", 3 0;
v0x1a59380_0 .var "b_q", 3 0;
v0x1a5e350_0 .var "c_q", 15 0;
v0x1a5f020_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a630b0_0 .net "in_n", 15 0, L_0x1af0070;  1 drivers
v0x1a40f40_0 .net "in_w", 3 0, L_0x1aeff80;  1 drivers
v0x1a463b0_0 .net "inst_e", 1 0, v0x1a46df0_0;  1 drivers
v0x1a46df0_0 .var "inst_q", 1 0;
v0x1a4bff0_0 .net "inst_w", 1 0, L_0x1af0160;  1 drivers
v0x1a56f60_0 .var "load_ready_q", 0 0;
v0x1a57f70_0 .net "mac_out", 15 0, L_0x1aefc80;  1 drivers
v0x1a5cc00_0 .net "out_e", 3 0, L_0x1aefea0;  1 drivers
v0x1a5dc10_0 .net "out_s", 15 0, L_0x1aefe30;  1 drivers
v0x1a628a0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x19882f0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x198df30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1a1edf0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1a1ee30 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1aefc80 .functor BUFZ 16, L_0x1aefb80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a08f70_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74060;  1 drivers
v0x1a31b20_0 .net/s *"_s10", 15 0, L_0x1aefa90;  1 drivers
v0x1a367a0_0 .net/s *"_s4", 8 0, L_0x1aef770;  1 drivers
v0x1a3b8b0_0 .net/s *"_s6", 8 0, L_0x1aef860;  1 drivers
v0x1a3c580_0 .net/s "a", 3 0, v0x1a586b0_0;  1 drivers
v0x1a41540_0 .net/s "a_pad", 4 0, L_0x1aef630;  1 drivers
v0x1a42210_0 .net/s "b", 3 0, v0x1a59380_0;  1 drivers
v0x1a46780_0 .net/s "c", 15 0, v0x1a5e350_0;  1 drivers
v0x1a47ea0_0 .net/s "out", 15 0, L_0x1aefc80;  alias, 1 drivers
v0x1a4dae0_0 .net/s "product", 8 0, L_0x1aef950;  1 drivers
v0x1a536e0_0 .net/s "psum", 15 0, L_0x1aefb80;  1 drivers
L_0x1aef630 .concat [ 4 1 0 0], v0x1a586b0_0, L_0x7fd7e5a74060;
L_0x1aef770 .extend/s 9, L_0x1aef630;
L_0x1aef860 .extend/s 9, v0x1a59380_0;
L_0x1aef950 .arith/mult 9, L_0x1aef770, L_0x1aef860;
L_0x1aefa90 .extend/s 16, L_0x1aef950;
L_0x1aefb80 .arith/sum 16, L_0x1aefa90, v0x1a5e350_0;
S_0x19826b0 .scope generate, "col_num[3]" "col_num[3]" 3 28, 3 28 0, S_0x1a2ac90;
 .timescale 0 0;
P_0x1a5f0f0 .param/l "i" 0 3 28, +C4<011>;
S_0x19616a0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x19826b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a3b290 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a3b2d0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1af0a30 .functor BUFZ 16, L_0x1af0880, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1af0aa0 .functor BUFZ 4, v0x1a8b8d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1a8b8d0_0 .var "a_q", 3 0;
v0x1a8fdf0_0 .var "b_q", 3 0;
v0x1a91510_0 .var "c_q", 15 0;
v0x1a733e0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a79080_0 .net "in_n", 15 0, L_0x1af0c70;  1 drivers
v0x1a84090_0 .net "in_w", 3 0, L_0x1af0b80;  1 drivers
v0x1a89de0_0 .net "inst_e", 1 0, v0x1a8a7c0_0;  1 drivers
v0x1a8a7c0_0 .var "inst_q", 1 0;
v0x1a8f3e0_0 .net "inst_w", 1 0, L_0x1af0d10;  1 drivers
v0x1a90400_0 .var "load_ready_q", 0 0;
v0x1a94d20_0 .net "mac_out", 15 0, L_0x1af0880;  1 drivers
v0x1a6d9a0_0 .net "out_e", 3 0, L_0x1af0aa0;  1 drivers
v0x1a96250_0 .net "out_s", 15 0, L_0x1af0a30;  1 drivers
v0x1a35170_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1929310 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x19616a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1a64030 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1a64070 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1af0880 .functor BUFZ 16, L_0x1af0780, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a740a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a6d650_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a740a8;  1 drivers
v0x1a6ea80_0 .net/s *"_s10", 15 0, L_0x1af0690;  1 drivers
v0x1a739e0_0 .net/s *"_s4", 8 0, L_0x1af0370;  1 drivers
v0x1a746b0_0 .net/s *"_s6", 8 0, L_0x1af0460;  1 drivers
v0x1a79680_0 .net/s "a", 3 0, v0x1a8b8d0_0;  1 drivers
v0x1a7a350_0 .net/s "a_pad", 4 0, L_0x1af0200;  1 drivers
v0x1a7f320_0 .net/s "b", 3 0, v0x1a8fdf0_0;  1 drivers
v0x1a7fff0_0 .net/s "c", 15 0, v0x1a91510_0;  1 drivers
v0x1a84580_0 .net/s "out", 15 0, L_0x1af0880;  alias, 1 drivers
v0x1a85c90_0 .net/s "product", 8 0, L_0x1af0550;  1 drivers
v0x1a8a1b0_0 .net/s "psum", 15 0, L_0x1af0780;  1 drivers
L_0x1af0200 .concat [ 4 1 0 0], v0x1a8b8d0_0, L_0x7fd7e5a740a8;
L_0x1af0370 .extend/s 9, L_0x1af0200;
L_0x1af0460 .extend/s 9, v0x1a8fdf0_0;
L_0x1af0550 .arith/mult 9, L_0x1af0370, L_0x1af0460;
L_0x1af0690 .extend/s 16, L_0x1af0550;
L_0x1af0780 .arith/sum 16, L_0x1af0690, v0x1a91510_0;
S_0x19236d0 .scope generate, "col_num[4]" "col_num[4]" 3 28, 3 28 0, S_0x1a2ac90;
 .timescale 0 0;
P_0x1a58030 .param/l "i" 0 3 28, +C4<0100>;
S_0x19d06b0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x19236d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a9a0e0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a9a120 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1af1660 .functor BUFZ 16, L_0x1af14b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1af16d0 .functor BUFZ 4, v0x1a257a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1a257a0_0 .var "a_q", 3 0;
v0x19d6670_0 .var "b_q", 3 0;
v0x19edb50_0 .var "c_q", 15 0;
v0x19ed560_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x19ed600_0 .net "in_n", 15 0, L_0x1af18e0;  1 drivers
v0x19e7f10_0 .net "in_w", 3 0, L_0x1af17b0;  1 drivers
v0x19e7920_0 .net "inst_e", 1 0, v0x19d0450_0;  1 drivers
v0x19d0450_0 .var "inst_q", 1 0;
v0x19c6ee0_0 .net "inst_w", 1 0, L_0x1af1a80;  1 drivers
v0x19c68f0_0 .var "load_ready_q", 0 0;
v0x1971ad0_0 .net "mac_out", 15 0, L_0x1af14b0;  1 drivers
v0x198ec70_0 .net "out_e", 3 0, L_0x1af16d0;  1 drivers
v0x198e680_0 .net "out_s", 15 0, L_0x1af1660;  1 drivers
v0x1989030_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a92830 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x19d06b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x196b890 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x196b8d0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1af14b0 .functor BUFZ 16, L_0x1af13e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a740f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a84b60_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a740f0;  1 drivers
v0x196bc80_0 .net/s *"_s10", 15 0, L_0x1af12f0;  1 drivers
v0x1a3b110_0 .net/s *"_s4", 8 0, L_0x1af0fd0;  1 drivers
v0x1a52000_0 .net/s *"_s6", 8 0, L_0x1af10c0;  1 drivers
v0x1a4c9b0_0 .net/s "a", 3 0, v0x1a257a0_0;  1 drivers
v0x1a4c3c0_0 .net/s "a_pad", 4 0, L_0x1af0f00;  1 drivers
v0x1a62c40_0 .net/s "b", 3 0, v0x19d6670_0;  1 drivers
v0x1a34f10_0 .net/s "c", 15 0, v0x19edb50_0;  1 drivers
v0x1a2b9d0_0 .net/s "out", 15 0, L_0x1af14b0;  alias, 1 drivers
v0x1a2b3e0_0 .net/s "product", 8 0, L_0x1af11b0;  1 drivers
v0x1a25d90_0 .net/s "psum", 15 0, L_0x1af13e0;  1 drivers
L_0x1af0f00 .concat [ 4 1 0 0], v0x1a257a0_0, L_0x7fd7e5a740f0;
L_0x1af0fd0 .extend/s 9, L_0x1af0f00;
L_0x1af10c0 .extend/s 9, v0x19d6670_0;
L_0x1af11b0 .arith/mult 9, L_0x1af0fd0, L_0x1af10c0;
L_0x1af12f0 .extend/s 16, L_0x1af11b0;
L_0x1af13e0 .arith/sum 16, L_0x1af12f0, v0x19edb50_0;
S_0x1a8cbf0 .scope generate, "col_num[5]" "col_num[5]" 3 28, 3 28 0, S_0x1a2ac90;
 .timescale 0 0;
P_0x1a94de0 .param/l "i" 0 3 28, +C4<0101>;
S_0x1a86fb0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a8cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1988a40 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1988a80 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1af22d0 .functor BUFZ 16, L_0x1af2120, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1af2340 .functor BUFZ 4, v0x1a78550_0, C4<0000>, C4<0000>, C4<0000>;
v0x1a78550_0 .var "a_q", 3 0;
v0x1a6d2a0_0 .var "b_q", 3 0;
v0x1a5d970_0 .var "c_q", 15 0;
v0x1a5d220_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a57cd0_0 .net "in_n", 15 0, L_0x1af2540;  1 drivers
v0x1a57d70_0 .net "in_w", 3 0, L_0x1af2420;  1 drivers
v0x1a57580_0 .net "inst_e", 1 0, v0x1a40420_0;  1 drivers
v0x1a40420_0 .var "inst_q", 1 0;
v0x1a1fe00_0 .net "inst_w", 1 0, L_0x1af25e0;  1 drivers
v0x1a1fb60_0 .var "load_ready_q", 0 0;
v0x1a1f410_0 .net "mac_out", 15 0, L_0x1af2120;  1 drivers
v0x1a19ec0_0 .net "out_e", 3 0, L_0x1af2340;  1 drivers
v0x1a19770_0 .net "out_s", 15 0, L_0x1af22d0;  1 drivers
v0x1a14220_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a83d50 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a86fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x19833f0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1983430 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1af2120 .functor BUFZ 16, L_0x1af2050, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1961df0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74138;  1 drivers
v0x1938e90_0 .net/s *"_s10", 15 0, L_0x1af1f60;  1 drivers
v0x1938a90_0 .net/s *"_s4", 8 0, L_0x1af1c40;  1 drivers
v0x1929a60_0 .net/s *"_s6", 8 0, L_0x1af1d30;  1 drivers
v0x1924410_0 .net/s "a", 3 0, v0x1a78550_0;  1 drivers
v0x1923e20_0 .net/s "a_pad", 4 0, L_0x1af1b50;  1 drivers
v0x191e7d0_0 .net/s "b", 3 0, v0x1a6d2a0_0;  1 drivers
v0x1a7ebe0_0 .net/s "c", 15 0, v0x1a5d970_0;  1 drivers
v0x1a7e940_0 .net/s "out", 15 0, L_0x1af2120;  alias, 1 drivers
v0x1a7e1f0_0 .net/s "product", 8 0, L_0x1af1e20;  1 drivers
v0x1a78ca0_0 .net/s "psum", 15 0, L_0x1af2050;  1 drivers
L_0x1af1b50 .concat [ 4 1 0 0], v0x1a78550_0, L_0x7fd7e5a74138;
L_0x1af1c40 .extend/s 9, L_0x1af1b50;
L_0x1af1d30 .extend/s 9, v0x1a6d2a0_0;
L_0x1af1e20 .arith/mult 9, L_0x1af1c40, L_0x1af1d30;
L_0x1af1f60 .extend/s 16, L_0x1af1e20;
L_0x1af2050 .arith/sum 16, L_0x1af1f60, v0x1a5d970_0;
S_0x1a80fc0 .scope generate, "col_num[6]" "col_num[6]" 3 28, 3 28 0, S_0x1a2ac90;
 .timescale 0 0;
P_0x1938b80 .param/l "i" 0 3 28, +C4<0110>;
S_0x1a7b320 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a80fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a1f4d0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a1f510 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1af2ea0 .functor BUFZ 16, L_0x1af1a10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1af2f10 .functor BUFZ 4, v0x19a3db0_0, C4<0000>, C4<0000>, C4<0000>;
v0x19a3db0_0 .var "a_q", 3 0;
v0x1994360_0 .var "b_q", 3 0;
v0x1993c10_0 .var "c_q", 15 0;
v0x197d1c0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x197d260_0 .net "in_n", 15 0, L_0x1af3090;  1 drivers
v0x197ca70_0 .net "in_w", 3 0, L_0x1af2ff0;  1 drivers
v0x1976de0_0 .net "inst_e", 1 0, v0x19567b0_0;  1 drivers
v0x19567b0_0 .var "inst_q", 1 0;
v0x195c1b0_0 .net "inst_w", 1 0, L_0x1af31d0;  1 drivers
v0x195ba60_0 .var "load_ready_q", 0 0;
v0x1956510_0 .net "mac_out", 15 0, L_0x1af1a10;  1 drivers
v0x1955dc0_0 .net "out_e", 3 0, L_0x1af2f10;  1 drivers
v0x1950870_0 .net "out_s", 15 0, L_0x1af2ea0;  1 drivers
v0x1950120_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a75680 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a7b320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1a19f80 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1a19fc0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1af1a10 .functor BUFZ 16, L_0x1af2c90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19f8eb0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74180;  1 drivers
v0x19f8760_0 .net/s *"_s10", 15 0, L_0x1af2ba0;  1 drivers
v0x19f3210_0 .net/s *"_s4", 8 0, L_0x1af2880;  1 drivers
v0x19f2ac0_0 .net/s *"_s6", 8 0, L_0x1af2970;  1 drivers
v0x19db980_0 .net/s "a", 3 0, v0x19a3db0_0;  1 drivers
v0x19bb300_0 .net/s "a_pad", 4 0, L_0x1af2710;  1 drivers
v0x19c05b0_0 .net/s "b", 3 0, v0x1994360_0;  1 drivers
v0x19bb060_0 .net/s "c", 15 0, v0x1993c10_0;  1 drivers
v0x19ba910_0 .net/s "out", 15 0, L_0x1af1a10;  alias, 1 drivers
v0x19b53c0_0 .net/s "product", 8 0, L_0x1af2a60;  1 drivers
v0x19b4c70_0 .net/s "psum", 15 0, L_0x1af2c90;  1 drivers
L_0x1af2710 .concat [ 4 1 0 0], v0x19a3db0_0, L_0x7fd7e5a74180;
L_0x1af2880 .extend/s 9, L_0x1af2710;
L_0x1af2970 .extend/s 9, v0x1994360_0;
L_0x1af2a60 .arith/mult 9, L_0x1af2880, L_0x1af2970;
L_0x1af2ba0 .extend/s 16, L_0x1af2a60;
L_0x1af2c90 .arith/sum 16, L_0x1af2ba0, v0x1993c10_0;
S_0x1a6fda0 .scope generate, "col_num[7]" "col_num[7]" 3 28, 3 28 0, S_0x1a2ac90;
 .timescale 0 0;
P_0x19f3300 .param/l "i" 0 3 28, +C4<0111>;
S_0x1a6cde0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a6fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x195bb20 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x195bb60 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1af3a50 .functor BUFZ 16, L_0x1af3860, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1af3ac0 .functor BUFZ 4, v0x1a8ac70_0, C4<0000>, C4<0000>, C4<0000>;
v0x1a8ac70_0 .var "a_q", 3 0;
v0x1a85030_0 .var "b_q", 3 0;
v0x1a6ddf0_0 .var "c_q", 15 0;
v0x1a6cbb0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a6cc50_0 .net "in_n", 15 0, L_0x1af3130;  1 drivers
v0x1a68050_0 .net "in_w", 3 0, L_0x1af3ba0;  1 drivers
v0x1a68110_0 .net "inst_e", 1 0, v0x1a67c20_0;  1 drivers
v0x1a67c20_0 .var "inst_q", 1 0;
v0x1a45d70_0 .net "inst_w", 1 0, L_0x1af3cf0;  1 drivers
v0x1a63360_0 .var "load_ready_q", 0 0;
v0x1a63420_0 .net "mac_out", 15 0, L_0x1af3860;  1 drivers
v0x1a52ac0_0 .net "out_e", 3 0, L_0x1af3ac0;  1 drivers
v0x1a52b80_0 .net "out_s", 15 0, L_0x1af3a50;  1 drivers
v0x1a4ce80_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a6a040 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a6cde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x19565d0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1956610 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1af3860 .functor BUFZ 16, L_0x1af37c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a741c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x192f700_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a741c8;  1 drivers
v0x192f7a0_0 .net/s *"_s10", 15 0, L_0x1af36d0;  1 drivers
v0x192efb0_0 .net/s *"_s4", 8 0, L_0x1af33b0;  1 drivers
v0x19185c0_0 .net/s *"_s6", 8 0, L_0x1af34a0;  1 drivers
v0x1917e70_0 .net/s "a", 3 0, v0x1a8ac70_0;  1 drivers
v0x19121e0_0 .net/s "a_pad", 4 0, L_0x1af3270;  1 drivers
v0x193e4d0_0 .net/s "b", 3 0, v0x1a85030_0;  1 drivers
v0x17fa900_0 .net/s "c", 15 0, v0x1a6ddf0_0;  1 drivers
v0x1a8f6a0_0 .net/s "out", 15 0, L_0x1af3860;  alias, 1 drivers
v0x1a908b0_0 .net/s "product", 8 0, L_0x1af3590;  1 drivers
v0x1a72550_0 .net/s "psum", 15 0, L_0x1af37c0;  1 drivers
L_0x1af3270 .concat [ 4 1 0 0], v0x1a8ac70_0, L_0x7fd7e5a741c8;
L_0x1af33b0 .extend/s 9, L_0x1af3270;
L_0x1af34a0 .extend/s 9, v0x1a85030_0;
L_0x1af3590 .arith/mult 9, L_0x1af33b0, L_0x1af34a0;
L_0x1af36d0 .extend/s 16, L_0x1af3590;
L_0x1af37c0 .arith/sum 16, L_0x1af36d0, v0x1a6ddf0_0;
S_0x1a5fff0 .scope generate, "col_num[8]" "col_num[8]" 3 28, 3 28 0, S_0x1a2ac90;
 .timescale 0 0;
P_0x19bb160 .param/l "i" 0 3 28, +C4<01000>;
S_0x1a5a350 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a5fff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a85100 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a85140 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1af46a0 .functor BUFZ 16, L_0x1af44b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1af4710 .functor BUFZ 4, v0x1a031f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1a031f0_0 .var "a_q", 3 0;
v0x19ee020_0 .var "b_q", 3 0;
v0x19e83e0_0 .var "c_q", 15 0;
v0x19e27a0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x19e2840_0 .net "in_n", 15 0, L_0x1af3ea0;  1 drivers
v0x19aece0_0 .net "in_w", 3 0, L_0x1af4b60;  1 drivers
v0x19aeda0_0 .net "inst_e", 1 0, v0x19cc360_0;  1 drivers
v0x19cc360_0 .var "inst_q", 1 0;
v0x19cbf60_0 .net "inst_w", 1 0, L_0x1af4ef0;  1 drivers
v0x19c73b0_0 .var "load_ready_q", 0 0;
v0x19c7470_0 .net "mac_out", 15 0, L_0x1af44b0;  1 drivers
v0x19c1770_0 .net "out_e", 3 0, L_0x1af4710;  1 drivers
v0x19c1830_0 .net "out_s", 15 0, L_0x1af46a0;  1 drivers
v0x19b01b0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a546b0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a5a350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1a353e0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1a35420 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1af44b0 .functor BUFZ 16, L_0x1af4410, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a354a0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74210;  1 drivers
v0x1a30a50_0 .net/s *"_s10", 15 0, L_0x1af4320;  1 drivers
v0x1a30b10_0 .net/s *"_s4", 8 0, L_0x1af4000;  1 drivers
v0x1a2bea0_0 .net/s *"_s6", 8 0, L_0x1af40f0;  1 drivers
v0x1a2bf60_0 .net/s "a", 3 0, v0x1a031f0_0;  1 drivers
v0x1a26260_0 .net/s "a_pad", 4 0, L_0x1af3c40;  1 drivers
v0x1a0f0f0_0 .net/s "b", 3 0, v0x19ee020_0;  1 drivers
v0x1a0dee0_0 .net/s "c", 15 0, v0x19e83e0_0;  1 drivers
v0x1a093c0_0 .net/s "out", 15 0, L_0x1af44b0;  alias, 1 drivers
v0x1a08180_0 .net/s "product", 8 0, L_0x1af41e0;  1 drivers
v0x1a03620_0 .net/s "psum", 15 0, L_0x1af4410;  1 drivers
L_0x1af3c40 .concat [ 4 1 0 0], v0x1a031f0_0, L_0x7fd7e5a74210;
L_0x1af4000 .extend/s 9, L_0x1af3c40;
L_0x1af40f0 .extend/s 9, v0x19ee020_0;
L_0x1af41e0 .arith/mult 9, L_0x1af4000, L_0x1af40f0;
L_0x1af4320 .extend/s 16, L_0x1af41e0;
L_0x1af4410 .arith/sum 16, L_0x1af4320, v0x19e83e0_0;
S_0x1a4ee00 .scope generate, "row_num[2]" "row_num[2]" 2 29, 2 29 0, S_0x1a89a60;
 .timescale 0 0;
P_0x1a4c090 .param/l "i" 0 2 29, +C4<010>;
S_0x1a491c0 .scope module, "mac_row_instance" "mac_row" 2 30, 3 3 0, S_0x1a4ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 128 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /INPUT 128 "in_n"
    .port_info 4 /OUTPUT 8 "valid"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /INPUT 1 "reset"
P_0x190c480 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x190c4c0 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x190c500 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x1afcb40 .functor BUFZ 4, L_0x1afd900, C4<0000>, C4<0000>, C4<0000>;
L_0x1afd0b0 .functor BUFZ 128, L_0x1afdda0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1afd120 .functor BUFZ 128, L_0x1afc0e0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1a5a750_0 .net *"_s100", 0 0, L_0x1afd420;  1 drivers
v0x192a520_0 .net *"_s102", 0 0, L_0x1afb650;  1 drivers
v0x1a59ec0_0 .net *"_s104", 0 0, L_0x1afd5d0;  1 drivers
v0x1a59fb0_0 .net *"_s77", 3 0, L_0x1afcb40;  1 drivers
v0x1a59900_0 .net *"_s81", 3 0, L_0x1afc880;  1 drivers
L_0x7fd7e5a744e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a599e0_0 .net *"_s84", 1 0, L_0x7fd7e5a744e0;  1 drivers
v0x1a54e20_0 .net *"_s90", 0 0, L_0x1afd1e0;  1 drivers
v0x1a54f00_0 .net *"_s92", 0 0, L_0x1afcf20;  1 drivers
v0x1a54a50_0 .net *"_s94", 0 0, L_0x1afd380;  1 drivers
v0x1a52360_0 .net *"_s96", 0 0, L_0x1afd280;  1 drivers
v0x1a52440_0 .net *"_s98", 0 0, L_0x1afd530;  1 drivers
v0x1a54260_0 .net "ab_wire", 35 0, L_0x1afc600;  1 drivers
v0x1a53c60_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a53d00_0 .net "in_n", 127 0, L_0x1afdda0;  1 drivers
v0x1a4f190_0 .net "in_w", 3 0, L_0x1afd900;  1 drivers
v0x1a4f250_0 .net "inst_w", 1 0, L_0x1afdee0;  1 drivers
RS_0x7fd7e5ac3558 .resolv tri, L_0x1af7100, L_0x1afcc00;
v0x1a4c700_0 .net8 "inst_wire", 17 0, RS_0x7fd7e5ac3558;  2 drivers
v0x1a4c7a0_0 .net "out_s", 127 0, L_0x1afd120;  1 drivers
v0x1a4e020_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
v0x1a4e0c0_0 .net "sum_in_wire", 127 0, L_0x1afd0b0;  1 drivers
v0x1a49550_0 .net "sum_out_wire", 127 0, L_0x1afc0e0;  1 drivers
v0x1a49630_0 .net "valid", 7 0, L_0x1afda30;  1 drivers
L_0x1af6f20 .part L_0x1afc600, 0, 4;
L_0x1af6fc0 .part L_0x1afd0b0, 0, 16;
L_0x1af7060 .part RS_0x7fd7e5ac3558, 0, 2;
L_0x1af7100 .part/pv v0x1a052f0_0, 2, 2, 18;
L_0x1af7b30 .part L_0x1afc600, 4, 4;
L_0x1af7c20 .part L_0x1afd0b0, 16, 16;
L_0x1af7d10 .part RS_0x7fd7e5ac3558, 2, 2;
L_0x1af86a0 .part L_0x1afc600, 8, 4;
L_0x1af8790 .part L_0x1afd0b0, 32, 16;
L_0x1af8830 .part RS_0x7fd7e5ac3558, 4, 2;
L_0x1af9210 .part L_0x1afc600, 12, 4;
L_0x1af9340 .part L_0x1afd0b0, 48, 16;
L_0x1af94e0 .part RS_0x7fd7e5ac3558, 6, 2;
L_0x1af9dd0 .part L_0x1afc600, 16, 4;
L_0x1af9ef0 .part L_0x1afd0b0, 64, 16;
L_0x1af9f90 .part RS_0x7fd7e5ac3558, 8, 2;
L_0x1afa940 .part L_0x1afc600, 20, 4;
L_0x1afa9e0 .part L_0x1afd0b0, 80, 16;
L_0x1afab20 .part RS_0x7fd7e5ac3558, 10, 2;
L_0x1afb460 .part L_0x1afc600, 24, 4;
L_0x1afaa80 .part L_0x1afd0b0, 96, 16;
L_0x1afb5b0 .part RS_0x7fd7e5ac3558, 12, 2;
LS_0x1afc0e0_0_0 .concat8 [ 16 16 16 16], L_0x1af6dd0, L_0x1af79e0, L_0x1af8550, L_0x1af90c0;
LS_0x1afc0e0_0_4 .concat8 [ 16 16 16 16], L_0x1af9c80, L_0x1afa7f0, L_0x1afb310, L_0x1afbf90;
L_0x1afc0e0 .concat8 [ 64 64 0 0], LS_0x1afc0e0_0_0, LS_0x1afc0e0_0_4;
L_0x1afc450 .part L_0x1afc600, 28, 4;
L_0x1afb760 .part L_0x1afd0b0, 112, 16;
L_0x1afc7e0 .part RS_0x7fd7e5ac3558, 14, 2;
LS_0x1afc600_0_0 .concat8 [ 4 4 4 4], L_0x1afcb40, L_0x1af6e40, L_0x1af7a50, L_0x1af85c0;
LS_0x1afc600_0_4 .concat8 [ 4 4 4 4], L_0x1af9130, L_0x1af9cf0, L_0x1afa860, L_0x1afb380;
LS_0x1afc600_0_8 .concat8 [ 4 0 0 0], L_0x1afc000;
L_0x1afc600 .concat8 [ 16 16 4 0], LS_0x1afc600_0_0, LS_0x1afc600_0_4, LS_0x1afc600_0_8;
LS_0x1afcc00_0_0 .concat8 [ 4 2 2 2], L_0x1afc880, v0x1985520_0, v0x19e14c0_0, v0x1958b90_0;
LS_0x1afcc00_0_4 .concat8 [ 2 2 2 2], v0x1a9a8c0_0, v0x1a46ac0_0, v0x1a817f0_0, v0x1a60430_0;
L_0x1afcc00 .concat8 [ 10 8 0 0], LS_0x1afcc00_0_0, LS_0x1afcc00_0_4;
L_0x1afc880 .concat [ 2 2 0 0], L_0x1afdee0, L_0x7fd7e5a744e0;
L_0x1afd1e0 .part RS_0x7fd7e5ac3558, 17, 1;
L_0x1afcf20 .part RS_0x7fd7e5ac3558, 15, 1;
L_0x1afd380 .part RS_0x7fd7e5ac3558, 13, 1;
L_0x1afd280 .part RS_0x7fd7e5ac3558, 11, 1;
L_0x1afd530 .part RS_0x7fd7e5ac3558, 9, 1;
L_0x1afd420 .part RS_0x7fd7e5ac3558, 7, 1;
L_0x1afb650 .part RS_0x7fd7e5ac3558, 5, 1;
L_0x1afd5d0 .part RS_0x7fd7e5ac3558, 3, 1;
LS_0x1afda30_0_0 .concat [ 1 1 1 1], L_0x1afd5d0, L_0x1afb650, L_0x1afd420, L_0x1afd530;
LS_0x1afda30_0_4 .concat [ 1 1 1 1], L_0x1afd280, L_0x1afd380, L_0x1afcf20, L_0x1afd1e0;
L_0x1afda30 .concat [ 4 4 0 0], LS_0x1afda30_0_0, LS_0x1afda30_0_4;
S_0x1a43580 .scope generate, "col_num[1]" "col_num[1]" 3 28, 3 28 0, S_0x1a491c0;
 .timescale 0 0;
P_0x1971b90 .param/l "i" 0 3 28, +C4<01>;
S_0x1a3d550 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a43580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a5d2c0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a5d300 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1af6dd0 .functor BUFZ 16, L_0x1af6c20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1af6e40 .functor BUFZ 4, v0x1a27ec0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1a27ec0_0 .var "a_q", 3 0;
v0x1a27f80_0 .var "b_q", 3 0;
v0x1a10d50_0 .var "c_q", 15 0;
v0x1a0e110_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a0e1b0_0 .net "in_n", 15 0, L_0x1af6fc0;  1 drivers
v0x1a0b050_0 .net "in_w", 3 0, L_0x1af6f20;  1 drivers
v0x1a0b110_0 .net "inst_e", 1 0, v0x1a052f0_0;  1 drivers
v0x1a052f0_0 .var "inst_q", 1 0;
v0x19efc80_0 .net "inst_w", 1 0, L_0x1af7060;  1 drivers
v0x19ea040_0 .var "load_ready_q", 0 0;
v0x19ea0e0_0 .net "mac_out", 15 0, L_0x1af6c20;  1 drivers
v0x19e4400_0 .net "out_e", 3 0, L_0x1af6e40;  1 drivers
v0x19e44c0_0 .net "out_s", 15 0, L_0x1af6dd0;  1 drivers
v0x19a9060_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a37770 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a3d550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x196c5a0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x196c5e0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1af6c20 .functor BUFZ 16, L_0x1af6b80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a742a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a92510_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a742a0;  1 drivers
v0x1a8c8d0_0 .net/s *"_s10", 15 0, L_0x1af6a90;  1 drivers
v0x1a86c90_0 .net/s *"_s4", 8 0, L_0x1af6770;  1 drivers
v0x1a86d50_0 .net/s *"_s6", 8 0, L_0x1af6860;  1 drivers
v0x1a6fa80_0 .net/s "a", 3 0, v0x1a27ec0_0;  1 drivers
v0x1a69d20_0 .net/s "a_pad", 4 0, L_0x1af6630;  1 drivers
v0x1a4eae0_0 .net/s "b", 3 0, v0x1a27f80_0;  1 drivers
v0x1a48ea0_0 .net/s "c", 15 0, v0x1a10d50_0;  1 drivers
v0x1a43260_0 .net/s "out", 15 0, L_0x1af6c20;  alias, 1 drivers
v0x1a0db20_0 .net/s "product", 8 0, L_0x1af6950;  1 drivers
v0x1a2db00_0 .net/s "psum", 15 0, L_0x1af6b80;  1 drivers
L_0x1af6630 .concat [ 4 1 0 0], v0x1a27ec0_0, L_0x7fd7e5a742a0;
L_0x1af6770 .extend/s 9, L_0x1af6630;
L_0x1af6860 .extend/s 9, v0x1a27f80_0;
L_0x1af6950 .arith/mult 9, L_0x1af6770, L_0x1af6860;
L_0x1af6a90 .extend/s 16, L_0x1af6950;
L_0x1af6b80 .arith/sum 16, L_0x1af6a90, v0x1a10d50_0;
S_0x1a2de20 .scope generate, "col_num[2]" "col_num[2]" 3 28, 3 28 0, S_0x1a491c0;
 .timescale 0 0;
P_0x1a90990 .param/l "i" 0 3 28, +C4<010>;
S_0x1a281e0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a2de20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x19c9010 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x19c9050 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1af79e0 .functor BUFZ 16, L_0x1af7830, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1af7a50 .functor BUFZ 4, v0x190a150_0, C4<0000>, C4<0000>, C4<0000>;
v0x190a150_0 .var "a_q", 3 0;
v0x1a47240_0 .var "b_q", 3 0;
v0x19c33d0_0 .var "c_q", 15 0;
v0x19ac290_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x19ac330_0 .net "in_n", 15 0, L_0x1af7c20;  1 drivers
v0x198b160_0 .net "in_w", 3 0, L_0x1af7b30;  1 drivers
v0x198b220_0 .net "inst_e", 1 0, v0x1985520_0;  1 drivers
v0x1985520_0 .var "inst_q", 1 0;
v0x1a77f30_0 .net "inst_w", 1 0, L_0x1af7d10;  1 drivers
v0x199dea0_0 .var "load_ready_q", 0 0;
v0x199df60_0 .net "mac_out", 15 0, L_0x1af7830;  1 drivers
v0x1a525f0_0 .net "out_e", 3 0, L_0x1af7a50;  1 drivers
v0x197c450_0 .net "out_s", 15 0, L_0x1af79e0;  1 drivers
v0x1917850_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a221e0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a281e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x19a6590 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x19a65d0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1af7830 .functor BUFZ 16, L_0x1af7790, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a742e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x196e1d0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a742e8;  1 drivers
v0x1944530_0 .net/s *"_s10", 15 0, L_0x1af76a0;  1 drivers
v0x1964510_0 .net/s *"_s4", 8 0, L_0x1af7380;  1 drivers
v0x194d2e0_0 .net/s *"_s6", 8 0, L_0x1af7470;  1 drivers
v0x1947760_0 .net/s "a", 3 0, v0x190a150_0;  1 drivers
v0x1944b20_0 .net/s "a_pad", 4 0, L_0x1af7240;  1 drivers
v0x1941ac0_0 .net/s "b", 3 0, v0x1a47240_0;  1 drivers
v0x190ced0_0 .net/s "c", 15 0, v0x19c33d0_0;  1 drivers
v0x192c180_0 .net/s "out", 15 0, L_0x1af7830;  alias, 1 drivers
v0x1926540_0 .net/s "product", 8 0, L_0x1af7560;  1 drivers
v0x1920900_0 .net/s "psum", 15 0, L_0x1af7790;  1 drivers
L_0x1af7240 .concat [ 4 1 0 0], v0x190a150_0, L_0x7fd7e5a742e8;
L_0x1af7380 .extend/s 9, L_0x1af7240;
L_0x1af7470 .extend/s 9, v0x1a47240_0;
L_0x1af7560 .arith/mult 9, L_0x1af7380, L_0x1af7470;
L_0x1af76a0 .extend/s 16, L_0x1af7560;
L_0x1af7790 .arith/sum 16, L_0x1af76a0, v0x19c33d0_0;
S_0x1a1c540 .scope generate, "col_num[3]" "col_num[3]" 3 28, 3 28 0, S_0x1a491c0;
 .timescale 0 0;
P_0x1964600 .param/l "i" 0 3 28, +C4<011>;
S_0x1a168a0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a1c540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a78010 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a78050 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1af8550 .functor BUFZ 16, L_0x1af83a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1af85c0 .functor BUFZ 4, v0x19f5890_0, C4<0000>, C4<0000>, C4<0000>;
v0x19f5890_0 .var "a_q", 3 0;
v0x19f5970_0 .var "b_q", 3 0;
v0x19effa0_0 .var "c_q", 15 0;
v0x19ea360_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x19ea400_0 .net "in_n", 15 0, L_0x1af8790;  1 drivers
v0x19e4720_0 .net "in_w", 3 0, L_0x1af86a0;  1 drivers
v0x19e4800_0 .net "inst_e", 1 0, v0x19e14c0_0;  1 drivers
v0x19e14c0_0 .var "inst_q", 1 0;
v0x19e15a0_0 .net "inst_w", 1 0, L_0x1af8830;  1 drivers
v0x19de740_0 .var "load_ready_q", 0 0;
v0x19de800_0 .net "mac_out", 15 0, L_0x1af83a0;  1 drivers
v0x19d8ab0_0 .net "out_e", 3 0, L_0x1af85c0;  1 drivers
v0x19d8b90_0 .net "out_s", 15 0, L_0x1af8550;  1 drivers
v0x19d2cd0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a11070 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a168a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1a526d0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1a52710 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1af83a0 .functor BUFZ 16, L_0x1af8300, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19f8140_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74330;  1 drivers
v0x19935f0_0 .net/s *"_s10", 15 0, L_0x1af8210;  1 drivers
v0x192e990_0 .net/s *"_s4", 8 0, L_0x1af7ef0;  1 drivers
v0x192ea50_0 .net/s *"_s6", 8 0, L_0x1af7fe0;  1 drivers
v0x1a0b370_0 .net/s "a", 3 0, v0x19f5890_0;  1 drivers
v0x1a083b0_0 .net/s "a_pad", 4 0, L_0x1af7db0;  1 drivers
v0x1a08490_0 .net/s "b", 3 0, v0x19f5970_0;  1 drivers
v0x1a05610_0 .net/s "c", 15 0, v0x19effa0_0;  1 drivers
v0x1a056f0_0 .net/s "out", 15 0, L_0x1af83a0;  alias, 1 drivers
v0x19fb530_0 .net/s "product", 8 0, L_0x1af80d0;  1 drivers
v0x19fb610_0 .net/s "psum", 15 0, L_0x1af8300;  1 drivers
L_0x1af7db0 .concat [ 4 1 0 0], v0x19f5890_0, L_0x7fd7e5a74330;
L_0x1af7ef0 .extend/s 9, L_0x1af7db0;
L_0x1af7fe0 .extend/s 9, v0x19f5970_0;
L_0x1af80d0 .arith/mult 9, L_0x1af7ef0, L_0x1af7fe0;
L_0x1af8210 .extend/s 16, L_0x1af80d0;
L_0x1af8300 .arith/sum 16, L_0x1af8210, v0x19effa0_0;
S_0x19c9330 .scope generate, "col_num[4]" "col_num[4]" 3 28, 3 28 0, S_0x1a491c0;
 .timescale 0 0;
P_0x19249c0 .param/l "i" 0 3 28, +C4<0100>;
S_0x19c36f0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x19c9330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x19936d0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1993710 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1af90c0 .functor BUFZ 16, L_0x1af8f10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1af9130 .functor BUFZ 4, v0x1973f10_0, C4<0000>, C4<0000>, C4<0000>;
v0x1973f10_0 .var "a_q", 3 0;
v0x1973fd0_0 .var "b_q", 3 0;
v0x196e4f0_0 .var "c_q", 15 0;
v0x1964830_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x19648d0_0 .net "in_n", 15 0, L_0x1af9340;  1 drivers
v0x195e830_0 .net "in_w", 3 0, L_0x1af9210;  1 drivers
v0x195e8f0_0 .net "inst_e", 1 0, v0x1958b90_0;  1 drivers
v0x1958b90_0 .var "inst_q", 1 0;
v0x1958c50_0 .net "inst_w", 1 0, L_0x1af94e0;  1 drivers
v0x1952fa0_0 .var "load_ready_q", 0 0;
v0x194d600_0 .net "mac_out", 15 0, L_0x1af8f10;  1 drivers
v0x194d6c0_0 .net "out_e", 3 0, L_0x1af9130;  1 drivers
v0x1947a80_0 .net "out_s", 15 0, L_0x1af90c0;  1 drivers
v0x1947b60_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x19ac5b0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x19c36f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x19a68b0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x19a68f0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1af8f10 .functor BUFZ 16, L_0x1af8e70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19a0790_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74378;  1 drivers
v0x19969e0_0 .net/s *"_s10", 15 0, L_0x1af8d80;  1 drivers
v0x1996ac0_0 .net/s *"_s4", 8 0, L_0x1af8a60;  1 drivers
v0x1990d40_0 .net/s *"_s6", 8 0, L_0x1af8b50;  1 drivers
v0x1990e20_0 .net/s "a", 3 0, v0x1973f10_0;  1 drivers
v0x198b480_0 .net/s "a_pad", 4 0, L_0x1af89c0;  1 drivers
v0x198b560_0 .net/s "b", 3 0, v0x1973fd0_0;  1 drivers
v0x1985840_0 .net/s "c", 15 0, v0x196e4f0_0;  1 drivers
v0x1985920_0 .net/s "out", 15 0, L_0x1af8f10;  alias, 1 drivers
v0x197f910_0 .net/s "product", 8 0, L_0x1af8c40;  1 drivers
v0x1979ba0_0 .net/s "psum", 15 0, L_0x1af8e70;  1 drivers
L_0x1af89c0 .concat [ 4 1 0 0], v0x1973f10_0, L_0x7fd7e5a74378;
L_0x1af8a60 .extend/s 9, L_0x1af89c0;
L_0x1af8b50 .extend/s 9, v0x1973fd0_0;
L_0x1af8c40 .arith/mult 9, L_0x1af8a60, L_0x1af8b50;
L_0x1af8d80 .extend/s 16, L_0x1af8c40;
L_0x1af8e70 .arith/sum 16, L_0x1af8d80, v0x196e4f0_0;
S_0x1941de0 .scope generate, "col_num[5]" "col_num[5]" 3 28, 3 28 0, S_0x1a491c0;
 .timescale 0 0;
P_0x1944c00 .param/l "i" 0 3 28, +C4<0101>;
S_0x193bc80 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1941de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1931d80 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1931dc0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1af9c80 .functor BUFZ 16, L_0x1af9ad0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1af9cf0 .functor BUFZ 4, v0x192c4a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x192c4a0_0 .var "a_q", 3 0;
v0x191ac40_0 .var "b_q", 3 0;
v0x191ad10_0 .var "c_q", 15 0;
v0x1a897a0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a89840_0 .net "in_n", 15 0, L_0x1af9ef0;  1 drivers
v0x196b2f0_0 .net "in_w", 3 0, L_0x1af9dd0;  1 drivers
v0x196b3d0_0 .net "inst_e", 1 0, v0x1a9a8c0_0;  1 drivers
v0x1a9a8c0_0 .var "inst_q", 1 0;
v0x1a9a9a0_0 .net "inst_w", 1 0, L_0x1af9f90;  1 drivers
v0x1a515f0_0 .var "load_ready_q", 0 0;
v0x1a516b0_0 .net "mac_out", 15 0, L_0x1af9ad0;  1 drivers
v0x1a4b9b0_0 .net "out_e", 3 0, L_0x1af9cf0;  1 drivers
v0x1a4ba70_0 .net "out_s", 15 0, L_0x1af9c80;  1 drivers
v0x1a2a9d0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1920c20 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x193bc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x191d9c0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x191da00 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1af9ad0 .functor BUFZ 16, L_0x1af9a30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a743c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1914fa0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a743c0;  1 drivers
v0x190f310_0 .net/s *"_s10", 15 0, L_0x1af9940;  1 drivers
v0x190f3f0_0 .net/s *"_s4", 8 0, L_0x1af9620;  1 drivers
v0x190c6b0_0 .net/s *"_s6", 8 0, L_0x1af9710;  1 drivers
v0x190c790_0 .net/s "a", 3 0, v0x192c4a0_0;  1 drivers
v0x190a3d0_0 .net/s "a_pad", 4 0, L_0x1af9580;  1 drivers
v0x190a4b0_0 .net/s "b", 3 0, v0x191ac40_0;  1 drivers
v0x19bd6e0_0 .net/s "c", 15 0, v0x191ad10_0;  1 drivers
v0x19bd7a0_0 .net/s "out", 15 0, L_0x1af9ad0;  alias, 1 drivers
v0x19b7af0_0 .net/s "product", 8 0, L_0x1af9800;  1 drivers
v0x19a38f0_0 .net/s "psum", 15 0, L_0x1af9a30;  1 drivers
L_0x1af9580 .concat [ 4 1 0 0], v0x192c4a0_0, L_0x7fd7e5a743c0;
L_0x1af9620 .extend/s 9, L_0x1af9580;
L_0x1af9710 .extend/s 9, v0x191ac40_0;
L_0x1af9800 .arith/mult 9, L_0x1af9620, L_0x1af9710;
L_0x1af9940 .extend/s 16, L_0x1af9800;
L_0x1af9a30 .arith/sum 16, L_0x1af9940, v0x191ad10_0;
S_0x1a24d90 .scope generate, "col_num[6]" "col_num[6]" 3 28, 3 28 0, S_0x1a491c0;
 .timescale 0 0;
P_0x19ecb50 .param/l "i" 0 3 28, +C4<0110>;
S_0x19e6f10 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a24d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x19e1200 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x19e1240 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1afa7f0 .functor BUFZ 16, L_0x1af9470, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1afa860 .functor BUFZ 4, v0x19dbea0_0, C4<0000>, C4<0000>, C4<0000>;
v0x19dbea0_0 .var "a_q", 3 0;
v0x1977280_0 .var "b_q", 3 0;
v0x1977320_0 .var "c_q", 15 0;
v0x19126b0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1912750_0 .net "in_n", 15 0, L_0x1afa9e0;  1 drivers
v0x1a51890_0 .net "in_w", 3 0, L_0x1afa940;  1 drivers
v0x1a51930_0 .net "inst_e", 1 0, v0x1a46ac0_0;  1 drivers
v0x1a46ac0_0 .var "inst_q", 1 0;
v0x1a46b80_0 .net "inst_w", 1 0, L_0x1afab20;  1 drivers
v0x1a460e0_0 .var "load_ready_q", 0 0;
v0x1a0e970_0 .net "mac_out", 15 0, L_0x1af9470;  1 drivers
v0x1a0ea30_0 .net "out_e", 3 0, L_0x1afa860;  1 drivers
v0x19e2020_0 .net "out_s", 15 0, L_0x1afa7f0;  1 drivers
v0x19e20e0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x198dc70 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x19e6f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x19c5fd0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x19c6010 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1af9470 .functor BUFZ 16, L_0x1afa610, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1982460_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74408;  1 drivers
v0x19613e0_0 .net/s *"_s10", 15 0, L_0x1afa520;  1 drivers
v0x19614a0_0 .net/s *"_s4", 8 0, L_0x1afa200;  1 drivers
v0x1929050_0 .net/s *"_s6", 8 0, L_0x1afa2f0;  1 drivers
v0x1929130_0 .net/s "a", 3 0, v0x19dbea0_0;  1 drivers
v0x19234a0_0 .net/s "a_pad", 4 0, L_0x1afa0c0;  1 drivers
v0x1a9a4b0_0 .net/s "b", 3 0, v0x1977280_0;  1 drivers
v0x1a9a570_0 .net/s "c", 15 0, v0x1977320_0;  1 drivers
v0x1a408c0_0 .net/s "out", 15 0, L_0x1af9470;  alias, 1 drivers
v0x19f34b0_0 .net/s "product", 8 0, L_0x1afa3e0;  1 drivers
v0x19f3590_0 .net/s "psum", 15 0, L_0x1afa610;  1 drivers
L_0x1afa0c0 .concat [ 4 1 0 0], v0x19dbea0_0, L_0x7fd7e5a74408;
L_0x1afa200 .extend/s 9, L_0x1afa0c0;
L_0x1afa2f0 .extend/s 9, v0x1977280_0;
L_0x1afa3e0 .arith/mult 9, L_0x1afa200, L_0x1afa2f0;
L_0x1afa520 .extend/s 16, L_0x1afa3e0;
L_0x1afa610 .arith/sum 16, L_0x1afa520, v0x1977320_0;
S_0x19a9eb0 .scope generate, "col_num[7]" "col_num[7]" 3 28, 3 28 0, S_0x1a491c0;
 .timescale 0 0;
P_0x19afad0 .param/l "i" 0 3 28, +C4<0111>;
S_0x194af00 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x19a9eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x19453d0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1945410 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1afb310 .functor BUFZ 16, L_0x1afb160, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1afb380 .functor BUFZ 4, v0x1a848b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1a848b0_0 .var "a_q", 3 0;
v0x1a84990_0 .var "b_q", 3 0;
v0x1a86820_0 .var "c_q", 15 0;
v0x1a868f0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a861d0_0 .net "in_n", 15 0, L_0x1afaa80;  1 drivers
v0x1a86270_0 .net "in_w", 3 0, L_0x1afb460;  1 drivers
v0x1a81710_0 .net "inst_e", 1 0, v0x1a817f0_0;  1 drivers
v0x1a817f0_0 .var "inst_q", 1 0;
v0x1a81320_0 .net "inst_w", 1 0, L_0x1afb5b0;  1 drivers
v0x1a80b30_0 .var "load_ready_q", 0 0;
v0x1a80bf0_0 .net "mac_out", 15 0, L_0x1afb160;  1 drivers
v0x1a80570_0 .net "out_e", 3 0, L_0x1afb380;  1 drivers
v0x1a80630_0 .net "out_s", 15 0, L_0x1afb310;  1 drivers
v0x1a7ba70_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a95530 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x194af00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1a92c10 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1a92c50 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1afb160 .functor BUFZ 16, L_0x1afb0c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a920a0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74450;  1 drivers
v0x1a92140_0 .net/s *"_s10", 15 0, L_0x1afafd0;  1 drivers
v0x1a91a50_0 .net/s *"_s4", 8 0, L_0x1afacb0;  1 drivers
v0x1a91b20_0 .net/s *"_s6", 8 0, L_0x1afada0;  1 drivers
v0x1a8cf80_0 .net/s "a", 3 0, v0x1a848b0_0;  1 drivers
v0x1a8a4f0_0 .net/s "a_pad", 4 0, L_0x1afabc0;  1 drivers
v0x1a8a5d0_0 .net/s "b", 3 0, v0x1a84990_0;  1 drivers
v0x1a8c460_0 .net/s "c", 15 0, v0x1a86820_0;  1 drivers
v0x1a8c520_0 .net/s "out", 15 0, L_0x1afb160;  alias, 1 drivers
v0x1a8bee0_0 .net/s "product", 8 0, L_0x1afae90;  1 drivers
v0x1a87340_0 .net/s "psum", 15 0, L_0x1afb0c0;  1 drivers
L_0x1afabc0 .concat [ 4 1 0 0], v0x1a848b0_0, L_0x7fd7e5a74450;
L_0x1afacb0 .extend/s 9, L_0x1afabc0;
L_0x1afada0 .extend/s 9, v0x1a84990_0;
L_0x1afae90 .arith/mult 9, L_0x1afacb0, L_0x1afada0;
L_0x1afafd0 .extend/s 16, L_0x1afae90;
L_0x1afb0c0 .arith/sum 16, L_0x1afafd0, v0x1a86820_0;
S_0x1a7b680 .scope generate, "col_num[8]" "col_num[8]" 3 28, 3 28 0, S_0x1a491c0;
 .timescale 0 0;
P_0x1a90260 .param/l "i" 0 3 28, +C4<01000>;
S_0x1a7ae90 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a7b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a7a920 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a7a960 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1afbf90 .functor BUFZ 16, L_0x1afbde0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1afc000 .functor BUFZ 4, v0x1a666c0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1a666c0_0 .var "a_q", 3 0;
v0x1a667a0_0 .var "b_q", 3 0;
v0x1a62a70_0 .var "c_q", 15 0;
v0x1a60740_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a607e0_0 .net "in_n", 15 0, L_0x1afb760;  1 drivers
v0x19628b0_0 .net "in_w", 3 0, L_0x1afc450;  1 drivers
v0x1a60350_0 .net "inst_e", 1 0, v0x1a60430_0;  1 drivers
v0x1a60430_0 .var "inst_q", 1 0;
v0x1a5fb60_0 .net "inst_w", 1 0, L_0x1afc7e0;  1 drivers
v0x1a5f5a0_0 .var "load_ready_q", 0 0;
v0x1a5f660_0 .net "mac_out", 15 0, L_0x1afbde0;  1 drivers
v0x1a5aaa0_0 .net "out_e", 3 0, L_0x1afc000;  1 drivers
v0x1a5ab60_0 .net "out_s", 15 0, L_0x1afbf90;  1 drivers
v0x1a5a6b0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a759e0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a7ae90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1a75240 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1a75280 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1afbde0 .functor BUFZ 16, L_0x1afbd40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a70130_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74498;  1 drivers
v0x1a701d0_0 .net/s *"_s10", 15 0, L_0x1afbc50;  1 drivers
v0x1a6f610_0 .net/s *"_s4", 8 0, L_0x1afb930;  1 drivers
v0x1a6f700_0 .net/s *"_s6", 8 0, L_0x1afba20;  1 drivers
v0x1a6efc0_0 .net/s "a", 3 0, v0x1a666c0_0;  1 drivers
v0x1a6a3d0_0 .net/s "a_pad", 4 0, L_0x1afb500;  1 drivers
v0x1a6a4b0_0 .net/s "b", 3 0, v0x1a667a0_0;  1 drivers
v0x1a698b0_0 .net/s "c", 15 0, v0x1a62a70_0;  1 drivers
v0x1a69990_0 .net/s "out", 15 0, L_0x1afbde0;  alias, 1 drivers
v0x1a69260_0 .net/s "product", 8 0, L_0x1afbb10;  1 drivers
v0x1a69320_0 .net/s "psum", 15 0, L_0x1afbd40;  1 drivers
L_0x1afb500 .concat [ 4 1 0 0], v0x1a666c0_0, L_0x7fd7e5a74498;
L_0x1afb930 .extend/s 9, L_0x1afb500;
L_0x1afba20 .extend/s 9, v0x1a667a0_0;
L_0x1afbb10 .arith/mult 9, L_0x1afb930, L_0x1afba20;
L_0x1afbc50 .extend/s 16, L_0x1afbb10;
L_0x1afbd40 .arith/sum 16, L_0x1afbc50, v0x1a62a70_0;
S_0x1a48a30 .scope generate, "row_num[3]" "row_num[3]" 2 29, 2 29 0, S_0x1a89a60;
 .timescale 0 0;
P_0x1a54b10 .param/l "i" 0 2 29, +C4<011>;
S_0x1a43910 .scope module, "mac_row_instance" "mac_row" 2 30, 3 3 0, S_0x1a48a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 128 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /INPUT 128 "in_n"
    .port_info 4 /OUTPUT 8 "valid"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /INPUT 1 "reset"
P_0x1a48480 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x1a484c0 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x1a48500 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x1b043f0 .functor BUFZ 4, L_0x1b051b0, C4<0000>, C4<0000>, C4<0000>;
L_0x1b04960 .functor BUFZ 128, L_0x1b05600, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1b049d0 .functor BUFZ 128, L_0x1b03990, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x192b760_0 .net *"_s100", 0 0, L_0x1b04cd0;  1 drivers
v0x1926bf0_0 .net *"_s102", 0 0, L_0x1b02fc0;  1 drivers
v0x1926cd0_0 .net *"_s104", 0 0, L_0x1b04e80;  1 drivers
v0x1924190_0 .net *"_s77", 3 0, L_0x1b043f0;  1 drivers
v0x19260d0_0 .net *"_s81", 3 0, L_0x1b04130;  1 drivers
L_0x7fd7e5a74768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x19261b0_0 .net *"_s84", 1 0, L_0x7fd7e5a74768;  1 drivers
v0x1925a80_0 .net *"_s90", 0 0, L_0x1b04a90;  1 drivers
v0x1925b60_0 .net *"_s92", 0 0, L_0x1b047d0;  1 drivers
v0x1920fb0_0 .net *"_s94", 0 0, L_0x1b04c30;  1 drivers
v0x191e520_0 .net *"_s96", 0 0, L_0x1b04b30;  1 drivers
v0x191e600_0 .net *"_s98", 0 0, L_0x1b04de0;  1 drivers
v0x1920490_0 .net "ab_wire", 35 0, L_0x1b03eb0;  1 drivers
v0x1920570_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x191fe40_0 .net "in_n", 127 0, L_0x1b05600;  1 drivers
v0x191ff00_0 .net "in_w", 3 0, L_0x1b051b0;  1 drivers
v0x191b390_0 .net "inst_w", 1 0, L_0x1b05740;  1 drivers
RS_0x7fd7e5ac68e8 .resolv tri, L_0x1afeaf0, L_0x1b044b0;
v0x191b470_0 .net8 "inst_wire", 17 0, RS_0x7fd7e5ac68e8;  2 drivers
v0x191a7b0_0 .net "out_s", 127 0, L_0x1b049d0;  1 drivers
v0x191a890_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
v0x191a1f0_0 .net "sum_in_wire", 127 0, L_0x1b04960;  1 drivers
v0x191a2b0_0 .net "sum_out_wire", 127 0, L_0x1b03990;  1 drivers
v0x19156f0_0 .net "valid", 7 0, L_0x1b052e0;  1 drivers
L_0x1afe910 .part L_0x1b03eb0, 0, 4;
L_0x1afe9b0 .part L_0x1b04960, 0, 16;
L_0x1afea50 .part RS_0x7fd7e5ac68e8, 0, 2;
L_0x1afeaf0 .part/pv v0x1a22930_0, 2, 2, 18;
L_0x1aff520 .part L_0x1b03eb0, 4, 4;
L_0x1aff610 .part L_0x1b04960, 16, 16;
L_0x1aff700 .part RS_0x7fd7e5ac68e8, 2, 2;
L_0x1b00090 .part L_0x1b03eb0, 8, 4;
L_0x1b00180 .part L_0x1b04960, 32, 16;
L_0x1b00220 .part RS_0x7fd7e5ac68e8, 4, 2;
L_0x1b00c00 .part L_0x1b03eb0, 12, 4;
L_0x1b00d30 .part L_0x1b04960, 48, 16;
L_0x1b00ed0 .part RS_0x7fd7e5ac68e8, 6, 2;
L_0x1b017c0 .part L_0x1b03eb0, 16, 4;
L_0x1b01860 .part L_0x1b04960, 64, 16;
L_0x1b01900 .part RS_0x7fd7e5ac68e8, 8, 2;
L_0x1b022b0 .part L_0x1b03eb0, 20, 4;
L_0x1b02350 .part L_0x1b04960, 80, 16;
L_0x1b02490 .part RS_0x7fd7e5ac68e8, 10, 2;
L_0x1b02dd0 .part L_0x1b03eb0, 24, 4;
L_0x1b023f0 .part L_0x1b04960, 96, 16;
L_0x1b02f20 .part RS_0x7fd7e5ac68e8, 12, 2;
LS_0x1b03990_0_0 .concat8 [ 16 16 16 16], L_0x1afe7c0, L_0x1aff3d0, L_0x1afff40, L_0x1b00ab0;
LS_0x1b03990_0_4 .concat8 [ 16 16 16 16], L_0x1b01670, L_0x1b02160, L_0x1b02c80, L_0x1b03840;
L_0x1b03990 .concat8 [ 64 64 0 0], LS_0x1b03990_0_0, LS_0x1b03990_0_4;
L_0x1b03d00 .part L_0x1b03eb0, 28, 4;
L_0x1b030d0 .part L_0x1b04960, 112, 16;
L_0x1b04090 .part RS_0x7fd7e5ac68e8, 14, 2;
LS_0x1b03eb0_0_0 .concat8 [ 4 4 4 4], L_0x1b043f0, L_0x1afe830, L_0x1aff440, L_0x1afffb0;
LS_0x1b03eb0_0_4 .concat8 [ 4 4 4 4], L_0x1b00b20, L_0x1b016e0, L_0x1b021d0, L_0x1b02cf0;
LS_0x1b03eb0_0_8 .concat8 [ 4 0 0 0], L_0x1b038b0;
L_0x1b03eb0 .concat8 [ 16 16 4 0], LS_0x1b03eb0_0_0, LS_0x1b03eb0_0_4, LS_0x1b03eb0_0_8;
LS_0x1b044b0_0_0 .concat8 [ 4 2 2 2], L_0x1b04130, v0x1a01c10_0, v0x19de2b0_0, v0x19b8190_0;
LS_0x1b044b0_0_4 .concat8 [ 2 2 2 2], v0x1996d40_0, v0x1979710_0, v0x1953640_0, v0x1931330_0;
L_0x1b044b0 .concat8 [ 10 8 0 0], LS_0x1b044b0_0_0, LS_0x1b044b0_0_4;
L_0x1b04130 .concat [ 2 2 0 0], L_0x1b05740, L_0x7fd7e5a74768;
L_0x1b04a90 .part RS_0x7fd7e5ac68e8, 17, 1;
L_0x1b047d0 .part RS_0x7fd7e5ac68e8, 15, 1;
L_0x1b04c30 .part RS_0x7fd7e5ac68e8, 13, 1;
L_0x1b04b30 .part RS_0x7fd7e5ac68e8, 11, 1;
L_0x1b04de0 .part RS_0x7fd7e5ac68e8, 9, 1;
L_0x1b04cd0 .part RS_0x7fd7e5ac68e8, 7, 1;
L_0x1b02fc0 .part RS_0x7fd7e5ac68e8, 5, 1;
L_0x1b04e80 .part RS_0x7fd7e5ac68e8, 3, 1;
LS_0x1b052e0_0_0 .concat [ 1 1 1 1], L_0x1b04e80, L_0x1b02fc0, L_0x1b04cd0, L_0x1b04de0;
LS_0x1b052e0_0_4 .concat [ 1 1 1 1], L_0x1b04b30, L_0x1b04c30, L_0x1b047d0, L_0x1b04a90;
L_0x1b052e0 .concat [ 4 4 0 0], LS_0x1b052e0_0_0, LS_0x1b052e0_0_4;
S_0x1a3dca0 .scope generate, "col_num[1]" "col_num[1]" 3 28, 3 28 0, S_0x1a43910;
 .timescale 0 0;
P_0x1a3d8b0 .param/l "i" 0 3 28, +C4<01>;
S_0x1a3d0c0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a3dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a3d9c0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a3da00 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1afe7c0 .functor BUFZ 16, L_0x1afe610, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1afe830 .functor BUFZ 4, v0x1a28570_0, C4<0000>, C4<0000>, C4<0000>;
v0x1a28570_0 .var "a_q", 3 0;
v0x1a25ae0_0 .var "b_q", 3 0;
v0x1a25bb0_0 .var "c_q", 15 0;
v0x1a27a50_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a27af0_0 .net "in_n", 15 0, L_0x1afe9b0;  1 drivers
v0x1a27400_0 .net "in_w", 3 0, L_0x1afe910;  1 drivers
v0x1a274e0_0 .net "inst_e", 1 0, v0x1a22930_0;  1 drivers
v0x1a22930_0 .var "inst_q", 1 0;
v0x1a229f0_0 .net "inst_w", 1 0, L_0x1afea50;  1 drivers
v0x1a22540_0 .var "load_ready_q", 0 0;
v0x1a22600_0 .net "mac_out", 15 0, L_0x1afe610;  1 drivers
v0x1a21d50_0 .net "out_e", 3 0, L_0x1afe830;  1 drivers
v0x1a21df0_0 .net "out_s", 15 0, L_0x1afe7c0;  1 drivers
v0x1a21790_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a37ad0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a3d0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1a359f0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1a35a30 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1afe610 .functor BUFZ 16, L_0x1afe570, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a372e0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74528;  1 drivers
v0x1a373a0_0 .net/s *"_s10", 15 0, L_0x1afe480;  1 drivers
v0x1a36d20_0 .net/s *"_s4", 8 0, L_0x1afe160;  1 drivers
v0x1a36e10_0 .net/s *"_s6", 8 0, L_0x1afe250;  1 drivers
v0x1a34140_0 .net/s "a", 3 0, v0x1a28570_0;  1 drivers
v0x1a2e1b0_0 .net/s "a_pad", 4 0, L_0x1afe020;  1 drivers
v0x1a2e290_0 .net/s "b", 3 0, v0x1a25ae0_0;  1 drivers
v0x1a2b720_0 .net/s "c", 15 0, v0x1a25bb0_0;  1 drivers
v0x1a2b7e0_0 .net/s "out", 15 0, L_0x1afe610;  alias, 1 drivers
v0x1a2d760_0 .net/s "product", 8 0, L_0x1afe340;  1 drivers
v0x1a2d040_0 .net/s "psum", 15 0, L_0x1afe570;  1 drivers
L_0x1afe020 .concat [ 4 1 0 0], v0x1a28570_0, L_0x7fd7e5a74528;
L_0x1afe160 .extend/s 9, L_0x1afe020;
L_0x1afe250 .extend/s 9, v0x1a25ae0_0;
L_0x1afe340 .arith/mult 9, L_0x1afe160, L_0x1afe250;
L_0x1afe480 .extend/s 16, L_0x1afe340;
L_0x1afe570 .arith/sum 16, L_0x1afe480, v0x1a25bb0_0;
S_0x1a1cc90 .scope generate, "col_num[2]" "col_num[2]" 3 28, 3 28 0, S_0x1a43910;
 .timescale 0 0;
P_0x1a2d180 .param/l "i" 0 3 28, +C4<010>;
S_0x1a1c8a0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a1cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a1c0b0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a1c0f0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1aff3d0 .functor BUFZ 16, L_0x1aff220, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1aff440 .functor BUFZ 4, v0x1a0a610_0, C4<0000>, C4<0000>, C4<0000>;
v0x1a0a610_0 .var "a_q", 3 0;
v0x1a059a0_0 .var "b_q", 3 0;
v0x1a05a70_0 .var "c_q", 15 0;
v0x1a04eb0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a04f50_0 .net "in_n", 15 0, L_0x1aff610;  1 drivers
v0x1a04830_0 .net "in_w", 3 0, L_0x1aff520;  1 drivers
v0x1a04910_0 .net "inst_e", 1 0, v0x1a01c10_0;  1 drivers
v0x1a01c10_0 .var "inst_q", 1 0;
v0x1a01cf0_0 .net "inst_w", 1 0, L_0x1aff700;  1 drivers
v0x19fe6a0_0 .var "load_ready_q", 0 0;
v0x19fbc80_0 .net "mac_out", 15 0, L_0x1aff220;  1 drivers
v0x19fbd40_0 .net "out_e", 3 0, L_0x1aff440;  1 drivers
v0x19fb890_0 .net "out_s", 15 0, L_0x1aff3d0;  1 drivers
v0x19fb970_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a16ff0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a1c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1a16c50 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1a16c90 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1aff220 .functor BUFZ 16, L_0x1aff180, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a164d0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74570;  1 drivers
v0x1a15e50_0 .net/s *"_s10", 15 0, L_0x1aff090;  1 drivers
v0x1a15f30_0 .net/s *"_s4", 8 0, L_0x1afed70;  1 drivers
v0x1a11400_0 .net/s *"_s6", 8 0, L_0x1afee60;  1 drivers
v0x1a114e0_0 .net/s "a", 3 0, v0x1a0a610_0;  1 drivers
v0x1a10950_0 .net/s "a_pad", 4 0, L_0x1afec30;  1 drivers
v0x1a10290_0 .net/s "b", 3 0, v0x1a059a0_0;  1 drivers
v0x1a10370_0 .net/s "c", 15 0, v0x1a05a70_0;  1 drivers
v0x1a0b700_0 .net/s "out", 15 0, L_0x1aff220;  alias, 1 drivers
v0x1a0abe0_0 .net/s "product", 8 0, L_0x1afef50;  1 drivers
v0x1a0acc0_0 .net/s "psum", 15 0, L_0x1aff180;  1 drivers
L_0x1afec30 .concat [ 4 1 0 0], v0x1a0a610_0, L_0x7fd7e5a74570;
L_0x1afed70 .extend/s 9, L_0x1afec30;
L_0x1afee60 .extend/s 9, v0x1a059a0_0;
L_0x1afef50 .arith/mult 9, L_0x1afed70, L_0x1afee60;
L_0x1aff090 .extend/s 16, L_0x1afef50;
L_0x1aff180 .arith/sum 16, L_0x1aff090, v0x1a05a70_0;
S_0x19faae0 .scope generate, "col_num[3]" "col_num[3]" 3 28, 3 28 0, S_0x1a43910;
 .timescale 0 0;
P_0x19fb190 .param/l "i" 0 3 28, +C4<011>;
S_0x19f5fe0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x19faae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x19f5c40 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x19f5c80 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1afff40 .functor BUFZ 16, L_0x1affd90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1afffb0 .functor BUFZ 4, v0x19e3f90_0, C4<0000>, C4<0000>, C4<0000>;
v0x19e3f90_0 .var "a_q", 3 0;
v0x19e3940_0 .var "b_q", 3 0;
v0x19e3a10_0 .var "c_q", 15 0;
v0x19dee90_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x19def30_0 .net "in_n", 15 0, L_0x1b00180;  1 drivers
v0x19deaa0_0 .net "in_w", 3 0, L_0x1b00090;  1 drivers
v0x19deb80_0 .net "inst_e", 1 0, v0x19de2b0_0;  1 drivers
v0x19de2b0_0 .var "inst_q", 1 0;
v0x19de390_0 .net "inst_w", 1 0, L_0x1b00220;  1 drivers
v0x19ddcf0_0 .var "load_ready_q", 0 0;
v0x19dddb0_0 .net "mac_out", 15 0, L_0x1affd90;  1 drivers
v0x19d9200_0 .net "out_e", 3 0, L_0x1afffb0;  1 drivers
v0x19d92a0_0 .net "out_s", 15 0, L_0x1afff40;  1 drivers
v0x19d8e10_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x19f0330 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x19f5fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x19f4f10 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x19f4f50 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1affd90 .functor BUFZ 16, L_0x1affcf0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a745b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19ef810_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a745b8;  1 drivers
v0x19ef8d0_0 .net/s *"_s10", 15 0, L_0x1affc00;  1 drivers
v0x19ef1c0_0 .net/s *"_s4", 8 0, L_0x1aff8e0;  1 drivers
v0x19ef2b0_0 .net/s *"_s6", 8 0, L_0x1aff9d0;  1 drivers
v0x19ea6f0_0 .net/s "a", 3 0, v0x19e3f90_0;  1 drivers
v0x19e7c60_0 .net/s "a_pad", 4 0, L_0x1aff7a0;  1 drivers
v0x19e7d40_0 .net/s "b", 3 0, v0x19e3940_0;  1 drivers
v0x19e9bd0_0 .net/s "c", 15 0, v0x19e3a10_0;  1 drivers
v0x19e9cb0_0 .net/s "out", 15 0, L_0x1affd90;  alias, 1 drivers
v0x19e9630_0 .net/s "product", 8 0, L_0x1affac0;  1 drivers
v0x19e4ab0_0 .net/s "psum", 15 0, L_0x1affcf0;  1 drivers
L_0x1aff7a0 .concat [ 4 1 0 0], v0x19e3f90_0, L_0x7fd7e5a745b8;
L_0x1aff8e0 .extend/s 9, L_0x1aff7a0;
L_0x1aff9d0 .extend/s 9, v0x19e3940_0;
L_0x1affac0 .arith/mult 9, L_0x1aff8e0, L_0x1aff9d0;
L_0x1affc00 .extend/s 16, L_0x1affac0;
L_0x1affcf0 .arith/sum 16, L_0x1affc00, v0x19e3a10_0;
S_0x19d8620 .scope generate, "col_num[4]" "col_num[4]" 3 28, 3 28 0, S_0x1a43910;
 .timescale 0 0;
P_0x19defd0 .param/l "i" 0 3 28, +C4<0100>;
S_0x19d8060 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x19d8620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x19d3470 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x19d34b0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b00ab0 .functor BUFZ 16, L_0x1b00900, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b00b20 .functor BUFZ 4, v0x19bde30_0, C4<0000>, C4<0000>, C4<0000>;
v0x19bde30_0 .var "a_q", 3 0;
v0x19bda40_0 .var "b_q", 3 0;
v0x19bdb10_0 .var "c_q", 15 0;
v0x19bd250_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x19bd2f0_0 .net "in_n", 15 0, L_0x1b00d30;  1 drivers
v0x19bcc90_0 .net "in_w", 3 0, L_0x1b00c00;  1 drivers
v0x19bcd70_0 .net "inst_e", 1 0, v0x19b8190_0;  1 drivers
v0x19b8190_0 .var "inst_q", 1 0;
v0x19b8270_0 .net "inst_w", 1 0, L_0x1b00ed0;  1 drivers
v0x19b7da0_0 .var "load_ready_q", 0 0;
v0x19b7e60_0 .net "mac_out", 15 0, L_0x1b00900;  1 drivers
v0x19b75b0_0 .net "out_e", 3 0, L_0x1b00b20;  1 drivers
v0x19b7650_0 .net "out_s", 15 0, L_0x1b00ab0;  1 drivers
v0x19b6ff0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x19d2280 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x19d8060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x19d2910 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x19d2950 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b00900 .functor BUFZ 16, L_0x1b00860, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19c96c0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74600;  1 drivers
v0x19c9780_0 .net/s *"_s10", 15 0, L_0x1b00770;  1 drivers
v0x19c6c30_0 .net/s *"_s4", 8 0, L_0x1b00450;  1 drivers
v0x19c6d20_0 .net/s *"_s6", 8 0, L_0x1b00540;  1 drivers
v0x19c8ba0_0 .net/s "a", 3 0, v0x19bde30_0;  1 drivers
v0x19c8550_0 .net/s "a_pad", 4 0, L_0x1b003b0;  1 drivers
v0x19c8630_0 .net/s "b", 3 0, v0x19bda40_0;  1 drivers
v0x19c3a80_0 .net/s "c", 15 0, v0x19bdb10_0;  1 drivers
v0x19c3b60_0 .net/s "out", 15 0, L_0x1b00900;  alias, 1 drivers
v0x19c3010_0 .net/s "product", 8 0, L_0x1b00630;  1 drivers
v0x19c2910_0 .net/s "psum", 15 0, L_0x1b00860;  1 drivers
L_0x1b003b0 .concat [ 4 1 0 0], v0x19bde30_0, L_0x7fd7e5a74600;
L_0x1b00450 .extend/s 9, L_0x1b003b0;
L_0x1b00540 .extend/s 9, v0x19bda40_0;
L_0x1b00630 .arith/mult 9, L_0x1b00450, L_0x1b00540;
L_0x1b00770 .extend/s 16, L_0x1b00630;
L_0x1b00860 .arith/sum 16, L_0x1b00770, v0x19bdb10_0;
S_0x19b24f0 .scope generate, "col_num[5]" "col_num[5]" 3 28, 3 28 0, S_0x1a43910;
 .timescale 0 0;
P_0x19c8cd0 .param/l "i" 0 3 28, +C4<0101>;
S_0x19b1910 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x19b24f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x19b21a0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x19b21e0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b01670 .functor BUFZ 16, L_0x1b014c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b016e0 .functor BUFZ 4, v0x199fde0_0, C4<0000>, C4<0000>, C4<0000>;
v0x199fde0_0 .var "a_q", 3 0;
v0x199d0f0_0 .var "b_q", 3 0;
v0x199d1c0_0 .var "c_q", 15 0;
v0x1999b00_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1999ba0_0 .net "in_n", 15 0, L_0x1b01860;  1 drivers
v0x1997130_0 .net "in_w", 3 0, L_0x1b017c0;  1 drivers
v0x19971f0_0 .net "inst_e", 1 0, v0x1996d40_0;  1 drivers
v0x1996d40_0 .var "inst_q", 1 0;
v0x1996e20_0 .net "inst_w", 1 0, L_0x1b01900;  1 drivers
v0x1996600_0 .var "load_ready_q", 0 0;
v0x1995f90_0 .net "mac_out", 15 0, L_0x1b014c0;  1 drivers
v0x1996050_0 .net "out_e", 3 0, L_0x1b016e0;  1 drivers
v0x1991490_0 .net "out_s", 15 0, L_0x1b01670;  1 drivers
v0x1991570_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x19ab7d0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x19b1910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x19abef0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x19abf30 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b014c0 .functor BUFZ 16, L_0x1b01420, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19a6120_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74648;  1 drivers
v0x19a61c0_0 .net/s *"_s10", 15 0, L_0x1b01330;  1 drivers
v0x19a5ad0_0 .net/s *"_s4", 8 0, L_0x1b01010;  1 drivers
v0x19a5ba0_0 .net/s *"_s6", 8 0, L_0x1b01100;  1 drivers
v0x19a0ee0_0 .net/s "a", 3 0, v0x199fde0_0;  1 drivers
v0x19a0af0_0 .net/s "a_pad", 4 0, L_0x1b00f70;  1 drivers
v0x19a0bd0_0 .net/s "b", 3 0, v0x199d0f0_0;  1 drivers
v0x199ea10_0 .net/s "c", 15 0, v0x199d1c0_0;  1 drivers
v0x199ead0_0 .net/s "out", 15 0, L_0x1b014c0;  alias, 1 drivers
v0x19a0300_0 .net/s "product", 8 0, L_0x1b011f0;  1 drivers
v0x19a03e0_0 .net/s "psum", 15 0, L_0x1b01420;  1 drivers
L_0x1b00f70 .concat [ 4 1 0 0], v0x199fde0_0, L_0x7fd7e5a74648;
L_0x1b01010 .extend/s 9, L_0x1b00f70;
L_0x1b01100 .extend/s 9, v0x199d0f0_0;
L_0x1b011f0 .arith/mult 9, L_0x1b01010, L_0x1b01100;
L_0x1b01330 .extend/s 16, L_0x1b011f0;
L_0x1b01420 .arith/sum 16, L_0x1b01330, v0x199d1c0_0;
S_0x198e9c0 .scope generate, "col_num[6]" "col_num[6]" 3 28, 3 28 0, S_0x1a43910;
 .timescale 0 0;
P_0x1991160 .param/l "i" 0 3 28, +C4<0110>;
S_0x19908b0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x198e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1990340 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1990380 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b02160 .functor BUFZ 16, L_0x1b00e60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b021d0 .functor BUFZ 4, v0x197f430_0, C4<0000>, C4<0000>, C4<0000>;
v0x197f430_0 .var "a_q", 3 0;
v0x197edf0_0 .var "b_q", 3 0;
v0x197eec0_0 .var "c_q", 15 0;
v0x197a320_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x197a3c0_0 .net "in_n", 15 0, L_0x1b02350;  1 drivers
v0x1979f00_0 .net "in_w", 3 0, L_0x1b022b0;  1 drivers
v0x1979fe0_0 .net "inst_e", 1 0, v0x1979710_0;  1 drivers
v0x1979710_0 .var "inst_q", 1 0;
v0x19797f0_0 .net "inst_w", 1 0, L_0x1b02490;  1 drivers
v0x1979200_0 .var "load_ready_q", 0 0;
v0x1974660_0 .net "mac_out", 15 0, L_0x1b00e60;  1 drivers
v0x1974720_0 .net "out_e", 3 0, L_0x1b021d0;  1 drivers
v0x1974270_0 .net "out_s", 15 0, L_0x1b02160;  1 drivers
v0x1974350_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x198acf0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x19908b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1988e50 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1988e90 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b00e60 .functor BUFZ 16, L_0x1b01f80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1985bd0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74690;  1 drivers
v0x1985c70_0 .net/s *"_s10", 15 0, L_0x1b01e90;  1 drivers
v0x1983140_0 .net/s *"_s4", 8 0, L_0x1b01b70;  1 drivers
v0x1983210_0 .net/s *"_s6", 8 0, L_0x1b01c60;  1 drivers
v0x19850b0_0 .net/s "a", 3 0, v0x197f430_0;  1 drivers
v0x1984a60_0 .net/s "a_pad", 4 0, L_0x1b01a30;  1 drivers
v0x1984b40_0 .net/s "b", 3 0, v0x197edf0_0;  1 drivers
v0x197ff90_0 .net/s "c", 15 0, v0x197eec0_0;  1 drivers
v0x1980070_0 .net/s "out", 15 0, L_0x1b00e60;  alias, 1 drivers
v0x197fba0_0 .net/s "product", 8 0, L_0x1b01d50;  1 drivers
v0x197fc80_0 .net/s "psum", 15 0, L_0x1b01f80;  1 drivers
L_0x1b01a30 .concat [ 4 1 0 0], v0x197f430_0, L_0x7fd7e5a74690;
L_0x1b01b70 .extend/s 9, L_0x1b01a30;
L_0x1b01c60 .extend/s 9, v0x197edf0_0;
L_0x1b01d50 .arith/mult 9, L_0x1b01b70, L_0x1b01c60;
L_0x1b01e90 .extend/s 16, L_0x1b01d50;
L_0x1b01f80 .arith/sum 16, L_0x1b01e90, v0x197eec0_0;
S_0x19734c0 .scope generate, "col_num[7]" "col_num[7]" 3 28, 3 28 0, S_0x1a43910;
 .timescale 0 0;
P_0x1973b40 .param/l "i" 0 3 28, +C4<0111>;
S_0x196e880 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x19734c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x196ddb0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x196ddf0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b02c80 .functor BUFZ 16, L_0x1b02ad0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b02cf0 .functor BUFZ 4, v0x1959360_0, C4<0000>, C4<0000>, C4<0000>;
v0x1959360_0 .var "a_q", 3 0;
v0x1958ef0_0 .var "b_q", 3 0;
v0x1958fc0_0 .var "c_q", 15 0;
v0x1958730_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x19587d0_0 .net "in_n", 15 0, L_0x1b023f0;  1 drivers
v0x1958140_0 .net "in_w", 3 0, L_0x1b02dd0;  1 drivers
v0x1958220_0 .net "inst_e", 1 0, v0x1953640_0;  1 drivers
v0x1953640_0 .var "inst_q", 1 0;
v0x1953720_0 .net "inst_w", 1 0, L_0x1b02f20;  1 drivers
v0x1953300_0 .var "load_ready_q", 0 0;
v0x1952a60_0 .net "mac_out", 15 0, L_0x1b02ad0;  1 drivers
v0x1952b20_0 .net "out_e", 3 0, L_0x1b02cf0;  1 drivers
v0x19524a0_0 .net "out_s", 15 0, L_0x1b02c80;  1 drivers
v0x1952580_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1964bc0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x196e880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x196ac20 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x196ac60 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b02ad0 .functor BUFZ 16, L_0x1b02a30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a746d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19640a0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a746d8;  1 drivers
v0x1964140_0 .net/s *"_s10", 15 0, L_0x1b02940;  1 drivers
v0x1963a50_0 .net/s *"_s4", 8 0, L_0x1b02620;  1 drivers
v0x1963b20_0 .net/s *"_s6", 8 0, L_0x1b02710;  1 drivers
v0x195ef80_0 .net/s "a", 3 0, v0x1959360_0;  1 drivers
v0x195eb90_0 .net/s "a_pad", 4 0, L_0x1b02530;  1 drivers
v0x195ec70_0 .net/s "b", 3 0, v0x1958ef0_0;  1 drivers
v0x195e3a0_0 .net/s "c", 15 0, v0x1958fc0_0;  1 drivers
v0x195e480_0 .net/s "out", 15 0, L_0x1b02ad0;  alias, 1 drivers
v0x195dde0_0 .net/s "product", 8 0, L_0x1b02800;  1 drivers
v0x195dec0_0 .net/s "psum", 15 0, L_0x1b02a30;  1 drivers
L_0x1b02530 .concat [ 4 1 0 0], v0x1959360_0, L_0x7fd7e5a746d8;
L_0x1b02620 .extend/s 9, L_0x1b02530;
L_0x1b02710 .extend/s 9, v0x1958ef0_0;
L_0x1b02800 .arith/mult 9, L_0x1b02620, L_0x1b02710;
L_0x1b02940 .extend/s 16, L_0x1b02800;
L_0x1b02a30 .arith/sum 16, L_0x1b02940, v0x1958fc0_0;
S_0x194ce70 .scope generate, "col_num[8]" "col_num[8]" 3 28, 3 28 0, S_0x1a43910;
 .timescale 0 0;
P_0x194da50 .param/l "i" 0 3 28, +C4<01000>;
S_0x194c820 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x194ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1947e60 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1947ea0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b03840 .functor BUFZ 16, L_0x1b03690, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b038b0 .functor BUFZ 4, v0x1934ec0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1934ec0_0 .var "a_q", 3 0;
v0x19324d0_0 .var "b_q", 3 0;
v0x19325a0_0 .var "c_q", 15 0;
v0x1932110_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x19321b0_0 .net "in_n", 15 0, L_0x1b030d0;  1 drivers
v0x19318f0_0 .net "in_w", 3 0, L_0x1b03d00;  1 drivers
v0x19319d0_0 .net "inst_e", 1 0, v0x1931330_0;  1 drivers
v0x1931330_0 .var "inst_q", 1 0;
v0x1931410_0 .net "inst_w", 1 0, L_0x1b04090;  1 drivers
v0x192c8e0_0 .var "load_ready_q", 0 0;
v0x1929da0_0 .net "mac_out", 15 0, L_0x1b03690;  1 drivers
v0x1929e60_0 .net "out_e", 3 0, L_0x1b038b0;  1 drivers
v0x192bd10_0 .net "out_s", 15 0, L_0x1b03840;  1 drivers
v0x192bdf0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1942170 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x194c820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1946d70 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1946db0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b03690 .functor BUFZ 16, L_0x1b035f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1941000_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74720;  1 drivers
v0x19410a0_0 .net/s *"_s10", 15 0, L_0x1b03500;  1 drivers
v0x193c3d0_0 .net/s *"_s4", 8 0, L_0x1b031e0;  1 drivers
v0x193c4a0_0 .net/s *"_s6", 8 0, L_0x1b032d0;  1 drivers
v0x193bfe0_0 .net/s "a", 3 0, v0x1934ec0_0;  1 drivers
v0x193b7f0_0 .net/s "a_pad", 4 0, L_0x1b02e70;  1 drivers
v0x193b8d0_0 .net/s "b", 3 0, v0x19324d0_0;  1 drivers
v0x193b230_0 .net/s "c", 15 0, v0x19325a0_0;  1 drivers
v0x193b310_0 .net/s "out", 15 0, L_0x1b03690;  alias, 1 drivers
v0x1938460_0 .net/s "product", 8 0, L_0x1b033c0;  1 drivers
v0x1938540_0 .net/s "psum", 15 0, L_0x1b035f0;  1 drivers
L_0x1b02e70 .concat [ 4 1 0 0], v0x1934ec0_0, L_0x7fd7e5a74720;
L_0x1b031e0 .extend/s 9, L_0x1b02e70;
L_0x1b032d0 .extend/s 9, v0x19324d0_0;
L_0x1b033c0 .arith/mult 9, L_0x1b031e0, L_0x1b032d0;
L_0x1b03500 .extend/s 16, L_0x1b033c0;
L_0x1b035f0 .arith/sum 16, L_0x1b03500, v0x19325a0_0;
S_0x1915300 .scope generate, "row_num[4]" "row_num[4]" 2 29, 2 29 0, S_0x1a89a60;
 .timescale 0 0;
P_0x191b0d0 .param/l "i" 0 2 29, +C4<0100>;
S_0x1914b10 .scope module, "mac_row_instance" "mac_row" 2 30, 3 3 0, S_0x1915300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 128 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /INPUT 128 "in_n"
    .port_info 4 /OUTPUT 8 "valid"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /INPUT 1 "reset"
P_0x19145a0 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x19145e0 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x1914620 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x1b0bd20 .functor BUFZ 4, L_0x1b0cae0, C4<0000>, C4<0000>, C4<0000>;
L_0x1b0c290 .functor BUFZ 128, L_0x1b0d020, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1b0c300 .functor BUFZ 128, L_0x1b0b2c0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1a9e590_0 .net *"_s100", 0 0, L_0x1b0c600;  1 drivers
v0x1a9e690_0 .net *"_s102", 0 0, L_0x1b0a8f0;  1 drivers
v0x1a9e770_0 .net *"_s104", 0 0, L_0x1b0c7b0;  1 drivers
v0x1a9e860_0 .net *"_s77", 3 0, L_0x1b0bd20;  1 drivers
v0x1a9e940_0 .net *"_s81", 3 0, L_0x1b0ba60;  1 drivers
L_0x7fd7e5a749f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a9ea70_0 .net *"_s84", 1 0, L_0x7fd7e5a749f0;  1 drivers
v0x1a9eb50_0 .net *"_s90", 0 0, L_0x1b0c3c0;  1 drivers
v0x1a9ec30_0 .net *"_s92", 0 0, L_0x1b0c100;  1 drivers
v0x1a9ed10_0 .net *"_s94", 0 0, L_0x1b0c560;  1 drivers
v0x1a9ee80_0 .net *"_s96", 0 0, L_0x1b0c460;  1 drivers
v0x1a9ef60_0 .net *"_s98", 0 0, L_0x1b0c710;  1 drivers
v0x1a9f040_0 .net "ab_wire", 35 0, L_0x1b0b7e0;  1 drivers
v0x1a9f120_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a9f1c0_0 .net "in_n", 127 0, L_0x1b0d020;  1 drivers
v0x1a9f2a0_0 .net "in_w", 3 0, L_0x1b0cae0;  1 drivers
v0x1a9f380_0 .net "inst_w", 1 0, L_0x1b0d150;  1 drivers
RS_0x7fd7e5ac9c78 .resolv tri, L_0x1b06300, L_0x1b0bde0;
v0x1a9f460_0 .net8 "inst_wire", 17 0, RS_0x7fd7e5ac9c78;  2 drivers
v0x1a9f610_0 .net "out_s", 127 0, L_0x1b0c300;  1 drivers
v0x1a9f6b0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
v0x1a9f750_0 .net "sum_in_wire", 127 0, L_0x1b0c290;  1 drivers
v0x1a9f830_0 .net "sum_out_wire", 127 0, L_0x1b0b2c0;  1 drivers
v0x1a9f910_0 .net "valid", 7 0, L_0x1b0cc10;  1 drivers
L_0x1b06120 .part L_0x1b0b7e0, 0, 4;
L_0x1b061c0 .part L_0x1b0c290, 0, 16;
L_0x1b06260 .part RS_0x7fd7e5ac9c78, 0, 2;
L_0x1b06300 .part/pv v0x1a671e0_0, 2, 2, 18;
L_0x1b06d30 .part L_0x1b0b7e0, 4, 4;
L_0x1b06e20 .part L_0x1b0c290, 16, 16;
L_0x1b06f10 .part RS_0x7fd7e5ac9c78, 2, 2;
L_0x1b078a0 .part L_0x1b0b7e0, 8, 4;
L_0x1b07990 .part L_0x1b0c290, 32, 16;
L_0x1b07a30 .part RS_0x7fd7e5ac9c78, 4, 2;
L_0x1b08410 .part L_0x1b0b7e0, 12, 4;
L_0x1b08540 .part L_0x1b0c290, 48, 16;
L_0x1b086e0 .part RS_0x7fd7e5ac9c78, 6, 2;
L_0x1b08fd0 .part L_0x1b0b7e0, 16, 4;
L_0x1b09070 .part L_0x1b0c290, 64, 16;
L_0x1b09110 .part RS_0x7fd7e5ac9c78, 8, 2;
L_0x1b09be0 .part L_0x1b0b7e0, 20, 4;
L_0x1b09c80 .part L_0x1b0c290, 80, 16;
L_0x1b09dc0 .part RS_0x7fd7e5ac9c78, 10, 2;
L_0x1b0a700 .part L_0x1b0b7e0, 24, 4;
L_0x1b09d20 .part L_0x1b0c290, 96, 16;
L_0x1b0a850 .part RS_0x7fd7e5ac9c78, 12, 2;
LS_0x1b0b2c0_0_0 .concat8 [ 16 16 16 16], L_0x1b05fd0, L_0x1b06be0, L_0x1b07750, L_0x1b082c0;
LS_0x1b0b2c0_0_4 .concat8 [ 16 16 16 16], L_0x1b08e80, L_0x1b09a90, L_0x1b0a5b0, L_0x1b0b170;
L_0x1b0b2c0 .concat8 [ 64 64 0 0], LS_0x1b0b2c0_0_0, LS_0x1b0b2c0_0_4;
L_0x1b0b630 .part L_0x1b0b7e0, 28, 4;
L_0x1b0aa00 .part L_0x1b0c290, 112, 16;
L_0x1b0b9c0 .part RS_0x7fd7e5ac9c78, 14, 2;
LS_0x1b0b7e0_0_0 .concat8 [ 4 4 4 4], L_0x1b0bd20, L_0x1b06040, L_0x1b06c50, L_0x1b077c0;
LS_0x1b0b7e0_0_4 .concat8 [ 4 4 4 4], L_0x1b08330, L_0x1b08ef0, L_0x1b09b00, L_0x1b0a620;
LS_0x1b0b7e0_0_8 .concat8 [ 4 0 0 0], L_0x1b0b1e0;
L_0x1b0b7e0 .concat8 [ 16 16 4 0], LS_0x1b0b7e0_0_0, LS_0x1b0b7e0_0_4, LS_0x1b0b7e0_0_8;
LS_0x1b0bde0_0_0 .concat8 [ 4 2 2 2], L_0x1b0ba60, v0x195b910_0, v0x19b5170_0, v0x1a99310_0;
LS_0x1b0bde0_0_4 .concat8 [ 2 2 2 2], v0x1a31100_0, v0x1935160_0, v0x1a9bf90_0, v0x1a9de80_0;
L_0x1b0bde0 .concat8 [ 10 8 0 0], LS_0x1b0bde0_0_0, LS_0x1b0bde0_0_4;
L_0x1b0ba60 .concat [ 2 2 0 0], L_0x1b0d150, L_0x7fd7e5a749f0;
L_0x1b0c3c0 .part RS_0x7fd7e5ac9c78, 17, 1;
L_0x1b0c100 .part RS_0x7fd7e5ac9c78, 15, 1;
L_0x1b0c560 .part RS_0x7fd7e5ac9c78, 13, 1;
L_0x1b0c460 .part RS_0x7fd7e5ac9c78, 11, 1;
L_0x1b0c710 .part RS_0x7fd7e5ac9c78, 9, 1;
L_0x1b0c600 .part RS_0x7fd7e5ac9c78, 7, 1;
L_0x1b0a8f0 .part RS_0x7fd7e5ac9c78, 5, 1;
L_0x1b0c7b0 .part RS_0x7fd7e5ac9c78, 3, 1;
LS_0x1b0cc10_0_0 .concat [ 1 1 1 1], L_0x1b0c7b0, L_0x1b0a8f0, L_0x1b0c600, L_0x1b0c710;
LS_0x1b0cc10_0_4 .concat [ 1 1 1 1], L_0x1b0c460, L_0x1b0c560, L_0x1b0c100, L_0x1b0c3c0;
L_0x1b0cc10 .concat [ 4 4 0 0], LS_0x1b0cc10_0_0, LS_0x1b0cc10_0_4;
S_0x190e8c0 .scope generate, "col_num[1]" "col_num[1]" 3 28, 3 28 0, S_0x1914b10;
 .timescale 0 0;
P_0x190ef30 .param/l "i" 0 3 28, +C4<01>;
S_0x190a6c0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x190e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1909dd0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1909e10 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b05fd0 .functor BUFZ 16, L_0x1b05e20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b06040 .functor BUFZ 4, v0x19d0900_0, C4<0000>, C4<0000>, C4<0000>;
v0x19d0900_0 .var "a_q", 3 0;
v0x19d09f0_0 .var "b_q", 3 0;
v0x1a83a90_0 .var "c_q", 15 0;
v0x1a83b90_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x191d700_0 .net "in_n", 15 0, L_0x1b061c0;  1 drivers
v0x191d7a0_0 .net "in_w", 3 0, L_0x1b06120;  1 drivers
v0x1a67100_0 .net "inst_e", 1 0, v0x1a671e0_0;  1 drivers
v0x1a671e0_0 .var "inst_q", 1 0;
v0x1a39fd0_0 .net "inst_w", 1 0, L_0x1b06260;  1 drivers
v0x1a026d0_0 .var "load_ready_q", 0 0;
v0x1a02790_0 .net "mac_out", 15 0, L_0x1b05e20;  1 drivers
v0x19d5530_0 .net "out_e", 3 0, L_0x1b06040;  1 drivers
v0x19d55f0_0 .net "out_s", 15 0, L_0x1b05fd0;  1 drivers
v0x1970990_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x19b1350 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x190a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x190fab0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x190faf0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b05e20 .functor BUFZ 16, L_0x1b05d80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a747b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a3aca0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a747b0;  1 drivers
v0x1a34bf0_0 .net/s *"_s10", 15 0, L_0x1b05c90;  1 drivers
v0x1a34cb0_0 .net/s *"_s4", 8 0, L_0x1b05970;  1 drivers
v0x19d6140_0 .net/s *"_s6", 8 0, L_0x1b05a60;  1 drivers
v0x19d6220_0 .net/s "a", 3 0, v0x19d0900_0;  1 drivers
v0x19715a0_0 .net/s "a_pad", 4 0, L_0x1b05830;  1 drivers
v0x1971680_0 .net/s "b", 3 0, v0x19d09f0_0;  1 drivers
v0x192a070_0 .net/s "c", 15 0, v0x1a83a90_0;  1 drivers
v0x192a150_0 .net/s "out", 15 0, L_0x1b05e20;  alias, 1 drivers
v0x19d0100_0 .net/s "product", 8 0, L_0x1b05b50;  1 drivers
v0x1a73050_0 .net/s "psum", 15 0, L_0x1b05d80;  1 drivers
L_0x1b05830 .concat [ 4 1 0 0], v0x19d0900_0, L_0x7fd7e5a747b0;
L_0x1b05970 .extend/s 9, L_0x1b05830;
L_0x1b05a60 .extend/s 9, v0x19d09f0_0;
L_0x1b05b50 .arith/mult 9, L_0x1b05970, L_0x1b05a60;
L_0x1b05c90 .extend/s 16, L_0x1b05b50;
L_0x1b05d80 .arith/sum 16, L_0x1b05c90, v0x1a83a90_0;
S_0x193ec30 .scope generate, "col_num[2]" "col_num[2]" 3 28, 3 28 0, S_0x1914b10;
 .timescale 0 0;
P_0x1a3a140 .param/l "i" 0 3 28, +C4<010>;
S_0x1a7dfc0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x193ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a78320 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a78360 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b06be0 .functor BUFZ 16, L_0x1b06a30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b06c50 .functor BUFZ 4, v0x19b4a40_0, C4<0000>, C4<0000>, C4<0000>;
v0x19b4a40_0 .var "a_q", 3 0;
v0x19b4b50_0 .var "b_q", 3 0;
v0x19939e0_0 .var "c_q", 15 0;
v0x1993ae0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x197c840_0 .net "in_n", 15 0, L_0x1b06e20;  1 drivers
v0x197c8e0_0 .net "in_w", 3 0, L_0x1b06d30;  1 drivers
v0x195b830_0 .net "inst_e", 1 0, v0x195b910_0;  1 drivers
v0x195b910_0 .var "inst_q", 1 0;
v0x1955b90_0 .net "inst_w", 1 0, L_0x1b06f10;  1 drivers
v0x194fef0_0 .var "load_ready_q", 0 0;
v0x194ffb0_0 .net "mac_out", 15 0, L_0x1b06a30;  1 drivers
v0x192ed80_0 .net "out_e", 3 0, L_0x1b06c50;  1 drivers
v0x192ee40_0 .net "out_s", 15 0, L_0x1b06be0;  1 drivers
v0x1917c40_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a57350 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a7dfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1a5d110 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1a5d150 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b06a30 .functor BUFZ 16, L_0x1b06990, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a747f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a19540_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a747f8;  1 drivers
v0x1a19600_0 .net/s *"_s10", 15 0, L_0x1b068a0;  1 drivers
v0x1a138a0_0 .net/s *"_s4", 8 0, L_0x1b06580;  1 drivers
v0x1a13960_0 .net/s *"_s6", 8 0, L_0x1b06670;  1 drivers
v0x19f8530_0 .net/s "a", 3 0, v0x19b4a40_0;  1 drivers
v0x19f8660_0 .net/s "a_pad", 4 0, L_0x1b06440;  1 drivers
v0x19f2890_0 .net/s "b", 3 0, v0x19b4b50_0;  1 drivers
v0x19f2950_0 .net/s "c", 15 0, v0x19939e0_0;  1 drivers
v0x19c0380_0 .net/s "out", 15 0, L_0x1b06a30;  alias, 1 drivers
v0x19ba6e0_0 .net/s "product", 8 0, L_0x1b06760;  1 drivers
v0x19ba7c0_0 .net/s "psum", 15 0, L_0x1b06990;  1 drivers
L_0x1b06440 .concat [ 4 1 0 0], v0x19b4a40_0, L_0x7fd7e5a747f8;
L_0x1b06580 .extend/s 9, L_0x1b06440;
L_0x1b06670 .extend/s 9, v0x19b4b50_0;
L_0x1b06760 .arith/mult 9, L_0x1b06580, L_0x1b06670;
L_0x1b068a0 .extend/s 16, L_0x1b06760;
L_0x1b06990 .arith/sum 16, L_0x1b068a0, v0x19939e0_0;
S_0x19087b0 .scope generate, "col_num[3]" "col_num[3]" 3 28, 3 28 0, S_0x1914b10;
 .timescale 0 0;
P_0x1950070 .param/l "i" 0 3 28, +C4<011>;
S_0x1a72d20 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x19087b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a7e610 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a7e650 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b07750 .functor BUFZ 16, L_0x1b075a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b077c0 .functor BUFZ 4, v0x19aef40_0, C4<0000>, C4<0000>, C4<0000>;
v0x19aef40_0 .var "a_q", 3 0;
v0x19af020_0 .var "b_q", 3 0;
v0x19c09d0_0 .var "c_q", 15 0;
v0x19c0aa0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x19bad30_0 .net "in_n", 15 0, L_0x1b07990;  1 drivers
v0x19bae20_0 .net "in_w", 3 0, L_0x1b078a0;  1 drivers
v0x19b5090_0 .net "inst_e", 1 0, v0x19b5170_0;  1 drivers
v0x19b5170_0 .var "inst_q", 1 0;
v0x199dac0_0 .net "inst_w", 1 0, L_0x1b07a30;  1 drivers
v0x1994030_0 .var "load_ready_q", 0 0;
v0x19940f0_0 .net "mac_out", 15 0, L_0x1b075a0;  1 drivers
v0x197ce90_0 .net "out_e", 3 0, L_0x1b077c0;  1 drivers
v0x197cf50_0 .net "out_s", 15 0, L_0x1b07750;  1 drivers
v0x194a410_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a5d640 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a72d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1a7e740 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1a7e780 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b075a0 .functor BUFZ 16, L_0x1b07500, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a57a60_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74840;  1 drivers
v0x1a1f830_0 .net/s *"_s10", 15 0, L_0x1b07410;  1 drivers
v0x1a1f910_0 .net/s *"_s4", 8 0, L_0x1b070f0;  1 drivers
v0x1a19b90_0 .net/s *"_s6", 8 0, L_0x1b071e0;  1 drivers
v0x1a19c70_0 .net/s "a", 3 0, v0x19aef40_0;  1 drivers
v0x1a13ef0_0 .net/s "a_pad", 4 0, L_0x1b06fb0;  1 drivers
v0x1a13fb0_0 .net/s "b", 3 0, v0x19af020_0;  1 drivers
v0x19f8b80_0 .net/s "c", 15 0, v0x19c09d0_0;  1 drivers
v0x19f8c60_0 .net/s "out", 15 0, L_0x1b075a0;  alias, 1 drivers
v0x19f2fb0_0 .net/s "product", 8 0, L_0x1b072d0;  1 drivers
v0x19cfcf0_0 .net/s "psum", 15 0, L_0x1b07500;  1 drivers
L_0x1b06fb0 .concat [ 4 1 0 0], v0x19aef40_0, L_0x7fd7e5a74840;
L_0x1b070f0 .extend/s 9, L_0x1b06fb0;
L_0x1b071e0 .extend/s 9, v0x19af020_0;
L_0x1b072d0 .arith/mult 9, L_0x1b070f0, L_0x1b071e0;
L_0x1b07410 .extend/s 16, L_0x1b072d0;
L_0x1b07500 .arith/sum 16, L_0x1b07410, v0x19c09d0_0;
S_0x195be80 .scope generate, "col_num[4]" "col_num[4]" 3 28, 3 28 0, S_0x1914b10;
 .timescale 0 0;
P_0x19f8d00 .param/l "i" 0 3 28, +C4<0100>;
S_0x19561e0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x195be80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x199dc10 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x199dc50 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b082c0 .functor BUFZ 16, L_0x1b08110, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b08330 .functor BUFZ 4, v0x1977570_0, C4<0000>, C4<0000>, C4<0000>;
v0x1977570_0 .var "a_q", 3 0;
v0x1977680_0 .var "b_q", 3 0;
v0x1912970_0 .var "c_q", 15 0;
v0x1912a70_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x199a7c0_0 .net "in_n", 15 0, L_0x1b08540;  1 drivers
v0x199a860_0 .net "in_w", 3 0, L_0x1b08410;  1 drivers
v0x199a940_0 .net "inst_e", 1 0, v0x1a99310_0;  1 drivers
v0x1a99310_0 .var "inst_q", 1 0;
v0x1a993d0_0 .net "inst_w", 1 0, L_0x1b086e0;  1 drivers
v0x1a994b0_0 .var "load_ready_q", 0 0;
v0x1a66ce0_0 .net "mac_out", 15 0, L_0x1b08110;  1 drivers
v0x1a66d80_0 .net "out_e", 3 0, L_0x1b08330;  1 drivers
v0x1a66e40_0 .net "out_s", 15 0, L_0x1b082c0;  1 drivers
v0x1a022b0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x192f3d0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x19561e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1918290 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x19182d0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b08110 .functor BUFZ 16, L_0x1b08070, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a401f0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74888;  1 drivers
v0x1a402d0_0 .net/s *"_s10", 15 0, L_0x1b07f80;  1 drivers
v0x19db750_0 .net/s *"_s4", 8 0, L_0x1b07c60;  1 drivers
v0x19db810_0 .net/s *"_s6", 8 0, L_0x1b07d50;  1 drivers
v0x1976bb0_0 .net/s "a", 3 0, v0x1977570_0;  1 drivers
v0x1976c90_0 .net/s "a_pad", 4 0, L_0x1b07bc0;  1 drivers
v0x1911fb0_0 .net/s "b", 3 0, v0x1977680_0;  1 drivers
v0x1912090_0 .net/s "c", 15 0, v0x1912970_0;  1 drivers
v0x1a40bb0_0 .net/s "out", 15 0, L_0x1b08110;  alias, 1 drivers
v0x19dc110_0 .net/s "product", 8 0, L_0x1b07e40;  1 drivers
v0x19dc1f0_0 .net/s "psum", 15 0, L_0x1b08070;  1 drivers
L_0x1b07bc0 .concat [ 4 1 0 0], v0x1977570_0, L_0x7fd7e5a74888;
L_0x1b07c60 .extend/s 9, L_0x1b07bc0;
L_0x1b07d50 .extend/s 9, v0x1977680_0;
L_0x1b07e40 .arith/mult 9, L_0x1b07c60, L_0x1b07d50;
L_0x1b07f80 .extend/s 16, L_0x1b07e40;
L_0x1b08070 .arith/sum 16, L_0x1b07f80, v0x1912970_0;
S_0x1a02b90 .scope generate, "col_num[5]" "col_num[5]" 3 28, 3 28 0, S_0x1914b10;
 .timescale 0 0;
P_0x1a02d50 .param/l "i" 0 3 28, +C4<0101>;
S_0x1a675c0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a02b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a67790 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a677d0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b08e80 .functor BUFZ 16, L_0x1b08cd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b08ef0 .functor BUFZ 4, v0x1934810_0, C4<0000>, C4<0000>, C4<0000>;
v0x1934810_0 .var "a_q", 3 0;
v0x1934920_0 .var "b_q", 3 0;
v0x19349f0_0 .var "c_q", 15 0;
v0x1a63610_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a636b0_0 .net "in_n", 15 0, L_0x1b09070;  1 drivers
v0x1a63750_0 .net "in_w", 3 0, L_0x1b08fd0;  1 drivers
v0x1a63810_0 .net "inst_e", 1 0, v0x1a31100_0;  1 drivers
v0x1a31100_0 .var "inst_q", 1 0;
v0x1a311e0_0 .net "inst_w", 1 0, L_0x1b09110;  1 drivers
v0x19cc610_0 .var "load_ready_q", 0 0;
v0x19cc6d0_0 .net "mac_out", 15 0, L_0x1b08cd0;  1 drivers
v0x19cc7c0_0 .net "out_e", 3 0, L_0x1b08ef0;  1 drivers
v0x1967b10_0 .net "out_s", 15 0, L_0x1b08e80;  1 drivers
v0x1967bf0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a995e0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a675c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1a99d60 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1a99da0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b08cd0 .functor BUFZ 16, L_0x1b08c30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a748d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a72a20_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a748d0;  1 drivers
v0x1999ce0_0 .net/s *"_s10", 15 0, L_0x1b08b40;  1 drivers
v0x1999dc0_0 .net/s *"_s4", 8 0, L_0x1b08820;  1 drivers
v0x1999eb0_0 .net/s *"_s6", 8 0, L_0x1b08910;  1 drivers
v0x1a94f00_0 .net/s "a", 3 0, v0x1934810_0;  1 drivers
v0x1a95030_0 .net/s "a_pad", 4 0, L_0x1b08780;  1 drivers
v0x19fdfc0_0 .net/s "b", 3 0, v0x1934920_0;  1 drivers
v0x19fe0a0_0 .net/s "c", 15 0, v0x19349f0_0;  1 drivers
v0x19fe180_0 .net/s "out", 15 0, L_0x1b08cd0;  alias, 1 drivers
v0x1999470_0 .net/s "product", 8 0, L_0x1b08a00;  1 drivers
v0x1999550_0 .net/s "psum", 15 0, L_0x1b08c30;  1 drivers
L_0x1b08780 .concat [ 4 1 0 0], v0x1934810_0, L_0x7fd7e5a748d0;
L_0x1b08820 .extend/s 9, L_0x1b08780;
L_0x1b08910 .extend/s 9, v0x1934920_0;
L_0x1b08a00 .arith/mult 9, L_0x1b08820, L_0x1b08910;
L_0x1b08b40 .extend/s 16, L_0x1b08a00;
L_0x1b08c30 .arith/sum 16, L_0x1b08b40, v0x19349f0_0;
S_0x199d620 .scope generate, "col_num[6]" "col_num[6]" 3 28, 3 28 0, S_0x1914b10;
 .timescale 0 0;
P_0x1a95130 .param/l "i" 0 3 28, +C4<0110>;
S_0x1a6c630 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x199d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a6c800 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a6c840 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b09a90 .functor BUFZ 16, L_0x1b08670, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b09b00 .functor BUFZ 4, v0x1970ed0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1970ed0_0 .var "a_q", 3 0;
v0x1970fb0_0 .var "b_q", 3 0;
v0x1971080_0 .var "c_q", 15 0;
v0x1971180_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x19c0c40_0 .net "in_n", 15 0, L_0x1b09c80;  1 drivers
v0x19c0ce0_0 .net "in_w", 3 0, L_0x1b09be0;  1 drivers
v0x1935080_0 .net "inst_e", 1 0, v0x1935160_0;  1 drivers
v0x1935160_0 .var "inst_q", 1 0;
v0x1935240_0 .net "inst_w", 1 0, L_0x1b09dc0;  1 drivers
v0x1935320_0 .var "load_ready_q", 0 0;
v0x19fe830_0 .net "mac_out", 15 0, L_0x1b08670;  1 drivers
v0x19fe8f0_0 .net "out_e", 3 0, L_0x1b09b00;  1 drivers
v0x19fe9b0_0 .net "out_s", 15 0, L_0x1b09a90;  1 drivers
v0x19fea90_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a07cd0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a6c630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x199d850 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x199d890 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b08670 .functor BUFZ 16, L_0x1b098b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x190c080_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74918;  1 drivers
v0x190c180_0 .net/s *"_s10", 15 0, L_0x1b097c0;  1 drivers
v0x19a3140_0 .net/s *"_s4", 8 0, L_0x1b094a0;  1 drivers
v0x19a3210_0 .net/s *"_s6", 8 0, L_0x1b09590;  1 drivers
v0x19a32f0_0 .net/s "a", 3 0, v0x1970ed0_0;  1 drivers
v0x1a3a510_0 .net/s "a_pad", 4 0, L_0x1afb800;  1 drivers
v0x1a3a5f0_0 .net/s "b", 3 0, v0x1970fb0_0;  1 drivers
v0x1a3a6d0_0 .net/s "c", 15 0, v0x1971080_0;  1 drivers
v0x1a3a7b0_0 .net/s "out", 15 0, L_0x1b08670;  alias, 1 drivers
v0x19d5b40_0 .net/s "product", 8 0, L_0x1b09680;  1 drivers
v0x19d5c20_0 .net/s "psum", 15 0, L_0x1b098b0;  1 drivers
L_0x1afb800 .concat [ 4 1 0 0], v0x1970ed0_0, L_0x7fd7e5a74918;
L_0x1b094a0 .extend/s 9, L_0x1afb800;
L_0x1b09590 .extend/s 9, v0x1970fb0_0;
L_0x1b09680 .arith/mult 9, L_0x1b094a0, L_0x1b09590;
L_0x1b097c0 .extend/s 16, L_0x1b09680;
L_0x1b098b0 .arith/sum 16, L_0x1b097c0, v0x1971080_0;
S_0x180cf40 .scope generate, "col_num[7]" "col_num[7]" 3 28, 3 28 0, S_0x1914b10;
 .timescale 0 0;
P_0x180d100 .param/l "i" 0 3 28, +C4<0111>;
S_0x1a95770 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x180cf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a95940 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a95980 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b0a5b0 .functor BUFZ 16, L_0x1b0a400, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b0a620 .functor BUFZ 4, v0x17fd190_0, C4<0000>, C4<0000>, C4<0000>;
v0x17fd190_0 .var "a_q", 3 0;
v0x17fd2a0_0 .var "b_q", 3 0;
v0x17fd370_0 .var "c_q", 15 0;
v0x17fd470_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a9bdb0_0 .net "in_n", 15 0, L_0x1b09d20;  1 drivers
v0x1a9be50_0 .net "in_w", 3 0, L_0x1b0a700;  1 drivers
v0x1a9bef0_0 .net "inst_e", 1 0, v0x1a9bf90_0;  1 drivers
v0x1a9bf90_0 .var "inst_q", 1 0;
v0x1a9c030_0 .net "inst_w", 1 0, L_0x1b0a850;  1 drivers
v0x1a9c0d0_0 .var "load_ready_q", 0 0;
v0x1a9c170_0 .net "mac_out", 15 0, L_0x1b0a400;  1 drivers
v0x1a9c210_0 .net "out_e", 3 0, L_0x1b0a620;  1 drivers
v0x1a9c2b0_0 .net "out_s", 15 0, L_0x1b0a5b0;  1 drivers
v0x1a9c350_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1804b40 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a95770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1804d10 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1804d50 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b0a400 .functor BUFZ 16, L_0x1b0a360, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a95a20_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74960;  1 drivers
v0x1a30610_0 .net/s *"_s10", 15 0, L_0x1b0a270;  1 drivers
v0x1a306d0_0 .net/s *"_s4", 8 0, L_0x1b09f50;  1 drivers
v0x1a307c0_0 .net/s *"_s6", 8 0, L_0x1b0a040;  1 drivers
v0x1a308a0_0 .net/s "a", 3 0, v0x17fd190_0;  1 drivers
v0x19cbb20_0 .net/s "a_pad", 4 0, L_0x1b09e60;  1 drivers
v0x19cbc00_0 .net/s "b", 3 0, v0x17fd2a0_0;  1 drivers
v0x19cbce0_0 .net/s "c", 15 0, v0x17fd370_0;  1 drivers
v0x19cbdc0_0 .net/s "out", 15 0, L_0x1b0a400;  alias, 1 drivers
v0x19670f0_0 .net/s "product", 8 0, L_0x1b0a130;  1 drivers
v0x19671d0_0 .net/s "psum", 15 0, L_0x1b0a360;  1 drivers
L_0x1b09e60 .concat [ 4 1 0 0], v0x17fd190_0, L_0x7fd7e5a74960;
L_0x1b09f50 .extend/s 9, L_0x1b09e60;
L_0x1b0a040 .extend/s 9, v0x17fd2a0_0;
L_0x1b0a130 .arith/mult 9, L_0x1b09f50, L_0x1b0a040;
L_0x1b0a270 .extend/s 16, L_0x1b0a130;
L_0x1b0a360 .arith/sum 16, L_0x1b0a270, v0x17fd370_0;
S_0x1a9c3f0 .scope generate, "col_num[8]" "col_num[8]" 3 28, 3 28 0, S_0x1914b10;
 .timescale 0 0;
P_0x1a9c570 .param/l "i" 0 3 28, +C4<01000>;
S_0x1a9c610 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a9c3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1a9c7e0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1a9c820 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b0b170 .functor BUFZ 16, L_0x1b0afc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b0b1e0 .functor BUFZ 4, v0x1a9d8d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1a9d8d0_0 .var "a_q", 3 0;
v0x1a9d9b0_0 .var "b_q", 3 0;
v0x1a9da80_0 .var "c_q", 15 0;
v0x1a9db80_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1a9dc20_0 .net "in_n", 15 0, L_0x1b0aa00;  1 drivers
v0x1a9dcc0_0 .net "in_w", 3 0, L_0x1b0b630;  1 drivers
v0x1a9dda0_0 .net "inst_e", 1 0, v0x1a9de80_0;  1 drivers
v0x1a9de80_0 .var "inst_q", 1 0;
v0x1a9df60_0 .net "inst_w", 1 0, L_0x1b0b9c0;  1 drivers
v0x1a9e0d0_0 .var "load_ready_q", 0 0;
v0x1a9e190_0 .net "mac_out", 15 0, L_0x1b0afc0;  1 drivers
v0x1a9e250_0 .net "out_e", 3 0, L_0x1b0b1e0;  1 drivers
v0x1a9e310_0 .net "out_s", 15 0, L_0x1b0b170;  1 drivers
v0x1a9e3f0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1a9ca50 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1a9c610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1a9cbd0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1a9cc10 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b0afc0 .functor BUFZ 16, L_0x1b0af20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a749a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a9cdc0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a749a8;  1 drivers
v0x1a9cea0_0 .net/s *"_s10", 15 0, L_0x1b0ae30;  1 drivers
v0x1a9cf80_0 .net/s *"_s4", 8 0, L_0x1b0ab10;  1 drivers
v0x1a9d070_0 .net/s *"_s6", 8 0, L_0x1b0ac00;  1 drivers
v0x1a9d150_0 .net/s "a", 3 0, v0x1a9d8d0_0;  1 drivers
v0x1a9d280_0 .net/s "a_pad", 4 0, L_0x1b0a7a0;  1 drivers
v0x1a9d360_0 .net/s "b", 3 0, v0x1a9d9b0_0;  1 drivers
v0x1a9d440_0 .net/s "c", 15 0, v0x1a9da80_0;  1 drivers
v0x1a9d520_0 .net/s "out", 15 0, L_0x1b0afc0;  alias, 1 drivers
v0x1a9d690_0 .net/s "product", 8 0, L_0x1b0acf0;  1 drivers
v0x1a9d770_0 .net/s "psum", 15 0, L_0x1b0af20;  1 drivers
L_0x1b0a7a0 .concat [ 4 1 0 0], v0x1a9d8d0_0, L_0x7fd7e5a749a8;
L_0x1b0ab10 .extend/s 9, L_0x1b0a7a0;
L_0x1b0ac00 .extend/s 9, v0x1a9d9b0_0;
L_0x1b0acf0 .arith/mult 9, L_0x1b0ab10, L_0x1b0ac00;
L_0x1b0ae30 .extend/s 16, L_0x1b0acf0;
L_0x1b0af20 .arith/sum 16, L_0x1b0ae30, v0x1a9da80_0;
S_0x1a9fb10 .scope generate, "row_num[5]" "row_num[5]" 2 29, 2 29 0, S_0x1a89a60;
 .timescale 0 0;
P_0x1a9fd20 .param/l "i" 0 2 29, +C4<0101>;
S_0x1a9fde0 .scope module, "mac_row_instance" "mac_row" 2 30, 3 3 0, S_0x1a9fb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 128 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /INPUT 128 "in_n"
    .port_info 4 /OUTPUT 8 "valid"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /INPUT 1 "reset"
P_0x1a9ffb0 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x1a9fff0 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x1aa0030 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x1b135c0 .functor BUFZ 4, L_0x1b14380, C4<0000>, C4<0000>, C4<0000>;
L_0x1b13b30 .functor BUFZ 128, L_0x1b147d0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1b13ba0 .functor BUFZ 128, L_0x1b12b60, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1ab1c20_0 .net *"_s100", 0 0, L_0x1b13ea0;  1 drivers
v0x1ab1d20_0 .net *"_s102", 0 0, L_0x1b12190;  1 drivers
v0x1ab1e00_0 .net *"_s104", 0 0, L_0x1b14050;  1 drivers
v0x1ab1ef0_0 .net *"_s77", 3 0, L_0x1b135c0;  1 drivers
v0x1ab1fd0_0 .net *"_s81", 3 0, L_0x1b13300;  1 drivers
L_0x7fd7e5a74c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ab20b0_0 .net *"_s84", 1 0, L_0x7fd7e5a74c78;  1 drivers
v0x1ab2190_0 .net *"_s90", 0 0, L_0x1b13c60;  1 drivers
v0x1ab2270_0 .net *"_s92", 0 0, L_0x1b139a0;  1 drivers
v0x1ab2350_0 .net *"_s94", 0 0, L_0x1b13e00;  1 drivers
v0x1ab24c0_0 .net *"_s96", 0 0, L_0x1b13d00;  1 drivers
v0x1ab25a0_0 .net *"_s98", 0 0, L_0x1b13fb0;  1 drivers
v0x1ab2680_0 .net "ab_wire", 35 0, L_0x1b13080;  1 drivers
v0x1ab2760_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ab2800_0 .net "in_n", 127 0, L_0x1b147d0;  1 drivers
v0x1ab28e0_0 .net "in_w", 3 0, L_0x1b14380;  1 drivers
v0x1ab29c0_0 .net "inst_w", 1 0, L_0x1b148c0;  1 drivers
RS_0x7fd7e5acd008 .resolv tri, L_0x1b0dd20, L_0x1b13680;
v0x1ab2aa0_0 .net8 "inst_wire", 17 0, RS_0x7fd7e5acd008;  2 drivers
v0x1ab2c50_0 .net "out_s", 127 0, L_0x1b13ba0;  1 drivers
v0x1ab2cf0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
v0x1ab2d90_0 .net "sum_in_wire", 127 0, L_0x1b13b30;  1 drivers
v0x1ab2e70_0 .net "sum_out_wire", 127 0, L_0x1b12b60;  1 drivers
v0x1ab2f50_0 .net "valid", 7 0, L_0x1b144b0;  1 drivers
L_0x1b0db40 .part L_0x1b13080, 0, 4;
L_0x1b0dbe0 .part L_0x1b13b30, 0, 16;
L_0x1b0dc80 .part RS_0x7fd7e5acd008, 0, 2;
L_0x1b0dd20 .part/pv v0x1aa1ea0_0, 2, 2, 18;
L_0x1b0e750 .part L_0x1b13080, 4, 4;
L_0x1b0e840 .part L_0x1b13b30, 16, 16;
L_0x1b0e930 .part RS_0x7fd7e5acd008, 2, 2;
L_0x1b0f2c0 .part L_0x1b13080, 8, 4;
L_0x1b0f3b0 .part L_0x1b13b30, 32, 16;
L_0x1b0f450 .part RS_0x7fd7e5acd008, 4, 2;
L_0x1b0fdd0 .part L_0x1b13080, 12, 4;
L_0x1b0ff00 .part L_0x1b13b30, 48, 16;
L_0x1b100a0 .part RS_0x7fd7e5acd008, 6, 2;
L_0x1b10990 .part L_0x1b13080, 16, 4;
L_0x1b10a30 .part L_0x1b13b30, 64, 16;
L_0x1b10ad0 .part RS_0x7fd7e5acd008, 8, 2;
L_0x1b11480 .part L_0x1b13080, 20, 4;
L_0x1b11520 .part L_0x1b13b30, 80, 16;
L_0x1b11660 .part RS_0x7fd7e5acd008, 10, 2;
L_0x1b11fa0 .part L_0x1b13080, 24, 4;
L_0x1b115c0 .part L_0x1b13b30, 96, 16;
L_0x1b120f0 .part RS_0x7fd7e5acd008, 12, 2;
LS_0x1b12b60_0_0 .concat8 [ 16 16 16 16], L_0x1b0d9f0, L_0x1b0e600, L_0x1b0f170, L_0x1b0fc80;
LS_0x1b12b60_0_4 .concat8 [ 16 16 16 16], L_0x1b10840, L_0x1b11330, L_0x1b11e50, L_0x1b12a10;
L_0x1b12b60 .concat8 [ 64 64 0 0], LS_0x1b12b60_0_0, LS_0x1b12b60_0_4;
L_0x1b12ed0 .part L_0x1b13080, 28, 4;
L_0x1b122a0 .part L_0x1b13b30, 112, 16;
L_0x1b13260 .part RS_0x7fd7e5acd008, 14, 2;
LS_0x1b13080_0_0 .concat8 [ 4 4 4 4], L_0x1b135c0, L_0x1b0da60, L_0x1b0e670, L_0x1b0f1e0;
LS_0x1b13080_0_4 .concat8 [ 4 4 4 4], L_0x1b0fcf0, L_0x1b108b0, L_0x1b113a0, L_0x1b11ec0;
LS_0x1b13080_0_8 .concat8 [ 4 0 0 0], L_0x1b12a80;
L_0x1b13080 .concat8 [ 16 16 4 0], LS_0x1b13080_0_0, LS_0x1b13080_0_4, LS_0x1b13080_0_8;
LS_0x1b13680_0_0 .concat8 [ 4 2 2 2], L_0x1b13300, v0x1aa41d0_0, v0x1aa6510_0, v0x1aa8840_0;
LS_0x1b13680_0_4 .concat8 [ 2 2 2 2], v0x1aaab80_0, v0x1aaceb0_0, v0x1aaf1e0_0, v0x1ab1510_0;
L_0x1b13680 .concat8 [ 10 8 0 0], LS_0x1b13680_0_0, LS_0x1b13680_0_4;
L_0x1b13300 .concat [ 2 2 0 0], L_0x1b148c0, L_0x7fd7e5a74c78;
L_0x1b13c60 .part RS_0x7fd7e5acd008, 17, 1;
L_0x1b139a0 .part RS_0x7fd7e5acd008, 15, 1;
L_0x1b13e00 .part RS_0x7fd7e5acd008, 13, 1;
L_0x1b13d00 .part RS_0x7fd7e5acd008, 11, 1;
L_0x1b13fb0 .part RS_0x7fd7e5acd008, 9, 1;
L_0x1b13ea0 .part RS_0x7fd7e5acd008, 7, 1;
L_0x1b12190 .part RS_0x7fd7e5acd008, 5, 1;
L_0x1b14050 .part RS_0x7fd7e5acd008, 3, 1;
LS_0x1b144b0_0_0 .concat [ 1 1 1 1], L_0x1b14050, L_0x1b12190, L_0x1b13ea0, L_0x1b13fb0;
LS_0x1b144b0_0_4 .concat [ 1 1 1 1], L_0x1b13d00, L_0x1b13e00, L_0x1b139a0, L_0x1b13c60;
L_0x1b144b0 .concat [ 4 4 0 0], LS_0x1b144b0_0_0, LS_0x1b144b0_0_4;
S_0x1aa0210 .scope generate, "col_num[1]" "col_num[1]" 3 28, 3 28 0, S_0x1a9fde0;
 .timescale 0 0;
P_0x1aa0420 .param/l "i" 0 3 28, +C4<01>;
S_0x1aa0500 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1aa0210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1aa06d0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1aa0710 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b0d9f0 .functor BUFZ 16, L_0x1b0d840, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b0da60 .functor BUFZ 4, v0x1aa18f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1aa18f0_0 .var "a_q", 3 0;
v0x1aa19d0_0 .var "b_q", 3 0;
v0x1aa1aa0_0 .var "c_q", 15 0;
v0x1aa1ba0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1aa1c40_0 .net "in_n", 15 0, L_0x1b0dbe0;  1 drivers
v0x1aa1ce0_0 .net "in_w", 3 0, L_0x1b0db40;  1 drivers
v0x1aa1dc0_0 .net "inst_e", 1 0, v0x1aa1ea0_0;  1 drivers
v0x1aa1ea0_0 .var "inst_q", 1 0;
v0x1aa1f80_0 .net "inst_w", 1 0, L_0x1b0dc80;  1 drivers
v0x1aa20f0_0 .var "load_ready_q", 0 0;
v0x1aa21b0_0 .net "mac_out", 15 0, L_0x1b0d840;  1 drivers
v0x1aa2270_0 .net "out_e", 3 0, L_0x1b0da60;  1 drivers
v0x1aa2330_0 .net "out_s", 15 0, L_0x1b0d9f0;  1 drivers
v0x1aa2410_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1aa0990 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1aa0500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1aa0b80 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1aa0bc0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b0d840 .functor BUFZ 16, L_0x1b0d7a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aa0dc0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74a38;  1 drivers
v0x1aa0ec0_0 .net/s *"_s10", 15 0, L_0x1b0d6b0;  1 drivers
v0x1aa0fa0_0 .net/s *"_s4", 8 0, L_0x1b0d390;  1 drivers
v0x1aa1090_0 .net/s *"_s6", 8 0, L_0x1b0d480;  1 drivers
v0x1aa1170_0 .net/s "a", 3 0, v0x1aa18f0_0;  1 drivers
v0x1aa12a0_0 .net/s "a_pad", 4 0, L_0x1b0d2f0;  1 drivers
v0x1aa1380_0 .net/s "b", 3 0, v0x1aa19d0_0;  1 drivers
v0x1aa1460_0 .net/s "c", 15 0, v0x1aa1aa0_0;  1 drivers
v0x1aa1540_0 .net/s "out", 15 0, L_0x1b0d840;  alias, 1 drivers
v0x1aa16b0_0 .net/s "product", 8 0, L_0x1b0d570;  1 drivers
v0x1aa1790_0 .net/s "psum", 15 0, L_0x1b0d7a0;  1 drivers
L_0x1b0d2f0 .concat [ 4 1 0 0], v0x1aa18f0_0, L_0x7fd7e5a74a38;
L_0x1b0d390 .extend/s 9, L_0x1b0d2f0;
L_0x1b0d480 .extend/s 9, v0x1aa19d0_0;
L_0x1b0d570 .arith/mult 9, L_0x1b0d390, L_0x1b0d480;
L_0x1b0d6b0 .extend/s 16, L_0x1b0d570;
L_0x1b0d7a0 .arith/sum 16, L_0x1b0d6b0, v0x1aa1aa0_0;
S_0x1aa25b0 .scope generate, "col_num[2]" "col_num[2]" 3 28, 3 28 0, S_0x1a9fde0;
 .timescale 0 0;
P_0x1aa2770 .param/l "i" 0 3 28, +C4<010>;
S_0x1aa2830 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1aa25b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1aa2a00 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1aa2a40 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b0e600 .functor BUFZ 16, L_0x1b0e450, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b0e670 .functor BUFZ 4, v0x1aa3c20_0, C4<0000>, C4<0000>, C4<0000>;
v0x1aa3c20_0 .var "a_q", 3 0;
v0x1aa3d00_0 .var "b_q", 3 0;
v0x1aa3dd0_0 .var "c_q", 15 0;
v0x1aa3ed0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1aa3f70_0 .net "in_n", 15 0, L_0x1b0e840;  1 drivers
v0x1aa4010_0 .net "in_w", 3 0, L_0x1b0e750;  1 drivers
v0x1aa40f0_0 .net "inst_e", 1 0, v0x1aa41d0_0;  1 drivers
v0x1aa41d0_0 .var "inst_q", 1 0;
v0x1aa42b0_0 .net "inst_w", 1 0, L_0x1b0e930;  1 drivers
v0x1aa4420_0 .var "load_ready_q", 0 0;
v0x1aa44e0_0 .net "mac_out", 15 0, L_0x1b0e450;  1 drivers
v0x1aa45a0_0 .net "out_e", 3 0, L_0x1b0e670;  1 drivers
v0x1aa4660_0 .net "out_s", 15 0, L_0x1b0e600;  1 drivers
v0x1aa4740_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1aa2cc0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1aa2830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1aa2eb0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1aa2ef0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b0e450 .functor BUFZ 16, L_0x1b0e3b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aa30f0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74a80;  1 drivers
v0x1aa31f0_0 .net/s *"_s10", 15 0, L_0x1b0e2c0;  1 drivers
v0x1aa32d0_0 .net/s *"_s4", 8 0, L_0x1b0dfa0;  1 drivers
v0x1aa33c0_0 .net/s *"_s6", 8 0, L_0x1b0e090;  1 drivers
v0x1aa34a0_0 .net/s "a", 3 0, v0x1aa3c20_0;  1 drivers
v0x1aa35d0_0 .net/s "a_pad", 4 0, L_0x1b0de60;  1 drivers
v0x1aa36b0_0 .net/s "b", 3 0, v0x1aa3d00_0;  1 drivers
v0x1aa3790_0 .net/s "c", 15 0, v0x1aa3dd0_0;  1 drivers
v0x1aa3870_0 .net/s "out", 15 0, L_0x1b0e450;  alias, 1 drivers
v0x1aa39e0_0 .net/s "product", 8 0, L_0x1b0e180;  1 drivers
v0x1aa3ac0_0 .net/s "psum", 15 0, L_0x1b0e3b0;  1 drivers
L_0x1b0de60 .concat [ 4 1 0 0], v0x1aa3c20_0, L_0x7fd7e5a74a80;
L_0x1b0dfa0 .extend/s 9, L_0x1b0de60;
L_0x1b0e090 .extend/s 9, v0x1aa3d00_0;
L_0x1b0e180 .arith/mult 9, L_0x1b0dfa0, L_0x1b0e090;
L_0x1b0e2c0 .extend/s 16, L_0x1b0e180;
L_0x1b0e3b0 .arith/sum 16, L_0x1b0e2c0, v0x1aa3dd0_0;
S_0x1aa48e0 .scope generate, "col_num[3]" "col_num[3]" 3 28, 3 28 0, S_0x1a9fde0;
 .timescale 0 0;
P_0x1aa4ad0 .param/l "i" 0 3 28, +C4<011>;
S_0x1aa4b70 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1aa48e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1aa4d40 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1aa4d80 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b0f170 .functor BUFZ 16, L_0x1b0efc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b0f1e0 .functor BUFZ 4, v0x1aa5f60_0, C4<0000>, C4<0000>, C4<0000>;
v0x1aa5f60_0 .var "a_q", 3 0;
v0x1aa6040_0 .var "b_q", 3 0;
v0x1aa6110_0 .var "c_q", 15 0;
v0x1aa6210_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1aa62b0_0 .net "in_n", 15 0, L_0x1b0f3b0;  1 drivers
v0x1aa6350_0 .net "in_w", 3 0, L_0x1b0f2c0;  1 drivers
v0x1aa6430_0 .net "inst_e", 1 0, v0x1aa6510_0;  1 drivers
v0x1aa6510_0 .var "inst_q", 1 0;
v0x1aa65f0_0 .net "inst_w", 1 0, L_0x1b0f450;  1 drivers
v0x1aa6760_0 .var "load_ready_q", 0 0;
v0x1aa6820_0 .net "mac_out", 15 0, L_0x1b0efc0;  1 drivers
v0x1aa68e0_0 .net "out_e", 3 0, L_0x1b0f1e0;  1 drivers
v0x1aa69a0_0 .net "out_s", 15 0, L_0x1b0f170;  1 drivers
v0x1aa6a80_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1aa5000 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1aa4b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1aa51f0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1aa5230 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b0efc0 .functor BUFZ 16, L_0x1b0ef20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aa5430_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74ac8;  1 drivers
v0x1aa5530_0 .net/s *"_s10", 15 0, L_0x1b0ee30;  1 drivers
v0x1aa5610_0 .net/s *"_s4", 8 0, L_0x1b0eb10;  1 drivers
v0x1aa5700_0 .net/s *"_s6", 8 0, L_0x1b0ec00;  1 drivers
v0x1aa57e0_0 .net/s "a", 3 0, v0x1aa5f60_0;  1 drivers
v0x1aa5910_0 .net/s "a_pad", 4 0, L_0x1b0e9d0;  1 drivers
v0x1aa59f0_0 .net/s "b", 3 0, v0x1aa6040_0;  1 drivers
v0x1aa5ad0_0 .net/s "c", 15 0, v0x1aa6110_0;  1 drivers
v0x1aa5bb0_0 .net/s "out", 15 0, L_0x1b0efc0;  alias, 1 drivers
v0x1aa5d20_0 .net/s "product", 8 0, L_0x1b0ecf0;  1 drivers
v0x1aa5e00_0 .net/s "psum", 15 0, L_0x1b0ef20;  1 drivers
L_0x1b0e9d0 .concat [ 4 1 0 0], v0x1aa5f60_0, L_0x7fd7e5a74ac8;
L_0x1b0eb10 .extend/s 9, L_0x1b0e9d0;
L_0x1b0ec00 .extend/s 9, v0x1aa6040_0;
L_0x1b0ecf0 .arith/mult 9, L_0x1b0eb10, L_0x1b0ec00;
L_0x1b0ee30 .extend/s 16, L_0x1b0ecf0;
L_0x1b0ef20 .arith/sum 16, L_0x1b0ee30, v0x1aa6110_0;
S_0x1aa6c20 .scope generate, "col_num[4]" "col_num[4]" 3 28, 3 28 0, S_0x1a9fde0;
 .timescale 0 0;
P_0x1aa6de0 .param/l "i" 0 3 28, +C4<0100>;
S_0x1aa6ea0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1aa6c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1aa7070 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1aa70b0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b0fc80 .functor BUFZ 16, L_0x1b0fad0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b0fcf0 .functor BUFZ 4, v0x1aa8290_0, C4<0000>, C4<0000>, C4<0000>;
v0x1aa8290_0 .var "a_q", 3 0;
v0x1aa8370_0 .var "b_q", 3 0;
v0x1aa8440_0 .var "c_q", 15 0;
v0x1aa8540_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1aa85e0_0 .net "in_n", 15 0, L_0x1b0ff00;  1 drivers
v0x1aa8680_0 .net "in_w", 3 0, L_0x1b0fdd0;  1 drivers
v0x1aa8760_0 .net "inst_e", 1 0, v0x1aa8840_0;  1 drivers
v0x1aa8840_0 .var "inst_q", 1 0;
v0x1aa8920_0 .net "inst_w", 1 0, L_0x1b100a0;  1 drivers
v0x1aa8a90_0 .var "load_ready_q", 0 0;
v0x1aa8b50_0 .net "mac_out", 15 0, L_0x1b0fad0;  1 drivers
v0x1aa8c10_0 .net "out_e", 3 0, L_0x1b0fcf0;  1 drivers
v0x1aa8cd0_0 .net "out_s", 15 0, L_0x1b0fc80;  1 drivers
v0x1aa8db0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1aa7330 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1aa6ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1aa7520 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1aa7560 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b0fad0 .functor BUFZ 16, L_0x1b0fa30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aa7760_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74b10;  1 drivers
v0x1aa7860_0 .net/s *"_s10", 15 0, L_0x1b0f940;  1 drivers
v0x1aa7940_0 .net/s *"_s4", 8 0, L_0x1b0f620;  1 drivers
v0x1aa7a30_0 .net/s *"_s6", 8 0, L_0x1b0f710;  1 drivers
v0x1aa7b10_0 .net/s "a", 3 0, v0x1aa8290_0;  1 drivers
v0x1aa7c40_0 .net/s "a_pad", 4 0, L_0x1b0f580;  1 drivers
v0x1aa7d20_0 .net/s "b", 3 0, v0x1aa8370_0;  1 drivers
v0x1aa7e00_0 .net/s "c", 15 0, v0x1aa8440_0;  1 drivers
v0x1aa7ee0_0 .net/s "out", 15 0, L_0x1b0fad0;  alias, 1 drivers
v0x1aa8050_0 .net/s "product", 8 0, L_0x1b0f800;  1 drivers
v0x1aa8130_0 .net/s "psum", 15 0, L_0x1b0fa30;  1 drivers
L_0x1b0f580 .concat [ 4 1 0 0], v0x1aa8290_0, L_0x7fd7e5a74b10;
L_0x1b0f620 .extend/s 9, L_0x1b0f580;
L_0x1b0f710 .extend/s 9, v0x1aa8370_0;
L_0x1b0f800 .arith/mult 9, L_0x1b0f620, L_0x1b0f710;
L_0x1b0f940 .extend/s 16, L_0x1b0f800;
L_0x1b0fa30 .arith/sum 16, L_0x1b0f940, v0x1aa8440_0;
S_0x1aa8f50 .scope generate, "col_num[5]" "col_num[5]" 3 28, 3 28 0, S_0x1a9fde0;
 .timescale 0 0;
P_0x1aa9160 .param/l "i" 0 3 28, +C4<0101>;
S_0x1aa9220 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1aa8f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1aa93f0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1aa9430 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b10840 .functor BUFZ 16, L_0x1b10690, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b108b0 .functor BUFZ 4, v0x1aaa5d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1aaa5d0_0 .var "a_q", 3 0;
v0x1aaa6b0_0 .var "b_q", 3 0;
v0x1aaa780_0 .var "c_q", 15 0;
v0x1aaa880_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1aaa920_0 .net "in_n", 15 0, L_0x1b10a30;  1 drivers
v0x1aaa9c0_0 .net "in_w", 3 0, L_0x1b10990;  1 drivers
v0x1aaaaa0_0 .net "inst_e", 1 0, v0x1aaab80_0;  1 drivers
v0x1aaab80_0 .var "inst_q", 1 0;
v0x1aaac60_0 .net "inst_w", 1 0, L_0x1b10ad0;  1 drivers
v0x1aaadd0_0 .var "load_ready_q", 0 0;
v0x1aaae90_0 .net "mac_out", 15 0, L_0x1b10690;  1 drivers
v0x1aaaf50_0 .net "out_e", 3 0, L_0x1b108b0;  1 drivers
v0x1aab010_0 .net "out_s", 15 0, L_0x1b10840;  1 drivers
v0x1aab0f0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1aa96b0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1aa9220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1aa9880 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1aa98c0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b10690 .functor BUFZ 16, L_0x1b105f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aa9ac0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74b58;  1 drivers
v0x1aa9ba0_0 .net/s *"_s10", 15 0, L_0x1b10500;  1 drivers
v0x1aa9c80_0 .net/s *"_s4", 8 0, L_0x1b101e0;  1 drivers
v0x1aa9d70_0 .net/s *"_s6", 8 0, L_0x1b102d0;  1 drivers
v0x1aa9e50_0 .net/s "a", 3 0, v0x1aaa5d0_0;  1 drivers
v0x1aa9f80_0 .net/s "a_pad", 4 0, L_0x1b10140;  1 drivers
v0x1aaa060_0 .net/s "b", 3 0, v0x1aaa6b0_0;  1 drivers
v0x1aaa140_0 .net/s "c", 15 0, v0x1aaa780_0;  1 drivers
v0x1aaa220_0 .net/s "out", 15 0, L_0x1b10690;  alias, 1 drivers
v0x1aaa390_0 .net/s "product", 8 0, L_0x1b103c0;  1 drivers
v0x1aaa470_0 .net/s "psum", 15 0, L_0x1b105f0;  1 drivers
L_0x1b10140 .concat [ 4 1 0 0], v0x1aaa5d0_0, L_0x7fd7e5a74b58;
L_0x1b101e0 .extend/s 9, L_0x1b10140;
L_0x1b102d0 .extend/s 9, v0x1aaa6b0_0;
L_0x1b103c0 .arith/mult 9, L_0x1b101e0, L_0x1b102d0;
L_0x1b10500 .extend/s 16, L_0x1b103c0;
L_0x1b105f0 .arith/sum 16, L_0x1b10500, v0x1aaa780_0;
S_0x1aab290 .scope generate, "col_num[6]" "col_num[6]" 3 28, 3 28 0, S_0x1a9fde0;
 .timescale 0 0;
P_0x1aab450 .param/l "i" 0 3 28, +C4<0110>;
S_0x1aab510 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1aab290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1aab6e0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1aab720 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b11330 .functor BUFZ 16, L_0x1b10030, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b113a0 .functor BUFZ 4, v0x1aac900_0, C4<0000>, C4<0000>, C4<0000>;
v0x1aac900_0 .var "a_q", 3 0;
v0x1aac9e0_0 .var "b_q", 3 0;
v0x1aacab0_0 .var "c_q", 15 0;
v0x1aacbb0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1aacc50_0 .net "in_n", 15 0, L_0x1b11520;  1 drivers
v0x1aaccf0_0 .net "in_w", 3 0, L_0x1b11480;  1 drivers
v0x1aacdd0_0 .net "inst_e", 1 0, v0x1aaceb0_0;  1 drivers
v0x1aaceb0_0 .var "inst_q", 1 0;
v0x1aacf90_0 .net "inst_w", 1 0, L_0x1b11660;  1 drivers
v0x1aad100_0 .var "load_ready_q", 0 0;
v0x1aad1c0_0 .net "mac_out", 15 0, L_0x1b10030;  1 drivers
v0x1aad280_0 .net "out_e", 3 0, L_0x1b113a0;  1 drivers
v0x1aad340_0 .net "out_s", 15 0, L_0x1b11330;  1 drivers
v0x1aad420_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1aab9a0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1aab510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1aabb90 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1aabbd0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b10030 .functor BUFZ 16, L_0x1b11150, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aabdd0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74ba0;  1 drivers
v0x1aabed0_0 .net/s *"_s10", 15 0, L_0x1b11060;  1 drivers
v0x1aabfb0_0 .net/s *"_s4", 8 0, L_0x1b10d40;  1 drivers
v0x1aac0a0_0 .net/s *"_s6", 8 0, L_0x1b10e30;  1 drivers
v0x1aac180_0 .net/s "a", 3 0, v0x1aac900_0;  1 drivers
v0x1aac2b0_0 .net/s "a_pad", 4 0, L_0x1b10c00;  1 drivers
v0x1aac390_0 .net/s "b", 3 0, v0x1aac9e0_0;  1 drivers
v0x1aac470_0 .net/s "c", 15 0, v0x1aacab0_0;  1 drivers
v0x1aac550_0 .net/s "out", 15 0, L_0x1b10030;  alias, 1 drivers
v0x1aac6c0_0 .net/s "product", 8 0, L_0x1b10f20;  1 drivers
v0x1aac7a0_0 .net/s "psum", 15 0, L_0x1b11150;  1 drivers
L_0x1b10c00 .concat [ 4 1 0 0], v0x1aac900_0, L_0x7fd7e5a74ba0;
L_0x1b10d40 .extend/s 9, L_0x1b10c00;
L_0x1b10e30 .extend/s 9, v0x1aac9e0_0;
L_0x1b10f20 .arith/mult 9, L_0x1b10d40, L_0x1b10e30;
L_0x1b11060 .extend/s 16, L_0x1b10f20;
L_0x1b11150 .arith/sum 16, L_0x1b11060, v0x1aacab0_0;
S_0x1aad5c0 .scope generate, "col_num[7]" "col_num[7]" 3 28, 3 28 0, S_0x1a9fde0;
 .timescale 0 0;
P_0x1aad780 .param/l "i" 0 3 28, +C4<0111>;
S_0x1aad840 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1aad5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1aada10 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1aada50 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b11e50 .functor BUFZ 16, L_0x1b11ca0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b11ec0 .functor BUFZ 4, v0x1aaec30_0, C4<0000>, C4<0000>, C4<0000>;
v0x1aaec30_0 .var "a_q", 3 0;
v0x1aaed10_0 .var "b_q", 3 0;
v0x1aaede0_0 .var "c_q", 15 0;
v0x1aaeee0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1aaef80_0 .net "in_n", 15 0, L_0x1b115c0;  1 drivers
v0x1aaf020_0 .net "in_w", 3 0, L_0x1b11fa0;  1 drivers
v0x1aaf100_0 .net "inst_e", 1 0, v0x1aaf1e0_0;  1 drivers
v0x1aaf1e0_0 .var "inst_q", 1 0;
v0x1aaf2c0_0 .net "inst_w", 1 0, L_0x1b120f0;  1 drivers
v0x1aaf430_0 .var "load_ready_q", 0 0;
v0x1aaf4f0_0 .net "mac_out", 15 0, L_0x1b11ca0;  1 drivers
v0x1aaf5b0_0 .net "out_e", 3 0, L_0x1b11ec0;  1 drivers
v0x1aaf670_0 .net "out_s", 15 0, L_0x1b11e50;  1 drivers
v0x1aaf750_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1aadcd0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1aad840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1aadec0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1aadf00 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b11ca0 .functor BUFZ 16, L_0x1b11c00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aae100_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74be8;  1 drivers
v0x1aae200_0 .net/s *"_s10", 15 0, L_0x1b11b10;  1 drivers
v0x1aae2e0_0 .net/s *"_s4", 8 0, L_0x1b117f0;  1 drivers
v0x1aae3d0_0 .net/s *"_s6", 8 0, L_0x1b118e0;  1 drivers
v0x1aae4b0_0 .net/s "a", 3 0, v0x1aaec30_0;  1 drivers
v0x1aae5e0_0 .net/s "a_pad", 4 0, L_0x1b11700;  1 drivers
v0x1aae6c0_0 .net/s "b", 3 0, v0x1aaed10_0;  1 drivers
v0x1aae7a0_0 .net/s "c", 15 0, v0x1aaede0_0;  1 drivers
v0x1aae880_0 .net/s "out", 15 0, L_0x1b11ca0;  alias, 1 drivers
v0x1aae9f0_0 .net/s "product", 8 0, L_0x1b119d0;  1 drivers
v0x1aaead0_0 .net/s "psum", 15 0, L_0x1b11c00;  1 drivers
L_0x1b11700 .concat [ 4 1 0 0], v0x1aaec30_0, L_0x7fd7e5a74be8;
L_0x1b117f0 .extend/s 9, L_0x1b11700;
L_0x1b118e0 .extend/s 9, v0x1aaed10_0;
L_0x1b119d0 .arith/mult 9, L_0x1b117f0, L_0x1b118e0;
L_0x1b11b10 .extend/s 16, L_0x1b119d0;
L_0x1b11c00 .arith/sum 16, L_0x1b11b10, v0x1aaede0_0;
S_0x1aaf8f0 .scope generate, "col_num[8]" "col_num[8]" 3 28, 3 28 0, S_0x1a9fde0;
 .timescale 0 0;
P_0x1aafab0 .param/l "i" 0 3 28, +C4<01000>;
S_0x1aafb70 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1aaf8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1aafd40 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1aafd80 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b12a10 .functor BUFZ 16, L_0x1b12860, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b12a80 .functor BUFZ 4, v0x1ab0f60_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ab0f60_0 .var "a_q", 3 0;
v0x1ab1040_0 .var "b_q", 3 0;
v0x1ab1110_0 .var "c_q", 15 0;
v0x1ab1210_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ab12b0_0 .net "in_n", 15 0, L_0x1b122a0;  1 drivers
v0x1ab1350_0 .net "in_w", 3 0, L_0x1b12ed0;  1 drivers
v0x1ab1430_0 .net "inst_e", 1 0, v0x1ab1510_0;  1 drivers
v0x1ab1510_0 .var "inst_q", 1 0;
v0x1ab15f0_0 .net "inst_w", 1 0, L_0x1b13260;  1 drivers
v0x1ab1760_0 .var "load_ready_q", 0 0;
v0x1ab1820_0 .net "mac_out", 15 0, L_0x1b12860;  1 drivers
v0x1ab18e0_0 .net "out_e", 3 0, L_0x1b12a80;  1 drivers
v0x1ab19a0_0 .net "out_s", 15 0, L_0x1b12a10;  1 drivers
v0x1ab1a80_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ab0000 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1aafb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ab01f0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ab0230 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b12860 .functor BUFZ 16, L_0x1b127c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab0430_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74c30;  1 drivers
v0x1ab0530_0 .net/s *"_s10", 15 0, L_0x1b126d0;  1 drivers
v0x1ab0610_0 .net/s *"_s4", 8 0, L_0x1b123b0;  1 drivers
v0x1ab0700_0 .net/s *"_s6", 8 0, L_0x1b124a0;  1 drivers
v0x1ab07e0_0 .net/s "a", 3 0, v0x1ab0f60_0;  1 drivers
v0x1ab0910_0 .net/s "a_pad", 4 0, L_0x1b12040;  1 drivers
v0x1ab09f0_0 .net/s "b", 3 0, v0x1ab1040_0;  1 drivers
v0x1ab0ad0_0 .net/s "c", 15 0, v0x1ab1110_0;  1 drivers
v0x1ab0bb0_0 .net/s "out", 15 0, L_0x1b12860;  alias, 1 drivers
v0x1ab0d20_0 .net/s "product", 8 0, L_0x1b12590;  1 drivers
v0x1ab0e00_0 .net/s "psum", 15 0, L_0x1b127c0;  1 drivers
L_0x1b12040 .concat [ 4 1 0 0], v0x1ab0f60_0, L_0x7fd7e5a74c30;
L_0x1b123b0 .extend/s 9, L_0x1b12040;
L_0x1b124a0 .extend/s 9, v0x1ab1040_0;
L_0x1b12590 .arith/mult 9, L_0x1b123b0, L_0x1b124a0;
L_0x1b126d0 .extend/s 16, L_0x1b12590;
L_0x1b127c0 .arith/sum 16, L_0x1b126d0, v0x1ab1110_0;
S_0x1ab3150 .scope generate, "row_num[6]" "row_num[6]" 2 29, 2 29 0, S_0x1a89a60;
 .timescale 0 0;
P_0x1ab3310 .param/l "i" 0 2 29, +C4<0110>;
S_0x1ab33d0 .scope module, "mac_row_instance" "mac_row" 2 30, 3 3 0, S_0x1ab3150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 128 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /INPUT 128 "in_n"
    .port_info 4 /OUTPUT 8 "valid"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /INPUT 1 "reset"
P_0x1ab35a0 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x1ab35e0 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x1ab3620 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x1b1ad90 .functor BUFZ 4, L_0x1b1bb50, C4<0000>, C4<0000>, C4<0000>;
L_0x1b1b300 .functor BUFZ 128, L_0x1b1c030, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1b1b370 .functor BUFZ 128, L_0x1b1a330, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1ac5290_0 .net *"_s100", 0 0, L_0x1b1b670;  1 drivers
v0x1ac5390_0 .net *"_s102", 0 0, L_0x1b19960;  1 drivers
v0x1ac5470_0 .net *"_s104", 0 0, L_0x1b1b820;  1 drivers
v0x1ac5560_0 .net *"_s77", 3 0, L_0x1b1ad90;  1 drivers
v0x1ac5640_0 .net *"_s81", 3 0, L_0x1b1aad0;  1 drivers
L_0x7fd7e5a74f00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ac5720_0 .net *"_s84", 1 0, L_0x7fd7e5a74f00;  1 drivers
v0x1ac5800_0 .net *"_s90", 0 0, L_0x1b1b430;  1 drivers
v0x1ac58e0_0 .net *"_s92", 0 0, L_0x1b1b170;  1 drivers
v0x1ac59c0_0 .net *"_s94", 0 0, L_0x1b1b5d0;  1 drivers
v0x1ac5b30_0 .net *"_s96", 0 0, L_0x1b1b4d0;  1 drivers
v0x1ac5c10_0 .net *"_s98", 0 0, L_0x1b1b780;  1 drivers
v0x1ac5cf0_0 .net "ab_wire", 35 0, L_0x1b1a850;  1 drivers
v0x1ac5dd0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ac5e70_0 .net "in_n", 127 0, L_0x1b1c030;  1 drivers
v0x1ac5f50_0 .net "in_w", 3 0, L_0x1b1bb50;  1 drivers
v0x1ac6030_0 .net "inst_w", 1 0, L_0x1b1c120;  1 drivers
RS_0x7fd7e5ad0398 .resolv tri, L_0x1b15410, L_0x1b1ae50;
v0x1ac6110_0 .net8 "inst_wire", 17 0, RS_0x7fd7e5ad0398;  2 drivers
v0x1ac62c0_0 .net "out_s", 127 0, L_0x1b1b370;  1 drivers
v0x1ac6360_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
v0x1ac6400_0 .net "sum_in_wire", 127 0, L_0x1b1b300;  1 drivers
v0x1ac64e0_0 .net "sum_out_wire", 127 0, L_0x1b1a330;  1 drivers
v0x1ac65c0_0 .net "valid", 7 0, L_0x1b1bc80;  1 drivers
L_0x1b15230 .part L_0x1b1a850, 0, 4;
L_0x1b152d0 .part L_0x1b1b300, 0, 16;
L_0x1b15370 .part RS_0x7fd7e5ad0398, 0, 2;
L_0x1b15410 .part/pv v0x1ab5510_0, 2, 2, 18;
L_0x1b15e40 .part L_0x1b1a850, 4, 4;
L_0x1b15f30 .part L_0x1b1b300, 16, 16;
L_0x1b16020 .part RS_0x7fd7e5ad0398, 2, 2;
L_0x1b169b0 .part L_0x1b1a850, 8, 4;
L_0x1b16aa0 .part L_0x1b1b300, 32, 16;
L_0x1b16b40 .part RS_0x7fd7e5ad0398, 4, 2;
L_0x1b17520 .part L_0x1b1a850, 12, 4;
L_0x1b17650 .part L_0x1b1b300, 48, 16;
L_0x1b177f0 .part RS_0x7fd7e5ad0398, 6, 2;
L_0x1b180e0 .part L_0x1b1a850, 16, 4;
L_0x1b18200 .part L_0x1b1b300, 64, 16;
L_0x1b182a0 .part RS_0x7fd7e5ad0398, 8, 2;
L_0x1b18c50 .part L_0x1b1a850, 20, 4;
L_0x1b18cf0 .part L_0x1b1b300, 80, 16;
L_0x1b18e30 .part RS_0x7fd7e5ad0398, 10, 2;
L_0x1b19770 .part L_0x1b1a850, 24, 4;
L_0x1b18d90 .part L_0x1b1b300, 96, 16;
L_0x1b198c0 .part RS_0x7fd7e5ad0398, 12, 2;
LS_0x1b1a330_0_0 .concat8 [ 16 16 16 16], L_0x1b150e0, L_0x1b15cf0, L_0x1b16860, L_0x1b173d0;
LS_0x1b1a330_0_4 .concat8 [ 16 16 16 16], L_0x1b17f90, L_0x1b18b00, L_0x1b19620, L_0x1b1a1e0;
L_0x1b1a330 .concat8 [ 64 64 0 0], LS_0x1b1a330_0_0, LS_0x1b1a330_0_4;
L_0x1b1a6a0 .part L_0x1b1a850, 28, 4;
L_0x1b19a70 .part L_0x1b1b300, 112, 16;
L_0x1b1aa30 .part RS_0x7fd7e5ad0398, 14, 2;
LS_0x1b1a850_0_0 .concat8 [ 4 4 4 4], L_0x1b1ad90, L_0x1b15150, L_0x1b15d60, L_0x1b168d0;
LS_0x1b1a850_0_4 .concat8 [ 4 4 4 4], L_0x1b17440, L_0x1b18000, L_0x1b18b70, L_0x1b19690;
LS_0x1b1a850_0_8 .concat8 [ 4 0 0 0], L_0x1b1a250;
L_0x1b1a850 .concat8 [ 16 16 4 0], LS_0x1b1a850_0_0, LS_0x1b1a850_0_4, LS_0x1b1a850_0_8;
LS_0x1b1ae50_0_0 .concat8 [ 4 2 2 2], L_0x1b1aad0, v0x1ab7840_0, v0x1ab9b80_0, v0x1abbeb0_0;
LS_0x1b1ae50_0_4 .concat8 [ 2 2 2 2], v0x1abe1f0_0, v0x1ac0520_0, v0x1ac2850_0, v0x1ac4b80_0;
L_0x1b1ae50 .concat8 [ 10 8 0 0], LS_0x1b1ae50_0_0, LS_0x1b1ae50_0_4;
L_0x1b1aad0 .concat [ 2 2 0 0], L_0x1b1c120, L_0x7fd7e5a74f00;
L_0x1b1b430 .part RS_0x7fd7e5ad0398, 17, 1;
L_0x1b1b170 .part RS_0x7fd7e5ad0398, 15, 1;
L_0x1b1b5d0 .part RS_0x7fd7e5ad0398, 13, 1;
L_0x1b1b4d0 .part RS_0x7fd7e5ad0398, 11, 1;
L_0x1b1b780 .part RS_0x7fd7e5ad0398, 9, 1;
L_0x1b1b670 .part RS_0x7fd7e5ad0398, 7, 1;
L_0x1b19960 .part RS_0x7fd7e5ad0398, 5, 1;
L_0x1b1b820 .part RS_0x7fd7e5ad0398, 3, 1;
LS_0x1b1bc80_0_0 .concat [ 1 1 1 1], L_0x1b1b820, L_0x1b19960, L_0x1b1b670, L_0x1b1b780;
LS_0x1b1bc80_0_4 .concat [ 1 1 1 1], L_0x1b1b4d0, L_0x1b1b5d0, L_0x1b1b170, L_0x1b1b430;
L_0x1b1bc80 .concat [ 4 4 0 0], LS_0x1b1bc80_0_0, LS_0x1b1bc80_0_4;
S_0x1ab3880 .scope generate, "col_num[1]" "col_num[1]" 3 28, 3 28 0, S_0x1ab33d0;
 .timescale 0 0;
P_0x1ab3a90 .param/l "i" 0 3 28, +C4<01>;
S_0x1ab3b70 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ab3880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ab3d40 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ab3d80 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b150e0 .functor BUFZ 16, L_0x1b0d280, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b15150 .functor BUFZ 4, v0x1ab4f60_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ab4f60_0 .var "a_q", 3 0;
v0x1ab5040_0 .var "b_q", 3 0;
v0x1ab5110_0 .var "c_q", 15 0;
v0x1ab5210_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ab52b0_0 .net "in_n", 15 0, L_0x1b152d0;  1 drivers
v0x1ab5350_0 .net "in_w", 3 0, L_0x1b15230;  1 drivers
v0x1ab5430_0 .net "inst_e", 1 0, v0x1ab5510_0;  1 drivers
v0x1ab5510_0 .var "inst_q", 1 0;
v0x1ab55f0_0 .net "inst_w", 1 0, L_0x1b15370;  1 drivers
v0x1ab5760_0 .var "load_ready_q", 0 0;
v0x1ab5820_0 .net "mac_out", 15 0, L_0x1b0d280;  1 drivers
v0x1ab58e0_0 .net "out_e", 3 0, L_0x1b15150;  1 drivers
v0x1ab59a0_0 .net "out_s", 15 0, L_0x1b150e0;  1 drivers
v0x1ab5a80_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ab4000 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ab3b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ab41f0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ab4230 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b0d280 .functor BUFZ 16, L_0x1b14f00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab4430_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74cc0;  1 drivers
v0x1ab4530_0 .net/s *"_s10", 15 0, L_0x1b14e10;  1 drivers
v0x1ab4610_0 .net/s *"_s4", 8 0, L_0x1b14af0;  1 drivers
v0x1ab4700_0 .net/s *"_s6", 8 0, L_0x1b14be0;  1 drivers
v0x1ab47e0_0 .net/s "a", 3 0, v0x1ab4f60_0;  1 drivers
v0x1ab4910_0 .net/s "a_pad", 4 0, L_0x1b149b0;  1 drivers
v0x1ab49f0_0 .net/s "b", 3 0, v0x1ab5040_0;  1 drivers
v0x1ab4ad0_0 .net/s "c", 15 0, v0x1ab5110_0;  1 drivers
v0x1ab4bb0_0 .net/s "out", 15 0, L_0x1b0d280;  alias, 1 drivers
v0x1ab4d20_0 .net/s "product", 8 0, L_0x1b14cd0;  1 drivers
v0x1ab4e00_0 .net/s "psum", 15 0, L_0x1b14f00;  1 drivers
L_0x1b149b0 .concat [ 4 1 0 0], v0x1ab4f60_0, L_0x7fd7e5a74cc0;
L_0x1b14af0 .extend/s 9, L_0x1b149b0;
L_0x1b14be0 .extend/s 9, v0x1ab5040_0;
L_0x1b14cd0 .arith/mult 9, L_0x1b14af0, L_0x1b14be0;
L_0x1b14e10 .extend/s 16, L_0x1b14cd0;
L_0x1b14f00 .arith/sum 16, L_0x1b14e10, v0x1ab5110_0;
S_0x1ab5c20 .scope generate, "col_num[2]" "col_num[2]" 3 28, 3 28 0, S_0x1ab33d0;
 .timescale 0 0;
P_0x1ab5de0 .param/l "i" 0 3 28, +C4<010>;
S_0x1ab5ea0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ab5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ab6070 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ab60b0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b15cf0 .functor BUFZ 16, L_0x1b15b40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b15d60 .functor BUFZ 4, v0x1ab7290_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ab7290_0 .var "a_q", 3 0;
v0x1ab7370_0 .var "b_q", 3 0;
v0x1ab7440_0 .var "c_q", 15 0;
v0x1ab7540_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ab75e0_0 .net "in_n", 15 0, L_0x1b15f30;  1 drivers
v0x1ab7680_0 .net "in_w", 3 0, L_0x1b15e40;  1 drivers
v0x1ab7760_0 .net "inst_e", 1 0, v0x1ab7840_0;  1 drivers
v0x1ab7840_0 .var "inst_q", 1 0;
v0x1ab7920_0 .net "inst_w", 1 0, L_0x1b16020;  1 drivers
v0x1ab7a90_0 .var "load_ready_q", 0 0;
v0x1ab7b50_0 .net "mac_out", 15 0, L_0x1b15b40;  1 drivers
v0x1ab7c10_0 .net "out_e", 3 0, L_0x1b15d60;  1 drivers
v0x1ab7cd0_0 .net "out_s", 15 0, L_0x1b15cf0;  1 drivers
v0x1ab7db0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ab6330 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ab5ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ab6520 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ab6560 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b15b40 .functor BUFZ 16, L_0x1b15aa0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab6760_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74d08;  1 drivers
v0x1ab6860_0 .net/s *"_s10", 15 0, L_0x1b159b0;  1 drivers
v0x1ab6940_0 .net/s *"_s4", 8 0, L_0x1b15690;  1 drivers
v0x1ab6a30_0 .net/s *"_s6", 8 0, L_0x1b15780;  1 drivers
v0x1ab6b10_0 .net/s "a", 3 0, v0x1ab7290_0;  1 drivers
v0x1ab6c40_0 .net/s "a_pad", 4 0, L_0x1b15550;  1 drivers
v0x1ab6d20_0 .net/s "b", 3 0, v0x1ab7370_0;  1 drivers
v0x1ab6e00_0 .net/s "c", 15 0, v0x1ab7440_0;  1 drivers
v0x1ab6ee0_0 .net/s "out", 15 0, L_0x1b15b40;  alias, 1 drivers
v0x1ab7050_0 .net/s "product", 8 0, L_0x1b15870;  1 drivers
v0x1ab7130_0 .net/s "psum", 15 0, L_0x1b15aa0;  1 drivers
L_0x1b15550 .concat [ 4 1 0 0], v0x1ab7290_0, L_0x7fd7e5a74d08;
L_0x1b15690 .extend/s 9, L_0x1b15550;
L_0x1b15780 .extend/s 9, v0x1ab7370_0;
L_0x1b15870 .arith/mult 9, L_0x1b15690, L_0x1b15780;
L_0x1b159b0 .extend/s 16, L_0x1b15870;
L_0x1b15aa0 .arith/sum 16, L_0x1b159b0, v0x1ab7440_0;
S_0x1ab7f50 .scope generate, "col_num[3]" "col_num[3]" 3 28, 3 28 0, S_0x1ab33d0;
 .timescale 0 0;
P_0x1ab8140 .param/l "i" 0 3 28, +C4<011>;
S_0x1ab81e0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ab7f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ab83b0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ab83f0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b16860 .functor BUFZ 16, L_0x1b166b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b168d0 .functor BUFZ 4, v0x1ab95d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ab95d0_0 .var "a_q", 3 0;
v0x1ab96b0_0 .var "b_q", 3 0;
v0x1ab9780_0 .var "c_q", 15 0;
v0x1ab9880_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ab9920_0 .net "in_n", 15 0, L_0x1b16aa0;  1 drivers
v0x1ab99c0_0 .net "in_w", 3 0, L_0x1b169b0;  1 drivers
v0x1ab9aa0_0 .net "inst_e", 1 0, v0x1ab9b80_0;  1 drivers
v0x1ab9b80_0 .var "inst_q", 1 0;
v0x1ab9c60_0 .net "inst_w", 1 0, L_0x1b16b40;  1 drivers
v0x1ab9dd0_0 .var "load_ready_q", 0 0;
v0x1ab9e90_0 .net "mac_out", 15 0, L_0x1b166b0;  1 drivers
v0x1ab9f50_0 .net "out_e", 3 0, L_0x1b168d0;  1 drivers
v0x1aba010_0 .net "out_s", 15 0, L_0x1b16860;  1 drivers
v0x1aba0f0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ab8670 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ab81e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ab8860 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ab88a0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b166b0 .functor BUFZ 16, L_0x1b16610, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab8aa0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74d50;  1 drivers
v0x1ab8ba0_0 .net/s *"_s10", 15 0, L_0x1b16520;  1 drivers
v0x1ab8c80_0 .net/s *"_s4", 8 0, L_0x1b16200;  1 drivers
v0x1ab8d70_0 .net/s *"_s6", 8 0, L_0x1b162f0;  1 drivers
v0x1ab8e50_0 .net/s "a", 3 0, v0x1ab95d0_0;  1 drivers
v0x1ab8f80_0 .net/s "a_pad", 4 0, L_0x1b160c0;  1 drivers
v0x1ab9060_0 .net/s "b", 3 0, v0x1ab96b0_0;  1 drivers
v0x1ab9140_0 .net/s "c", 15 0, v0x1ab9780_0;  1 drivers
v0x1ab9220_0 .net/s "out", 15 0, L_0x1b166b0;  alias, 1 drivers
v0x1ab9390_0 .net/s "product", 8 0, L_0x1b163e0;  1 drivers
v0x1ab9470_0 .net/s "psum", 15 0, L_0x1b16610;  1 drivers
L_0x1b160c0 .concat [ 4 1 0 0], v0x1ab95d0_0, L_0x7fd7e5a74d50;
L_0x1b16200 .extend/s 9, L_0x1b160c0;
L_0x1b162f0 .extend/s 9, v0x1ab96b0_0;
L_0x1b163e0 .arith/mult 9, L_0x1b16200, L_0x1b162f0;
L_0x1b16520 .extend/s 16, L_0x1b163e0;
L_0x1b16610 .arith/sum 16, L_0x1b16520, v0x1ab9780_0;
S_0x1aba290 .scope generate, "col_num[4]" "col_num[4]" 3 28, 3 28 0, S_0x1ab33d0;
 .timescale 0 0;
P_0x1aba450 .param/l "i" 0 3 28, +C4<0100>;
S_0x1aba510 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1aba290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1aba6e0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1aba720 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b173d0 .functor BUFZ 16, L_0x1b17220, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b17440 .functor BUFZ 4, v0x1abb900_0, C4<0000>, C4<0000>, C4<0000>;
v0x1abb900_0 .var "a_q", 3 0;
v0x1abb9e0_0 .var "b_q", 3 0;
v0x1abbab0_0 .var "c_q", 15 0;
v0x1abbbb0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1abbc50_0 .net "in_n", 15 0, L_0x1b17650;  1 drivers
v0x1abbcf0_0 .net "in_w", 3 0, L_0x1b17520;  1 drivers
v0x1abbdd0_0 .net "inst_e", 1 0, v0x1abbeb0_0;  1 drivers
v0x1abbeb0_0 .var "inst_q", 1 0;
v0x1abbf90_0 .net "inst_w", 1 0, L_0x1b177f0;  1 drivers
v0x1abc100_0 .var "load_ready_q", 0 0;
v0x1abc1c0_0 .net "mac_out", 15 0, L_0x1b17220;  1 drivers
v0x1abc280_0 .net "out_e", 3 0, L_0x1b17440;  1 drivers
v0x1abc340_0 .net "out_s", 15 0, L_0x1b173d0;  1 drivers
v0x1abc420_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1aba9a0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1aba510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1abab90 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ababd0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b17220 .functor BUFZ 16, L_0x1b17180, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1abadd0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74d98;  1 drivers
v0x1abaed0_0 .net/s *"_s10", 15 0, L_0x1b17090;  1 drivers
v0x1abafb0_0 .net/s *"_s4", 8 0, L_0x1b16d70;  1 drivers
v0x1abb0a0_0 .net/s *"_s6", 8 0, L_0x1b16e60;  1 drivers
v0x1abb180_0 .net/s "a", 3 0, v0x1abb900_0;  1 drivers
v0x1abb2b0_0 .net/s "a_pad", 4 0, L_0x1b16cd0;  1 drivers
v0x1abb390_0 .net/s "b", 3 0, v0x1abb9e0_0;  1 drivers
v0x1abb470_0 .net/s "c", 15 0, v0x1abbab0_0;  1 drivers
v0x1abb550_0 .net/s "out", 15 0, L_0x1b17220;  alias, 1 drivers
v0x1abb6c0_0 .net/s "product", 8 0, L_0x1b16f50;  1 drivers
v0x1abb7a0_0 .net/s "psum", 15 0, L_0x1b17180;  1 drivers
L_0x1b16cd0 .concat [ 4 1 0 0], v0x1abb900_0, L_0x7fd7e5a74d98;
L_0x1b16d70 .extend/s 9, L_0x1b16cd0;
L_0x1b16e60 .extend/s 9, v0x1abb9e0_0;
L_0x1b16f50 .arith/mult 9, L_0x1b16d70, L_0x1b16e60;
L_0x1b17090 .extend/s 16, L_0x1b16f50;
L_0x1b17180 .arith/sum 16, L_0x1b17090, v0x1abbab0_0;
S_0x1abc5c0 .scope generate, "col_num[5]" "col_num[5]" 3 28, 3 28 0, S_0x1ab33d0;
 .timescale 0 0;
P_0x1abc7d0 .param/l "i" 0 3 28, +C4<0101>;
S_0x1abc890 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1abc5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1abca60 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1abcaa0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b17f90 .functor BUFZ 16, L_0x1b17de0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b18000 .functor BUFZ 4, v0x1abdc40_0, C4<0000>, C4<0000>, C4<0000>;
v0x1abdc40_0 .var "a_q", 3 0;
v0x1abdd20_0 .var "b_q", 3 0;
v0x1abddf0_0 .var "c_q", 15 0;
v0x1abdef0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1abdf90_0 .net "in_n", 15 0, L_0x1b18200;  1 drivers
v0x1abe030_0 .net "in_w", 3 0, L_0x1b180e0;  1 drivers
v0x1abe110_0 .net "inst_e", 1 0, v0x1abe1f0_0;  1 drivers
v0x1abe1f0_0 .var "inst_q", 1 0;
v0x1abe2d0_0 .net "inst_w", 1 0, L_0x1b182a0;  1 drivers
v0x1abe440_0 .var "load_ready_q", 0 0;
v0x1abe500_0 .net "mac_out", 15 0, L_0x1b17de0;  1 drivers
v0x1abe5c0_0 .net "out_e", 3 0, L_0x1b18000;  1 drivers
v0x1abe680_0 .net "out_s", 15 0, L_0x1b17f90;  1 drivers
v0x1abe760_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1abcd20 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1abc890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1abcef0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1abcf30 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b17de0 .functor BUFZ 16, L_0x1b17d40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1abd130_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74de0;  1 drivers
v0x1abd210_0 .net/s *"_s10", 15 0, L_0x1b17c50;  1 drivers
v0x1abd2f0_0 .net/s *"_s4", 8 0, L_0x1b17930;  1 drivers
v0x1abd3e0_0 .net/s *"_s6", 8 0, L_0x1b17a20;  1 drivers
v0x1abd4c0_0 .net/s "a", 3 0, v0x1abdc40_0;  1 drivers
v0x1abd5f0_0 .net/s "a_pad", 4 0, L_0x1b17890;  1 drivers
v0x1abd6d0_0 .net/s "b", 3 0, v0x1abdd20_0;  1 drivers
v0x1abd7b0_0 .net/s "c", 15 0, v0x1abddf0_0;  1 drivers
v0x1abd890_0 .net/s "out", 15 0, L_0x1b17de0;  alias, 1 drivers
v0x1abda00_0 .net/s "product", 8 0, L_0x1b17b10;  1 drivers
v0x1abdae0_0 .net/s "psum", 15 0, L_0x1b17d40;  1 drivers
L_0x1b17890 .concat [ 4 1 0 0], v0x1abdc40_0, L_0x7fd7e5a74de0;
L_0x1b17930 .extend/s 9, L_0x1b17890;
L_0x1b17a20 .extend/s 9, v0x1abdd20_0;
L_0x1b17b10 .arith/mult 9, L_0x1b17930, L_0x1b17a20;
L_0x1b17c50 .extend/s 16, L_0x1b17b10;
L_0x1b17d40 .arith/sum 16, L_0x1b17c50, v0x1abddf0_0;
S_0x1abe900 .scope generate, "col_num[6]" "col_num[6]" 3 28, 3 28 0, S_0x1ab33d0;
 .timescale 0 0;
P_0x1abeac0 .param/l "i" 0 3 28, +C4<0110>;
S_0x1abeb80 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1abe900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1abed50 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1abed90 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b18b00 .functor BUFZ 16, L_0x1b17780, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b18b70 .functor BUFZ 4, v0x1abff70_0, C4<0000>, C4<0000>, C4<0000>;
v0x1abff70_0 .var "a_q", 3 0;
v0x1ac0050_0 .var "b_q", 3 0;
v0x1ac0120_0 .var "c_q", 15 0;
v0x1ac0220_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ac02c0_0 .net "in_n", 15 0, L_0x1b18cf0;  1 drivers
v0x1ac0360_0 .net "in_w", 3 0, L_0x1b18c50;  1 drivers
v0x1ac0440_0 .net "inst_e", 1 0, v0x1ac0520_0;  1 drivers
v0x1ac0520_0 .var "inst_q", 1 0;
v0x1ac0600_0 .net "inst_w", 1 0, L_0x1b18e30;  1 drivers
v0x1ac0770_0 .var "load_ready_q", 0 0;
v0x1ac0830_0 .net "mac_out", 15 0, L_0x1b17780;  1 drivers
v0x1ac08f0_0 .net "out_e", 3 0, L_0x1b18b70;  1 drivers
v0x1ac09b0_0 .net "out_s", 15 0, L_0x1b18b00;  1 drivers
v0x1ac0a90_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1abf010 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1abeb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1abf200 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1abf240 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b17780 .functor BUFZ 16, L_0x1b18920, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1abf440_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74e28;  1 drivers
v0x1abf540_0 .net/s *"_s10", 15 0, L_0x1b18830;  1 drivers
v0x1abf620_0 .net/s *"_s4", 8 0, L_0x1b18510;  1 drivers
v0x1abf710_0 .net/s *"_s6", 8 0, L_0x1b18600;  1 drivers
v0x1abf7f0_0 .net/s "a", 3 0, v0x1abff70_0;  1 drivers
v0x1abf920_0 .net/s "a_pad", 4 0, L_0x1b183d0;  1 drivers
v0x1abfa00_0 .net/s "b", 3 0, v0x1ac0050_0;  1 drivers
v0x1abfae0_0 .net/s "c", 15 0, v0x1ac0120_0;  1 drivers
v0x1abfbc0_0 .net/s "out", 15 0, L_0x1b17780;  alias, 1 drivers
v0x1abfd30_0 .net/s "product", 8 0, L_0x1b186f0;  1 drivers
v0x1abfe10_0 .net/s "psum", 15 0, L_0x1b18920;  1 drivers
L_0x1b183d0 .concat [ 4 1 0 0], v0x1abff70_0, L_0x7fd7e5a74e28;
L_0x1b18510 .extend/s 9, L_0x1b183d0;
L_0x1b18600 .extend/s 9, v0x1ac0050_0;
L_0x1b186f0 .arith/mult 9, L_0x1b18510, L_0x1b18600;
L_0x1b18830 .extend/s 16, L_0x1b186f0;
L_0x1b18920 .arith/sum 16, L_0x1b18830, v0x1ac0120_0;
S_0x1ac0c30 .scope generate, "col_num[7]" "col_num[7]" 3 28, 3 28 0, S_0x1ab33d0;
 .timescale 0 0;
P_0x1ac0df0 .param/l "i" 0 3 28, +C4<0111>;
S_0x1ac0eb0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ac0c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ac1080 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ac10c0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b19620 .functor BUFZ 16, L_0x1b19470, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b19690 .functor BUFZ 4, v0x1ac22a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ac22a0_0 .var "a_q", 3 0;
v0x1ac2380_0 .var "b_q", 3 0;
v0x1ac2450_0 .var "c_q", 15 0;
v0x1ac2550_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ac25f0_0 .net "in_n", 15 0, L_0x1b18d90;  1 drivers
v0x1ac2690_0 .net "in_w", 3 0, L_0x1b19770;  1 drivers
v0x1ac2770_0 .net "inst_e", 1 0, v0x1ac2850_0;  1 drivers
v0x1ac2850_0 .var "inst_q", 1 0;
v0x1ac2930_0 .net "inst_w", 1 0, L_0x1b198c0;  1 drivers
v0x1ac2aa0_0 .var "load_ready_q", 0 0;
v0x1ac2b60_0 .net "mac_out", 15 0, L_0x1b19470;  1 drivers
v0x1ac2c20_0 .net "out_e", 3 0, L_0x1b19690;  1 drivers
v0x1ac2ce0_0 .net "out_s", 15 0, L_0x1b19620;  1 drivers
v0x1ac2dc0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ac1340 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ac0eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ac1530 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ac1570 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b19470 .functor BUFZ 16, L_0x1b193d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ac1770_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74e70;  1 drivers
v0x1ac1870_0 .net/s *"_s10", 15 0, L_0x1b192e0;  1 drivers
v0x1ac1950_0 .net/s *"_s4", 8 0, L_0x1b18fc0;  1 drivers
v0x1ac1a40_0 .net/s *"_s6", 8 0, L_0x1b190b0;  1 drivers
v0x1ac1b20_0 .net/s "a", 3 0, v0x1ac22a0_0;  1 drivers
v0x1ac1c50_0 .net/s "a_pad", 4 0, L_0x1b18ed0;  1 drivers
v0x1ac1d30_0 .net/s "b", 3 0, v0x1ac2380_0;  1 drivers
v0x1ac1e10_0 .net/s "c", 15 0, v0x1ac2450_0;  1 drivers
v0x1ac1ef0_0 .net/s "out", 15 0, L_0x1b19470;  alias, 1 drivers
v0x1ac2060_0 .net/s "product", 8 0, L_0x1b191a0;  1 drivers
v0x1ac2140_0 .net/s "psum", 15 0, L_0x1b193d0;  1 drivers
L_0x1b18ed0 .concat [ 4 1 0 0], v0x1ac22a0_0, L_0x7fd7e5a74e70;
L_0x1b18fc0 .extend/s 9, L_0x1b18ed0;
L_0x1b190b0 .extend/s 9, v0x1ac2380_0;
L_0x1b191a0 .arith/mult 9, L_0x1b18fc0, L_0x1b190b0;
L_0x1b192e0 .extend/s 16, L_0x1b191a0;
L_0x1b193d0 .arith/sum 16, L_0x1b192e0, v0x1ac2450_0;
S_0x1ac2f60 .scope generate, "col_num[8]" "col_num[8]" 3 28, 3 28 0, S_0x1ab33d0;
 .timescale 0 0;
P_0x1ac3120 .param/l "i" 0 3 28, +C4<01000>;
S_0x1ac31e0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ac2f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ac33b0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ac33f0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b1a1e0 .functor BUFZ 16, L_0x1b1a030, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b1a250 .functor BUFZ 4, v0x1ac45d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ac45d0_0 .var "a_q", 3 0;
v0x1ac46b0_0 .var "b_q", 3 0;
v0x1ac4780_0 .var "c_q", 15 0;
v0x1ac4880_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ac4920_0 .net "in_n", 15 0, L_0x1b19a70;  1 drivers
v0x1ac49c0_0 .net "in_w", 3 0, L_0x1b1a6a0;  1 drivers
v0x1ac4aa0_0 .net "inst_e", 1 0, v0x1ac4b80_0;  1 drivers
v0x1ac4b80_0 .var "inst_q", 1 0;
v0x1ac4c60_0 .net "inst_w", 1 0, L_0x1b1aa30;  1 drivers
v0x1ac4dd0_0 .var "load_ready_q", 0 0;
v0x1ac4e90_0 .net "mac_out", 15 0, L_0x1b1a030;  1 drivers
v0x1ac4f50_0 .net "out_e", 3 0, L_0x1b1a250;  1 drivers
v0x1ac5010_0 .net "out_s", 15 0, L_0x1b1a1e0;  1 drivers
v0x1ac50f0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ac3670 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ac31e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ac3860 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ac38a0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b1a030 .functor BUFZ 16, L_0x1b19f90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ac3aa0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74eb8;  1 drivers
v0x1ac3ba0_0 .net/s *"_s10", 15 0, L_0x1b19ea0;  1 drivers
v0x1ac3c80_0 .net/s *"_s4", 8 0, L_0x1b19b80;  1 drivers
v0x1ac3d70_0 .net/s *"_s6", 8 0, L_0x1b19c70;  1 drivers
v0x1ac3e50_0 .net/s "a", 3 0, v0x1ac45d0_0;  1 drivers
v0x1ac3f80_0 .net/s "a_pad", 4 0, L_0x1b19810;  1 drivers
v0x1ac4060_0 .net/s "b", 3 0, v0x1ac46b0_0;  1 drivers
v0x1ac4140_0 .net/s "c", 15 0, v0x1ac4780_0;  1 drivers
v0x1ac4220_0 .net/s "out", 15 0, L_0x1b1a030;  alias, 1 drivers
v0x1ac4390_0 .net/s "product", 8 0, L_0x1b19d60;  1 drivers
v0x1ac4470_0 .net/s "psum", 15 0, L_0x1b19f90;  1 drivers
L_0x1b19810 .concat [ 4 1 0 0], v0x1ac45d0_0, L_0x7fd7e5a74eb8;
L_0x1b19b80 .extend/s 9, L_0x1b19810;
L_0x1b19c70 .extend/s 9, v0x1ac46b0_0;
L_0x1b19d60 .arith/mult 9, L_0x1b19b80, L_0x1b19c70;
L_0x1b19ea0 .extend/s 16, L_0x1b19d60;
L_0x1b19f90 .arith/sum 16, L_0x1b19ea0, v0x1ac4780_0;
S_0x1ac67c0 .scope generate, "row_num[7]" "row_num[7]" 2 29, 2 29 0, S_0x1a89a60;
 .timescale 0 0;
P_0x1ac6980 .param/l "i" 0 2 29, +C4<0111>;
S_0x1ac6a40 .scope module, "mac_row_instance" "mac_row" 2 30, 3 3 0, S_0x1ac67c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 128 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /INPUT 128 "in_n"
    .port_info 4 /OUTPUT 8 "valid"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /INPUT 1 "reset"
P_0x1ac6c10 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x1ac6c50 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x1ac6c90 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x1b22630 .functor BUFZ 4, L_0x1b233f0, C4<0000>, C4<0000>, C4<0000>;
L_0x1b22ba0 .functor BUFZ 128, L_0x1b23840, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1b22c10 .functor BUFZ 128, L_0x1b21bd0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1ad8900_0 .net *"_s100", 0 0, L_0x1b22f10;  1 drivers
v0x1ad8a00_0 .net *"_s102", 0 0, L_0x1b21200;  1 drivers
v0x1ad8ae0_0 .net *"_s104", 0 0, L_0x1b230c0;  1 drivers
v0x1ad8bd0_0 .net *"_s77", 3 0, L_0x1b22630;  1 drivers
v0x1ad8cb0_0 .net *"_s81", 3 0, L_0x1b22370;  1 drivers
L_0x7fd7e5a75188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ad8d90_0 .net *"_s84", 1 0, L_0x7fd7e5a75188;  1 drivers
v0x1ad8e70_0 .net *"_s90", 0 0, L_0x1b22cd0;  1 drivers
v0x1ad8f50_0 .net *"_s92", 0 0, L_0x1b22a10;  1 drivers
v0x1ad9030_0 .net *"_s94", 0 0, L_0x1b22e70;  1 drivers
v0x1ad91a0_0 .net *"_s96", 0 0, L_0x1b22d70;  1 drivers
v0x1ad9280_0 .net *"_s98", 0 0, L_0x1b23020;  1 drivers
v0x1ad9360_0 .net "ab_wire", 35 0, L_0x1b220f0;  1 drivers
v0x1ad9440_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ad94e0_0 .net "in_n", 127 0, L_0x1b23840;  1 drivers
v0x1ad95c0_0 .net "in_w", 3 0, L_0x1b233f0;  1 drivers
v0x1ad96a0_0 .net "inst_w", 1 0, L_0x1b1c210;  1 drivers
RS_0x7fd7e5ad3728 .resolv tri, L_0x1b1cd30, L_0x1b226f0;
v0x1ad9780_0 .net8 "inst_wire", 17 0, RS_0x7fd7e5ad3728;  2 drivers
v0x1ad9930_0 .net "out_s", 127 0, L_0x1b22c10;  1 drivers
v0x1ad99d0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
v0x1ad9a70_0 .net "sum_in_wire", 127 0, L_0x1b22ba0;  1 drivers
v0x1ad9b50_0 .net "sum_out_wire", 127 0, L_0x1b21bd0;  1 drivers
v0x1ad9c30_0 .net "valid", 7 0, L_0x1b23520;  1 drivers
L_0x1b1cb50 .part L_0x1b220f0, 0, 4;
L_0x1b1cbf0 .part L_0x1b22ba0, 0, 16;
L_0x1b1cc90 .part RS_0x7fd7e5ad3728, 0, 2;
L_0x1b1cd30 .part/pv v0x1ac8b80_0, 2, 2, 18;
L_0x1b1d760 .part L_0x1b220f0, 4, 4;
L_0x1b1d850 .part L_0x1b22ba0, 16, 16;
L_0x1b1d940 .part RS_0x7fd7e5ad3728, 2, 2;
L_0x1b1e2d0 .part L_0x1b220f0, 8, 4;
L_0x1b1e3c0 .part L_0x1b22ba0, 32, 16;
L_0x1b1e460 .part RS_0x7fd7e5ad3728, 4, 2;
L_0x1b1ee40 .part L_0x1b220f0, 12, 4;
L_0x1b1ef70 .part L_0x1b22ba0, 48, 16;
L_0x1b1f110 .part RS_0x7fd7e5ad3728, 6, 2;
L_0x1b1fa00 .part L_0x1b220f0, 16, 4;
L_0x1b1faa0 .part L_0x1b22ba0, 64, 16;
L_0x1b1fb40 .part RS_0x7fd7e5ad3728, 8, 2;
L_0x1b204f0 .part L_0x1b220f0, 20, 4;
L_0x1b20590 .part L_0x1b22ba0, 80, 16;
L_0x1b206d0 .part RS_0x7fd7e5ad3728, 10, 2;
L_0x1b21010 .part L_0x1b220f0, 24, 4;
L_0x1b20630 .part L_0x1b22ba0, 96, 16;
L_0x1b21160 .part RS_0x7fd7e5ad3728, 12, 2;
LS_0x1b21bd0_0_0 .concat8 [ 16 16 16 16], L_0x1b1ca00, L_0x1b1d610, L_0x1b1e180, L_0x1b1ecf0;
LS_0x1b21bd0_0_4 .concat8 [ 16 16 16 16], L_0x1b1f8b0, L_0x1b203a0, L_0x1b20ec0, L_0x1b21a80;
L_0x1b21bd0 .concat8 [ 64 64 0 0], LS_0x1b21bd0_0_0, LS_0x1b21bd0_0_4;
L_0x1b21f40 .part L_0x1b220f0, 28, 4;
L_0x1b21310 .part L_0x1b22ba0, 112, 16;
L_0x1b222d0 .part RS_0x7fd7e5ad3728, 14, 2;
LS_0x1b220f0_0_0 .concat8 [ 4 4 4 4], L_0x1b22630, L_0x1b1ca70, L_0x1b1d680, L_0x1b1e1f0;
LS_0x1b220f0_0_4 .concat8 [ 4 4 4 4], L_0x1b1ed60, L_0x1b1f920, L_0x1b20410, L_0x1b20f30;
LS_0x1b220f0_0_8 .concat8 [ 4 0 0 0], L_0x1b21af0;
L_0x1b220f0 .concat8 [ 16 16 4 0], LS_0x1b220f0_0_0, LS_0x1b220f0_0_4, LS_0x1b220f0_0_8;
LS_0x1b226f0_0_0 .concat8 [ 4 2 2 2], L_0x1b22370, v0x1acaeb0_0, v0x1acd1f0_0, v0x1acf520_0;
LS_0x1b226f0_0_4 .concat8 [ 2 2 2 2], v0x1ad1860_0, v0x1ad3b90_0, v0x1ad5ec0_0, v0x1ad81f0_0;
L_0x1b226f0 .concat8 [ 10 8 0 0], LS_0x1b226f0_0_0, LS_0x1b226f0_0_4;
L_0x1b22370 .concat [ 2 2 0 0], L_0x1b1c210, L_0x7fd7e5a75188;
L_0x1b22cd0 .part RS_0x7fd7e5ad3728, 17, 1;
L_0x1b22a10 .part RS_0x7fd7e5ad3728, 15, 1;
L_0x1b22e70 .part RS_0x7fd7e5ad3728, 13, 1;
L_0x1b22d70 .part RS_0x7fd7e5ad3728, 11, 1;
L_0x1b23020 .part RS_0x7fd7e5ad3728, 9, 1;
L_0x1b22f10 .part RS_0x7fd7e5ad3728, 7, 1;
L_0x1b21200 .part RS_0x7fd7e5ad3728, 5, 1;
L_0x1b230c0 .part RS_0x7fd7e5ad3728, 3, 1;
LS_0x1b23520_0_0 .concat [ 1 1 1 1], L_0x1b230c0, L_0x1b21200, L_0x1b22f10, L_0x1b23020;
LS_0x1b23520_0_4 .concat [ 1 1 1 1], L_0x1b22d70, L_0x1b22e70, L_0x1b22a10, L_0x1b22cd0;
L_0x1b23520 .concat [ 4 4 0 0], LS_0x1b23520_0_0, LS_0x1b23520_0_4;
S_0x1ac6ef0 .scope generate, "col_num[1]" "col_num[1]" 3 28, 3 28 0, S_0x1ac6a40;
 .timescale 0 0;
P_0x1ac7100 .param/l "i" 0 3 28, +C4<01>;
S_0x1ac71e0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ac6ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ac73b0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ac73f0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b1ca00 .functor BUFZ 16, L_0x1b1c850, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b1ca70 .functor BUFZ 4, v0x1ac85d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ac85d0_0 .var "a_q", 3 0;
v0x1ac86b0_0 .var "b_q", 3 0;
v0x1ac8780_0 .var "c_q", 15 0;
v0x1ac8880_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ac8920_0 .net "in_n", 15 0, L_0x1b1cbf0;  1 drivers
v0x1ac89c0_0 .net "in_w", 3 0, L_0x1b1cb50;  1 drivers
v0x1ac8aa0_0 .net "inst_e", 1 0, v0x1ac8b80_0;  1 drivers
v0x1ac8b80_0 .var "inst_q", 1 0;
v0x1ac8c60_0 .net "inst_w", 1 0, L_0x1b1cc90;  1 drivers
v0x1ac8dd0_0 .var "load_ready_q", 0 0;
v0x1ac8e90_0 .net "mac_out", 15 0, L_0x1b1c850;  1 drivers
v0x1ac8f50_0 .net "out_e", 3 0, L_0x1b1ca70;  1 drivers
v0x1ac9010_0 .net "out_s", 15 0, L_0x1b1ca00;  1 drivers
v0x1ac90f0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ac7670 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ac71e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ac7860 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ac78a0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b1c850 .functor BUFZ 16, L_0x1b1c7b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ac7aa0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74f48;  1 drivers
v0x1ac7ba0_0 .net/s *"_s10", 15 0, L_0x1b1c6c0;  1 drivers
v0x1ac7c80_0 .net/s *"_s4", 8 0, L_0x1b1c3a0;  1 drivers
v0x1ac7d70_0 .net/s *"_s6", 8 0, L_0x1b1c490;  1 drivers
v0x1ac7e50_0 .net/s "a", 3 0, v0x1ac85d0_0;  1 drivers
v0x1ac7f80_0 .net/s "a_pad", 4 0, L_0x1b1c2b0;  1 drivers
v0x1ac8060_0 .net/s "b", 3 0, v0x1ac86b0_0;  1 drivers
v0x1ac8140_0 .net/s "c", 15 0, v0x1ac8780_0;  1 drivers
v0x1ac8220_0 .net/s "out", 15 0, L_0x1b1c850;  alias, 1 drivers
v0x1ac8390_0 .net/s "product", 8 0, L_0x1b1c580;  1 drivers
v0x1ac8470_0 .net/s "psum", 15 0, L_0x1b1c7b0;  1 drivers
L_0x1b1c2b0 .concat [ 4 1 0 0], v0x1ac85d0_0, L_0x7fd7e5a74f48;
L_0x1b1c3a0 .extend/s 9, L_0x1b1c2b0;
L_0x1b1c490 .extend/s 9, v0x1ac86b0_0;
L_0x1b1c580 .arith/mult 9, L_0x1b1c3a0, L_0x1b1c490;
L_0x1b1c6c0 .extend/s 16, L_0x1b1c580;
L_0x1b1c7b0 .arith/sum 16, L_0x1b1c6c0, v0x1ac8780_0;
S_0x1ac9290 .scope generate, "col_num[2]" "col_num[2]" 3 28, 3 28 0, S_0x1ac6a40;
 .timescale 0 0;
P_0x1ac9450 .param/l "i" 0 3 28, +C4<010>;
S_0x1ac9510 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ac9290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ac96e0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ac9720 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b1d610 .functor BUFZ 16, L_0x1b1d460, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b1d680 .functor BUFZ 4, v0x1aca900_0, C4<0000>, C4<0000>, C4<0000>;
v0x1aca900_0 .var "a_q", 3 0;
v0x1aca9e0_0 .var "b_q", 3 0;
v0x1acaab0_0 .var "c_q", 15 0;
v0x1acabb0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1acac50_0 .net "in_n", 15 0, L_0x1b1d850;  1 drivers
v0x1acacf0_0 .net "in_w", 3 0, L_0x1b1d760;  1 drivers
v0x1acadd0_0 .net "inst_e", 1 0, v0x1acaeb0_0;  1 drivers
v0x1acaeb0_0 .var "inst_q", 1 0;
v0x1acaf90_0 .net "inst_w", 1 0, L_0x1b1d940;  1 drivers
v0x1acb100_0 .var "load_ready_q", 0 0;
v0x1acb1c0_0 .net "mac_out", 15 0, L_0x1b1d460;  1 drivers
v0x1acb280_0 .net "out_e", 3 0, L_0x1b1d680;  1 drivers
v0x1acb340_0 .net "out_s", 15 0, L_0x1b1d610;  1 drivers
v0x1acb420_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ac99a0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ac9510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ac9b90 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ac9bd0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b1d460 .functor BUFZ 16, L_0x1b1d3c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ac9dd0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74f90;  1 drivers
v0x1ac9ed0_0 .net/s *"_s10", 15 0, L_0x1b1d2d0;  1 drivers
v0x1ac9fb0_0 .net/s *"_s4", 8 0, L_0x1b1cfb0;  1 drivers
v0x1aca0a0_0 .net/s *"_s6", 8 0, L_0x1b1d0a0;  1 drivers
v0x1aca180_0 .net/s "a", 3 0, v0x1aca900_0;  1 drivers
v0x1aca2b0_0 .net/s "a_pad", 4 0, L_0x1b1ce70;  1 drivers
v0x1aca390_0 .net/s "b", 3 0, v0x1aca9e0_0;  1 drivers
v0x1aca470_0 .net/s "c", 15 0, v0x1acaab0_0;  1 drivers
v0x1aca550_0 .net/s "out", 15 0, L_0x1b1d460;  alias, 1 drivers
v0x1aca6c0_0 .net/s "product", 8 0, L_0x1b1d190;  1 drivers
v0x1aca7a0_0 .net/s "psum", 15 0, L_0x1b1d3c0;  1 drivers
L_0x1b1ce70 .concat [ 4 1 0 0], v0x1aca900_0, L_0x7fd7e5a74f90;
L_0x1b1cfb0 .extend/s 9, L_0x1b1ce70;
L_0x1b1d0a0 .extend/s 9, v0x1aca9e0_0;
L_0x1b1d190 .arith/mult 9, L_0x1b1cfb0, L_0x1b1d0a0;
L_0x1b1d2d0 .extend/s 16, L_0x1b1d190;
L_0x1b1d3c0 .arith/sum 16, L_0x1b1d2d0, v0x1acaab0_0;
S_0x1acb5c0 .scope generate, "col_num[3]" "col_num[3]" 3 28, 3 28 0, S_0x1ac6a40;
 .timescale 0 0;
P_0x1acb7b0 .param/l "i" 0 3 28, +C4<011>;
S_0x1acb850 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1acb5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1acba20 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1acba60 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b1e180 .functor BUFZ 16, L_0x1b1dfd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b1e1f0 .functor BUFZ 4, v0x1accc40_0, C4<0000>, C4<0000>, C4<0000>;
v0x1accc40_0 .var "a_q", 3 0;
v0x1accd20_0 .var "b_q", 3 0;
v0x1accdf0_0 .var "c_q", 15 0;
v0x1accef0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1accf90_0 .net "in_n", 15 0, L_0x1b1e3c0;  1 drivers
v0x1acd030_0 .net "in_w", 3 0, L_0x1b1e2d0;  1 drivers
v0x1acd110_0 .net "inst_e", 1 0, v0x1acd1f0_0;  1 drivers
v0x1acd1f0_0 .var "inst_q", 1 0;
v0x1acd2d0_0 .net "inst_w", 1 0, L_0x1b1e460;  1 drivers
v0x1acd440_0 .var "load_ready_q", 0 0;
v0x1acd500_0 .net "mac_out", 15 0, L_0x1b1dfd0;  1 drivers
v0x1acd5c0_0 .net "out_e", 3 0, L_0x1b1e1f0;  1 drivers
v0x1acd680_0 .net "out_s", 15 0, L_0x1b1e180;  1 drivers
v0x1acd760_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1acbce0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1acb850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1acbed0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1acbf10 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b1dfd0 .functor BUFZ 16, L_0x1b1df30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a74fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1acc110_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a74fd8;  1 drivers
v0x1acc210_0 .net/s *"_s10", 15 0, L_0x1b1de40;  1 drivers
v0x1acc2f0_0 .net/s *"_s4", 8 0, L_0x1b1db20;  1 drivers
v0x1acc3e0_0 .net/s *"_s6", 8 0, L_0x1b1dc10;  1 drivers
v0x1acc4c0_0 .net/s "a", 3 0, v0x1accc40_0;  1 drivers
v0x1acc5f0_0 .net/s "a_pad", 4 0, L_0x1b1d9e0;  1 drivers
v0x1acc6d0_0 .net/s "b", 3 0, v0x1accd20_0;  1 drivers
v0x1acc7b0_0 .net/s "c", 15 0, v0x1accdf0_0;  1 drivers
v0x1acc890_0 .net/s "out", 15 0, L_0x1b1dfd0;  alias, 1 drivers
v0x1acca00_0 .net/s "product", 8 0, L_0x1b1dd00;  1 drivers
v0x1accae0_0 .net/s "psum", 15 0, L_0x1b1df30;  1 drivers
L_0x1b1d9e0 .concat [ 4 1 0 0], v0x1accc40_0, L_0x7fd7e5a74fd8;
L_0x1b1db20 .extend/s 9, L_0x1b1d9e0;
L_0x1b1dc10 .extend/s 9, v0x1accd20_0;
L_0x1b1dd00 .arith/mult 9, L_0x1b1db20, L_0x1b1dc10;
L_0x1b1de40 .extend/s 16, L_0x1b1dd00;
L_0x1b1df30 .arith/sum 16, L_0x1b1de40, v0x1accdf0_0;
S_0x1acd900 .scope generate, "col_num[4]" "col_num[4]" 3 28, 3 28 0, S_0x1ac6a40;
 .timescale 0 0;
P_0x1acdac0 .param/l "i" 0 3 28, +C4<0100>;
S_0x1acdb80 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1acd900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1acdd50 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1acdd90 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b1ecf0 .functor BUFZ 16, L_0x1b1eb40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b1ed60 .functor BUFZ 4, v0x1acef70_0, C4<0000>, C4<0000>, C4<0000>;
v0x1acef70_0 .var "a_q", 3 0;
v0x1acf050_0 .var "b_q", 3 0;
v0x1acf120_0 .var "c_q", 15 0;
v0x1acf220_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1acf2c0_0 .net "in_n", 15 0, L_0x1b1ef70;  1 drivers
v0x1acf360_0 .net "in_w", 3 0, L_0x1b1ee40;  1 drivers
v0x1acf440_0 .net "inst_e", 1 0, v0x1acf520_0;  1 drivers
v0x1acf520_0 .var "inst_q", 1 0;
v0x1acf600_0 .net "inst_w", 1 0, L_0x1b1f110;  1 drivers
v0x1acf770_0 .var "load_ready_q", 0 0;
v0x1acf830_0 .net "mac_out", 15 0, L_0x1b1eb40;  1 drivers
v0x1acf8f0_0 .net "out_e", 3 0, L_0x1b1ed60;  1 drivers
v0x1acf9b0_0 .net "out_s", 15 0, L_0x1b1ecf0;  1 drivers
v0x1acfa90_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ace010 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1acdb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ace200 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ace240 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b1eb40 .functor BUFZ 16, L_0x1b1eaa0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a75020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ace440_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a75020;  1 drivers
v0x1ace540_0 .net/s *"_s10", 15 0, L_0x1b1e9b0;  1 drivers
v0x1ace620_0 .net/s *"_s4", 8 0, L_0x1b1e690;  1 drivers
v0x1ace710_0 .net/s *"_s6", 8 0, L_0x1b1e780;  1 drivers
v0x1ace7f0_0 .net/s "a", 3 0, v0x1acef70_0;  1 drivers
v0x1ace920_0 .net/s "a_pad", 4 0, L_0x1b1e5f0;  1 drivers
v0x1acea00_0 .net/s "b", 3 0, v0x1acf050_0;  1 drivers
v0x1aceae0_0 .net/s "c", 15 0, v0x1acf120_0;  1 drivers
v0x1acebc0_0 .net/s "out", 15 0, L_0x1b1eb40;  alias, 1 drivers
v0x1aced30_0 .net/s "product", 8 0, L_0x1b1e870;  1 drivers
v0x1acee10_0 .net/s "psum", 15 0, L_0x1b1eaa0;  1 drivers
L_0x1b1e5f0 .concat [ 4 1 0 0], v0x1acef70_0, L_0x7fd7e5a75020;
L_0x1b1e690 .extend/s 9, L_0x1b1e5f0;
L_0x1b1e780 .extend/s 9, v0x1acf050_0;
L_0x1b1e870 .arith/mult 9, L_0x1b1e690, L_0x1b1e780;
L_0x1b1e9b0 .extend/s 16, L_0x1b1e870;
L_0x1b1eaa0 .arith/sum 16, L_0x1b1e9b0, v0x1acf120_0;
S_0x1acfc30 .scope generate, "col_num[5]" "col_num[5]" 3 28, 3 28 0, S_0x1ac6a40;
 .timescale 0 0;
P_0x1acfe40 .param/l "i" 0 3 28, +C4<0101>;
S_0x1acff00 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1acfc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ad00d0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ad0110 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b1f8b0 .functor BUFZ 16, L_0x1b1f700, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b1f920 .functor BUFZ 4, v0x1ad12b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ad12b0_0 .var "a_q", 3 0;
v0x1ad1390_0 .var "b_q", 3 0;
v0x1ad1460_0 .var "c_q", 15 0;
v0x1ad1560_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ad1600_0 .net "in_n", 15 0, L_0x1b1faa0;  1 drivers
v0x1ad16a0_0 .net "in_w", 3 0, L_0x1b1fa00;  1 drivers
v0x1ad1780_0 .net "inst_e", 1 0, v0x1ad1860_0;  1 drivers
v0x1ad1860_0 .var "inst_q", 1 0;
v0x1ad1940_0 .net "inst_w", 1 0, L_0x1b1fb40;  1 drivers
v0x1ad1ab0_0 .var "load_ready_q", 0 0;
v0x1ad1b70_0 .net "mac_out", 15 0, L_0x1b1f700;  1 drivers
v0x1ad1c30_0 .net "out_e", 3 0, L_0x1b1f920;  1 drivers
v0x1ad1cf0_0 .net "out_s", 15 0, L_0x1b1f8b0;  1 drivers
v0x1ad1dd0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ad0390 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1acff00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ad0560 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ad05a0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b1f700 .functor BUFZ 16, L_0x1b1f660, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a75068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ad07a0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a75068;  1 drivers
v0x1ad0880_0 .net/s *"_s10", 15 0, L_0x1b1f570;  1 drivers
v0x1ad0960_0 .net/s *"_s4", 8 0, L_0x1b1f250;  1 drivers
v0x1ad0a50_0 .net/s *"_s6", 8 0, L_0x1b1f340;  1 drivers
v0x1ad0b30_0 .net/s "a", 3 0, v0x1ad12b0_0;  1 drivers
v0x1ad0c60_0 .net/s "a_pad", 4 0, L_0x1b1f1b0;  1 drivers
v0x1ad0d40_0 .net/s "b", 3 0, v0x1ad1390_0;  1 drivers
v0x1ad0e20_0 .net/s "c", 15 0, v0x1ad1460_0;  1 drivers
v0x1ad0f00_0 .net/s "out", 15 0, L_0x1b1f700;  alias, 1 drivers
v0x1ad1070_0 .net/s "product", 8 0, L_0x1b1f430;  1 drivers
v0x1ad1150_0 .net/s "psum", 15 0, L_0x1b1f660;  1 drivers
L_0x1b1f1b0 .concat [ 4 1 0 0], v0x1ad12b0_0, L_0x7fd7e5a75068;
L_0x1b1f250 .extend/s 9, L_0x1b1f1b0;
L_0x1b1f340 .extend/s 9, v0x1ad1390_0;
L_0x1b1f430 .arith/mult 9, L_0x1b1f250, L_0x1b1f340;
L_0x1b1f570 .extend/s 16, L_0x1b1f430;
L_0x1b1f660 .arith/sum 16, L_0x1b1f570, v0x1ad1460_0;
S_0x1ad1f70 .scope generate, "col_num[6]" "col_num[6]" 3 28, 3 28 0, S_0x1ac6a40;
 .timescale 0 0;
P_0x1ad2130 .param/l "i" 0 3 28, +C4<0110>;
S_0x1ad21f0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ad1f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ad23c0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ad2400 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b203a0 .functor BUFZ 16, L_0x1b1f0a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b20410 .functor BUFZ 4, v0x1ad35e0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ad35e0_0 .var "a_q", 3 0;
v0x1ad36c0_0 .var "b_q", 3 0;
v0x1ad3790_0 .var "c_q", 15 0;
v0x1ad3890_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ad3930_0 .net "in_n", 15 0, L_0x1b20590;  1 drivers
v0x1ad39d0_0 .net "in_w", 3 0, L_0x1b204f0;  1 drivers
v0x1ad3ab0_0 .net "inst_e", 1 0, v0x1ad3b90_0;  1 drivers
v0x1ad3b90_0 .var "inst_q", 1 0;
v0x1ad3c70_0 .net "inst_w", 1 0, L_0x1b206d0;  1 drivers
v0x1ad3de0_0 .var "load_ready_q", 0 0;
v0x1ad3ea0_0 .net "mac_out", 15 0, L_0x1b1f0a0;  1 drivers
v0x1ad3f60_0 .net "out_e", 3 0, L_0x1b20410;  1 drivers
v0x1ad4020_0 .net "out_s", 15 0, L_0x1b203a0;  1 drivers
v0x1ad4100_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ad2680 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ad21f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ad2870 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ad28b0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b1f0a0 .functor BUFZ 16, L_0x1b201c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a750b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ad2ab0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a750b0;  1 drivers
v0x1ad2bb0_0 .net/s *"_s10", 15 0, L_0x1b200d0;  1 drivers
v0x1ad2c90_0 .net/s *"_s4", 8 0, L_0x1b1fdb0;  1 drivers
v0x1ad2d80_0 .net/s *"_s6", 8 0, L_0x1b1fea0;  1 drivers
v0x1ad2e60_0 .net/s "a", 3 0, v0x1ad35e0_0;  1 drivers
v0x1ad2f90_0 .net/s "a_pad", 4 0, L_0x1b1fc70;  1 drivers
v0x1ad3070_0 .net/s "b", 3 0, v0x1ad36c0_0;  1 drivers
v0x1ad3150_0 .net/s "c", 15 0, v0x1ad3790_0;  1 drivers
v0x1ad3230_0 .net/s "out", 15 0, L_0x1b1f0a0;  alias, 1 drivers
v0x1ad33a0_0 .net/s "product", 8 0, L_0x1b1ff90;  1 drivers
v0x1ad3480_0 .net/s "psum", 15 0, L_0x1b201c0;  1 drivers
L_0x1b1fc70 .concat [ 4 1 0 0], v0x1ad35e0_0, L_0x7fd7e5a750b0;
L_0x1b1fdb0 .extend/s 9, L_0x1b1fc70;
L_0x1b1fea0 .extend/s 9, v0x1ad36c0_0;
L_0x1b1ff90 .arith/mult 9, L_0x1b1fdb0, L_0x1b1fea0;
L_0x1b200d0 .extend/s 16, L_0x1b1ff90;
L_0x1b201c0 .arith/sum 16, L_0x1b200d0, v0x1ad3790_0;
S_0x1ad42a0 .scope generate, "col_num[7]" "col_num[7]" 3 28, 3 28 0, S_0x1ac6a40;
 .timescale 0 0;
P_0x1ad4460 .param/l "i" 0 3 28, +C4<0111>;
S_0x1ad4520 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ad42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ad46f0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ad4730 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b20ec0 .functor BUFZ 16, L_0x1b20d10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b20f30 .functor BUFZ 4, v0x1ad5910_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ad5910_0 .var "a_q", 3 0;
v0x1ad59f0_0 .var "b_q", 3 0;
v0x1ad5ac0_0 .var "c_q", 15 0;
v0x1ad5bc0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ad5c60_0 .net "in_n", 15 0, L_0x1b20630;  1 drivers
v0x1ad5d00_0 .net "in_w", 3 0, L_0x1b21010;  1 drivers
v0x1ad5de0_0 .net "inst_e", 1 0, v0x1ad5ec0_0;  1 drivers
v0x1ad5ec0_0 .var "inst_q", 1 0;
v0x1ad5fa0_0 .net "inst_w", 1 0, L_0x1b21160;  1 drivers
v0x1ad6110_0 .var "load_ready_q", 0 0;
v0x1ad61d0_0 .net "mac_out", 15 0, L_0x1b20d10;  1 drivers
v0x1ad6290_0 .net "out_e", 3 0, L_0x1b20f30;  1 drivers
v0x1ad6350_0 .net "out_s", 15 0, L_0x1b20ec0;  1 drivers
v0x1ad6430_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ad49b0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ad4520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ad4ba0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ad4be0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b20d10 .functor BUFZ 16, L_0x1b20c70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a750f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ad4de0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a750f8;  1 drivers
v0x1ad4ee0_0 .net/s *"_s10", 15 0, L_0x1b20b80;  1 drivers
v0x1ad4fc0_0 .net/s *"_s4", 8 0, L_0x1b20860;  1 drivers
v0x1ad50b0_0 .net/s *"_s6", 8 0, L_0x1b20950;  1 drivers
v0x1ad5190_0 .net/s "a", 3 0, v0x1ad5910_0;  1 drivers
v0x1ad52c0_0 .net/s "a_pad", 4 0, L_0x1b20770;  1 drivers
v0x1ad53a0_0 .net/s "b", 3 0, v0x1ad59f0_0;  1 drivers
v0x1ad5480_0 .net/s "c", 15 0, v0x1ad5ac0_0;  1 drivers
v0x1ad5560_0 .net/s "out", 15 0, L_0x1b20d10;  alias, 1 drivers
v0x1ad56d0_0 .net/s "product", 8 0, L_0x1b20a40;  1 drivers
v0x1ad57b0_0 .net/s "psum", 15 0, L_0x1b20c70;  1 drivers
L_0x1b20770 .concat [ 4 1 0 0], v0x1ad5910_0, L_0x7fd7e5a750f8;
L_0x1b20860 .extend/s 9, L_0x1b20770;
L_0x1b20950 .extend/s 9, v0x1ad59f0_0;
L_0x1b20a40 .arith/mult 9, L_0x1b20860, L_0x1b20950;
L_0x1b20b80 .extend/s 16, L_0x1b20a40;
L_0x1b20c70 .arith/sum 16, L_0x1b20b80, v0x1ad5ac0_0;
S_0x1ad65d0 .scope generate, "col_num[8]" "col_num[8]" 3 28, 3 28 0, S_0x1ac6a40;
 .timescale 0 0;
P_0x1ad6790 .param/l "i" 0 3 28, +C4<01000>;
S_0x1ad6850 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ad65d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ad6a20 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ad6a60 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b21a80 .functor BUFZ 16, L_0x1b218d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b21af0 .functor BUFZ 4, v0x1ad7c40_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ad7c40_0 .var "a_q", 3 0;
v0x1ad7d20_0 .var "b_q", 3 0;
v0x1ad7df0_0 .var "c_q", 15 0;
v0x1ad7ef0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ad7f90_0 .net "in_n", 15 0, L_0x1b21310;  1 drivers
v0x1ad8030_0 .net "in_w", 3 0, L_0x1b21f40;  1 drivers
v0x1ad8110_0 .net "inst_e", 1 0, v0x1ad81f0_0;  1 drivers
v0x1ad81f0_0 .var "inst_q", 1 0;
v0x1ad82d0_0 .net "inst_w", 1 0, L_0x1b222d0;  1 drivers
v0x1ad8440_0 .var "load_ready_q", 0 0;
v0x1ad8500_0 .net "mac_out", 15 0, L_0x1b218d0;  1 drivers
v0x1ad85c0_0 .net "out_e", 3 0, L_0x1b21af0;  1 drivers
v0x1ad8680_0 .net "out_s", 15 0, L_0x1b21a80;  1 drivers
v0x1ad8760_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ad6ce0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ad6850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ad6ed0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ad6f10 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b218d0 .functor BUFZ 16, L_0x1b21830, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a75140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ad7110_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a75140;  1 drivers
v0x1ad7210_0 .net/s *"_s10", 15 0, L_0x1b21740;  1 drivers
v0x1ad72f0_0 .net/s *"_s4", 8 0, L_0x1b21420;  1 drivers
v0x1ad73e0_0 .net/s *"_s6", 8 0, L_0x1b21510;  1 drivers
v0x1ad74c0_0 .net/s "a", 3 0, v0x1ad7c40_0;  1 drivers
v0x1ad75f0_0 .net/s "a_pad", 4 0, L_0x1b210b0;  1 drivers
v0x1ad76d0_0 .net/s "b", 3 0, v0x1ad7d20_0;  1 drivers
v0x1ad77b0_0 .net/s "c", 15 0, v0x1ad7df0_0;  1 drivers
v0x1ad7890_0 .net/s "out", 15 0, L_0x1b218d0;  alias, 1 drivers
v0x1ad7a00_0 .net/s "product", 8 0, L_0x1b21600;  1 drivers
v0x1ad7ae0_0 .net/s "psum", 15 0, L_0x1b21830;  1 drivers
L_0x1b210b0 .concat [ 4 1 0 0], v0x1ad7c40_0, L_0x7fd7e5a75140;
L_0x1b21420 .extend/s 9, L_0x1b210b0;
L_0x1b21510 .extend/s 9, v0x1ad7d20_0;
L_0x1b21600 .arith/mult 9, L_0x1b21420, L_0x1b21510;
L_0x1b21740 .extend/s 16, L_0x1b21600;
L_0x1b21830 .arith/sum 16, L_0x1b21740, v0x1ad7df0_0;
S_0x1ad9e30 .scope generate, "row_num[8]" "row_num[8]" 2 29, 2 29 0, S_0x1a89a60;
 .timescale 0 0;
P_0x1ad9ff0 .param/l "i" 0 2 29, +C4<01000>;
S_0x1ada0b0 .scope module, "mac_row_instance" "mac_row" 2 30, 3 3 0, S_0x1ad9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 128 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /INPUT 128 "in_n"
    .port_info 4 /OUTPUT 8 "valid"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /INPUT 1 "reset"
P_0x1ada280 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x1ada2c0 .param/l "col" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x1ada300 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x1b2a010 .functor BUFZ 4, L_0x1b2add0, C4<0000>, C4<0000>, C4<0000>;
L_0x1b2a580 .functor BUFZ 128, L_0x1b23930, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1b2a5f0 .functor BUFZ 128, L_0x1b295b0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1aec780_0 .net *"_s100", 0 0, L_0x1b2a8f0;  1 drivers
v0x1aec880_0 .net *"_s102", 0 0, L_0x1b28be0;  1 drivers
v0x1aec960_0 .net *"_s104", 0 0, L_0x1b2aaa0;  1 drivers
v0x1aeca50_0 .net *"_s77", 3 0, L_0x1b2a010;  1 drivers
v0x1aecb30_0 .net *"_s81", 3 0, L_0x1b29d50;  1 drivers
L_0x7fd7e5a75410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1aecc10_0 .net *"_s84", 1 0, L_0x7fd7e5a75410;  1 drivers
v0x1aeccf0_0 .net *"_s90", 0 0, L_0x1b2a6b0;  1 drivers
v0x1aecdd0_0 .net *"_s92", 0 0, L_0x1b2a3f0;  1 drivers
v0x1aeceb0_0 .net *"_s94", 0 0, L_0x1b2a850;  1 drivers
v0x1aed020_0 .net *"_s96", 0 0, L_0x1b2a750;  1 drivers
v0x1aed100_0 .net *"_s98", 0 0, L_0x1b2aa00;  1 drivers
v0x1aed1e0_0 .net "ab_wire", 35 0, L_0x1b29ad0;  1 drivers
v0x1aed2c0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1aed360_0 .net "in_n", 127 0, L_0x1b23930;  1 drivers
v0x1aed440_0 .net "in_w", 3 0, L_0x1b2add0;  1 drivers
v0x1aed520_0 .net "inst_w", 1 0, L_0x1b2b330;  1 drivers
RS_0x7fd7e5ad6ab8 .resolv tri, L_0x1b24500, L_0x1b2a0d0;
v0x1aed600_0 .net8 "inst_wire", 17 0, RS_0x7fd7e5ad6ab8;  2 drivers
v0x1aed7b0_0 .net "out_s", 127 0, L_0x1b2a5f0;  1 drivers
v0x1aed850_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
v0x1aed8f0_0 .net "sum_in_wire", 127 0, L_0x1b2a580;  1 drivers
v0x1aed9d0_0 .net "sum_out_wire", 127 0, L_0x1b295b0;  1 drivers
v0x1aedab0_0 .net "valid", 7 0, L_0x1b2af00;  1 drivers
L_0x1b24320 .part L_0x1b29ad0, 0, 4;
L_0x1b243c0 .part L_0x1b2a580, 0, 16;
L_0x1b24460 .part RS_0x7fd7e5ad6ab8, 0, 2;
L_0x1b24500 .part/pv v0x1adc200_0, 2, 2, 18;
L_0x1b250c0 .part L_0x1b29ad0, 4, 4;
L_0x1b251b0 .part L_0x1b2a580, 16, 16;
L_0x1b252a0 .part RS_0x7fd7e5ad6ab8, 2, 2;
L_0x1b25c30 .part L_0x1b29ad0, 8, 4;
L_0x1b25d20 .part L_0x1b2a580, 32, 16;
L_0x1b25dc0 .part RS_0x7fd7e5ad6ab8, 4, 2;
L_0x1b267a0 .part L_0x1b29ad0, 12, 4;
L_0x1b268d0 .part L_0x1b2a580, 48, 16;
L_0x1b26a70 .part RS_0x7fd7e5ad6ab8, 6, 2;
L_0x1b27360 .part L_0x1b29ad0, 16, 4;
L_0x1b27480 .part L_0x1b2a580, 64, 16;
L_0x1b27520 .part RS_0x7fd7e5ad6ab8, 8, 2;
L_0x1b27ed0 .part L_0x1b29ad0, 20, 4;
L_0x1b27f70 .part L_0x1b2a580, 80, 16;
L_0x1b280b0 .part RS_0x7fd7e5ad6ab8, 10, 2;
L_0x1b289f0 .part L_0x1b29ad0, 24, 4;
L_0x1b28010 .part L_0x1b2a580, 96, 16;
L_0x1b28b40 .part RS_0x7fd7e5ad6ab8, 12, 2;
LS_0x1b295b0_0_0 .concat8 [ 16 16 16 16], L_0x1b241d0, L_0x1b24f70, L_0x1b25ae0, L_0x1b26650;
LS_0x1b295b0_0_4 .concat8 [ 16 16 16 16], L_0x1b27210, L_0x1b27d80, L_0x1b288a0, L_0x1b29460;
L_0x1b295b0 .concat8 [ 64 64 0 0], LS_0x1b295b0_0_0, LS_0x1b295b0_0_4;
L_0x1b29920 .part L_0x1b29ad0, 28, 4;
L_0x1b28cf0 .part L_0x1b2a580, 112, 16;
L_0x1b29cb0 .part RS_0x7fd7e5ad6ab8, 14, 2;
LS_0x1b29ad0_0_0 .concat8 [ 4 4 4 4], L_0x1b2a010, L_0x1b24240, L_0x1b24fe0, L_0x1b25b50;
LS_0x1b29ad0_0_4 .concat8 [ 4 4 4 4], L_0x1b266c0, L_0x1b27280, L_0x1b27df0, L_0x1b28910;
LS_0x1b29ad0_0_8 .concat8 [ 4 0 0 0], L_0x1b294d0;
L_0x1b29ad0 .concat8 [ 16 16 4 0], LS_0x1b29ad0_0_0, LS_0x1b29ad0_0_4, LS_0x1b29ad0_0_8;
LS_0x1b2a0d0_0_0 .concat8 [ 4 2 2 2], L_0x1b29d50, v0x1939420_0, v0x1ae1070_0, v0x1ae33a0_0;
LS_0x1b2a0d0_0_4 .concat8 [ 2 2 2 2], v0x1ae56e0_0, v0x1ae7a10_0, v0x1ae9d40_0, v0x1aec070_0;
L_0x1b2a0d0 .concat8 [ 10 8 0 0], LS_0x1b2a0d0_0_0, LS_0x1b2a0d0_0_4;
L_0x1b29d50 .concat [ 2 2 0 0], L_0x1b2b330, L_0x7fd7e5a75410;
L_0x1b2a6b0 .part RS_0x7fd7e5ad6ab8, 17, 1;
L_0x1b2a3f0 .part RS_0x7fd7e5ad6ab8, 15, 1;
L_0x1b2a850 .part RS_0x7fd7e5ad6ab8, 13, 1;
L_0x1b2a750 .part RS_0x7fd7e5ad6ab8, 11, 1;
L_0x1b2aa00 .part RS_0x7fd7e5ad6ab8, 9, 1;
L_0x1b2a8f0 .part RS_0x7fd7e5ad6ab8, 7, 1;
L_0x1b28be0 .part RS_0x7fd7e5ad6ab8, 5, 1;
L_0x1b2aaa0 .part RS_0x7fd7e5ad6ab8, 3, 1;
LS_0x1b2af00_0_0 .concat [ 1 1 1 1], L_0x1b2aaa0, L_0x1b28be0, L_0x1b2a8f0, L_0x1b2aa00;
LS_0x1b2af00_0_4 .concat [ 1 1 1 1], L_0x1b2a750, L_0x1b2a850, L_0x1b2a3f0, L_0x1b2a6b0;
L_0x1b2af00 .concat [ 4 4 0 0], LS_0x1b2af00_0_0, LS_0x1b2af00_0_4;
S_0x1ada5b0 .scope generate, "col_num[1]" "col_num[1]" 3 28, 3 28 0, S_0x1ada0b0;
 .timescale 0 0;
P_0x1ada780 .param/l "i" 0 3 28, +C4<01>;
S_0x1ada860 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ada5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1adaa30 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1adaa70 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b241d0 .functor BUFZ 16, L_0x1b24020, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b24240 .functor BUFZ 4, v0x1adbc50_0, C4<0000>, C4<0000>, C4<0000>;
v0x1adbc50_0 .var "a_q", 3 0;
v0x1adbd30_0 .var "b_q", 3 0;
v0x1adbe00_0 .var "c_q", 15 0;
v0x1adbf00_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1adbfa0_0 .net "in_n", 15 0, L_0x1b243c0;  1 drivers
v0x1adc040_0 .net "in_w", 3 0, L_0x1b24320;  1 drivers
v0x1adc120_0 .net "inst_e", 1 0, v0x1adc200_0;  1 drivers
v0x1adc200_0 .var "inst_q", 1 0;
v0x1adc2e0_0 .net "inst_w", 1 0, L_0x1b24460;  1 drivers
v0x1adc450_0 .var "load_ready_q", 0 0;
v0x1adc510_0 .net "mac_out", 15 0, L_0x1b24020;  1 drivers
v0x1adc5d0_0 .net "out_e", 3 0, L_0x1b24240;  1 drivers
v0x1adc690_0 .net "out_s", 15 0, L_0x1b241d0;  1 drivers
v0x1adc770_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1adacf0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ada860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1adaee0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1adaf20 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b24020 .functor BUFZ 16, L_0x1b23f80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a751d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1adb120_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a751d0;  1 drivers
v0x1adb220_0 .net/s *"_s10", 15 0, L_0x1b23e90;  1 drivers
v0x1adb300_0 .net/s *"_s4", 8 0, L_0x1b23b70;  1 drivers
v0x1adb3f0_0 .net/s *"_s6", 8 0, L_0x1b23c60;  1 drivers
v0x1adb4d0_0 .net/s "a", 3 0, v0x1adbc50_0;  1 drivers
v0x1adb600_0 .net/s "a_pad", 4 0, L_0x1b23a30;  1 drivers
v0x1adb6e0_0 .net/s "b", 3 0, v0x1adbd30_0;  1 drivers
v0x1adb7c0_0 .net/s "c", 15 0, v0x1adbe00_0;  1 drivers
v0x1adb8a0_0 .net/s "out", 15 0, L_0x1b24020;  alias, 1 drivers
v0x1adba10_0 .net/s "product", 8 0, L_0x1b23d50;  1 drivers
v0x1adbaf0_0 .net/s "psum", 15 0, L_0x1b23f80;  1 drivers
L_0x1b23a30 .concat [ 4 1 0 0], v0x1adbc50_0, L_0x7fd7e5a751d0;
L_0x1b23b70 .extend/s 9, L_0x1b23a30;
L_0x1b23c60 .extend/s 9, v0x1adbd30_0;
L_0x1b23d50 .arith/mult 9, L_0x1b23b70, L_0x1b23c60;
L_0x1b23e90 .extend/s 16, L_0x1b23d50;
L_0x1b23f80 .arith/sum 16, L_0x1b23e90, v0x1adbe00_0;
S_0x1adc910 .scope generate, "col_num[2]" "col_num[2]" 3 28, 3 28 0, S_0x1ada0b0;
 .timescale 0 0;
P_0x1adcad0 .param/l "i" 0 3 28, +C4<010>;
S_0x1adcb90 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1adc910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1adcd60 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1adcda0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b24f70 .functor BUFZ 16, L_0x1b24dc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b24fe0 .functor BUFZ 4, v0x1addf80_0, C4<0000>, C4<0000>, C4<0000>;
v0x1addf80_0 .var "a_q", 3 0;
v0x1ade060_0 .var "b_q", 3 0;
v0x1ade130_0 .var "c_q", 15 0;
v0x1ade230_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x19391c0_0 .net "in_n", 15 0, L_0x1b251b0;  1 drivers
v0x1939260_0 .net "in_w", 3 0, L_0x1b250c0;  1 drivers
v0x1939340_0 .net "inst_e", 1 0, v0x1939420_0;  1 drivers
v0x1939420_0 .var "inst_q", 1 0;
v0x1939500_0 .net "inst_w", 1 0, L_0x1b252a0;  1 drivers
v0x1adeb90_0 .var "load_ready_q", 0 0;
v0x1adec50_0 .net "mac_out", 15 0, L_0x1b24dc0;  1 drivers
v0x1aded10_0 .net "out_e", 3 0, L_0x1b24fe0;  1 drivers
v0x1adedd0_0 .net "out_s", 15 0, L_0x1b24f70;  1 drivers
v0x1adeeb0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1add020 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1adcb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1add210 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1add250 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b24dc0 .functor BUFZ 16, L_0x1b24d20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a75218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1add450_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a75218;  1 drivers
v0x1add550_0 .net/s *"_s10", 15 0, L_0x1b24c30;  1 drivers
v0x1add630_0 .net/s *"_s4", 8 0, L_0x1b09380;  1 drivers
v0x1add720_0 .net/s *"_s6", 8 0, L_0x1b24a50;  1 drivers
v0x1add800_0 .net/s "a", 3 0, v0x1addf80_0;  1 drivers
v0x1add930_0 .net/s "a_pad", 4 0, L_0x1b09240;  1 drivers
v0x1adda10_0 .net/s "b", 3 0, v0x1ade060_0;  1 drivers
v0x1addaf0_0 .net/s "c", 15 0, v0x1ade130_0;  1 drivers
v0x1addbd0_0 .net/s "out", 15 0, L_0x1b24dc0;  alias, 1 drivers
v0x1addd40_0 .net/s "product", 8 0, L_0x1b24af0;  1 drivers
v0x1adde20_0 .net/s "psum", 15 0, L_0x1b24d20;  1 drivers
L_0x1b09240 .concat [ 4 1 0 0], v0x1addf80_0, L_0x7fd7e5a75218;
L_0x1b09380 .extend/s 9, L_0x1b09240;
L_0x1b24a50 .extend/s 9, v0x1ade060_0;
L_0x1b24af0 .arith/mult 9, L_0x1b09380, L_0x1b24a50;
L_0x1b24c30 .extend/s 16, L_0x1b24af0;
L_0x1b24d20 .arith/sum 16, L_0x1b24c30, v0x1ade130_0;
S_0x1a9baa0 .scope generate, "col_num[3]" "col_num[3]" 3 28, 3 28 0, S_0x1ada0b0;
 .timescale 0 0;
P_0x1a9bc90 .param/l "i" 0 3 28, +C4<011>;
S_0x1adf760 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1a9baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1adf8e0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1adf920 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b25ae0 .functor BUFZ 16, L_0x1b25930, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b25b50 .functor BUFZ 4, v0x1ae0ac0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ae0ac0_0 .var "a_q", 3 0;
v0x1ae0ba0_0 .var "b_q", 3 0;
v0x1ae0c70_0 .var "c_q", 15 0;
v0x1ae0d70_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ae0e10_0 .net "in_n", 15 0, L_0x1b25d20;  1 drivers
v0x1ae0eb0_0 .net "in_w", 3 0, L_0x1b25c30;  1 drivers
v0x1ae0f90_0 .net "inst_e", 1 0, v0x1ae1070_0;  1 drivers
v0x1ae1070_0 .var "inst_q", 1 0;
v0x1ae1150_0 .net "inst_w", 1 0, L_0x1b25dc0;  1 drivers
v0x1ae12c0_0 .var "load_ready_q", 0 0;
v0x1ae1380_0 .net "mac_out", 15 0, L_0x1b25930;  1 drivers
v0x1ae1440_0 .net "out_e", 3 0, L_0x1b25b50;  1 drivers
v0x1ae1500_0 .net "out_s", 15 0, L_0x1b25ae0;  1 drivers
v0x1ae15e0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1adfba0 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1adf760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1adfd70 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1adfdb0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b25930 .functor BUFZ 16, L_0x1b25890, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a75260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1adffb0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a75260;  1 drivers
v0x1ae0090_0 .net/s *"_s10", 15 0, L_0x1b257a0;  1 drivers
v0x1ae0170_0 .net/s *"_s4", 8 0, L_0x1b25480;  1 drivers
v0x1ae0260_0 .net/s *"_s6", 8 0, L_0x1b25570;  1 drivers
v0x1ae0340_0 .net/s "a", 3 0, v0x1ae0ac0_0;  1 drivers
v0x1ae0470_0 .net/s "a_pad", 4 0, L_0x1b25340;  1 drivers
v0x1ae0550_0 .net/s "b", 3 0, v0x1ae0ba0_0;  1 drivers
v0x1ae0630_0 .net/s "c", 15 0, v0x1ae0c70_0;  1 drivers
v0x1ae0710_0 .net/s "out", 15 0, L_0x1b25930;  alias, 1 drivers
v0x1ae0880_0 .net/s "product", 8 0, L_0x1b25660;  1 drivers
v0x1ae0960_0 .net/s "psum", 15 0, L_0x1b25890;  1 drivers
L_0x1b25340 .concat [ 4 1 0 0], v0x1ae0ac0_0, L_0x7fd7e5a75260;
L_0x1b25480 .extend/s 9, L_0x1b25340;
L_0x1b25570 .extend/s 9, v0x1ae0ba0_0;
L_0x1b25660 .arith/mult 9, L_0x1b25480, L_0x1b25570;
L_0x1b257a0 .extend/s 16, L_0x1b25660;
L_0x1b25890 .arith/sum 16, L_0x1b257a0, v0x1ae0c70_0;
S_0x1ae1780 .scope generate, "col_num[4]" "col_num[4]" 3 28, 3 28 0, S_0x1ada0b0;
 .timescale 0 0;
P_0x1ae1940 .param/l "i" 0 3 28, +C4<0100>;
S_0x1ae1a00 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ae1780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ae1bd0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ae1c10 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b26650 .functor BUFZ 16, L_0x1b264a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b266c0 .functor BUFZ 4, v0x1ae2df0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ae2df0_0 .var "a_q", 3 0;
v0x1ae2ed0_0 .var "b_q", 3 0;
v0x1ae2fa0_0 .var "c_q", 15 0;
v0x1ae30a0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ae3140_0 .net "in_n", 15 0, L_0x1b268d0;  1 drivers
v0x1ae31e0_0 .net "in_w", 3 0, L_0x1b267a0;  1 drivers
v0x1ae32c0_0 .net "inst_e", 1 0, v0x1ae33a0_0;  1 drivers
v0x1ae33a0_0 .var "inst_q", 1 0;
v0x1ae3480_0 .net "inst_w", 1 0, L_0x1b26a70;  1 drivers
v0x1ae35f0_0 .var "load_ready_q", 0 0;
v0x1ae36b0_0 .net "mac_out", 15 0, L_0x1b264a0;  1 drivers
v0x1ae3770_0 .net "out_e", 3 0, L_0x1b266c0;  1 drivers
v0x1ae3830_0 .net "out_s", 15 0, L_0x1b26650;  1 drivers
v0x1ae3910_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ae1e90 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ae1a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ae2080 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ae20c0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b264a0 .functor BUFZ 16, L_0x1b26400, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a752a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ae22c0_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a752a8;  1 drivers
v0x1ae23c0_0 .net/s *"_s10", 15 0, L_0x1b26310;  1 drivers
v0x1ae24a0_0 .net/s *"_s4", 8 0, L_0x1b25ff0;  1 drivers
v0x1ae2590_0 .net/s *"_s6", 8 0, L_0x1b260e0;  1 drivers
v0x1ae2670_0 .net/s "a", 3 0, v0x1ae2df0_0;  1 drivers
v0x1ae27a0_0 .net/s "a_pad", 4 0, L_0x1b25f50;  1 drivers
v0x1ae2880_0 .net/s "b", 3 0, v0x1ae2ed0_0;  1 drivers
v0x1ae2960_0 .net/s "c", 15 0, v0x1ae2fa0_0;  1 drivers
v0x1ae2a40_0 .net/s "out", 15 0, L_0x1b264a0;  alias, 1 drivers
v0x1ae2bb0_0 .net/s "product", 8 0, L_0x1b261d0;  1 drivers
v0x1ae2c90_0 .net/s "psum", 15 0, L_0x1b26400;  1 drivers
L_0x1b25f50 .concat [ 4 1 0 0], v0x1ae2df0_0, L_0x7fd7e5a752a8;
L_0x1b25ff0 .extend/s 9, L_0x1b25f50;
L_0x1b260e0 .extend/s 9, v0x1ae2ed0_0;
L_0x1b261d0 .arith/mult 9, L_0x1b25ff0, L_0x1b260e0;
L_0x1b26310 .extend/s 16, L_0x1b261d0;
L_0x1b26400 .arith/sum 16, L_0x1b26310, v0x1ae2fa0_0;
S_0x1ae3ab0 .scope generate, "col_num[5]" "col_num[5]" 3 28, 3 28 0, S_0x1ada0b0;
 .timescale 0 0;
P_0x1ae3cc0 .param/l "i" 0 3 28, +C4<0101>;
S_0x1ae3d80 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ae3ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ae3f50 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ae3f90 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b27210 .functor BUFZ 16, L_0x1b27060, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b27280 .functor BUFZ 4, v0x1ae5130_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ae5130_0 .var "a_q", 3 0;
v0x1ae5210_0 .var "b_q", 3 0;
v0x1ae52e0_0 .var "c_q", 15 0;
v0x1ae53e0_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ae5480_0 .net "in_n", 15 0, L_0x1b27480;  1 drivers
v0x1ae5520_0 .net "in_w", 3 0, L_0x1b27360;  1 drivers
v0x1ae5600_0 .net "inst_e", 1 0, v0x1ae56e0_0;  1 drivers
v0x1ae56e0_0 .var "inst_q", 1 0;
v0x1ae57c0_0 .net "inst_w", 1 0, L_0x1b27520;  1 drivers
v0x1ae5930_0 .var "load_ready_q", 0 0;
v0x1ae59f0_0 .net "mac_out", 15 0, L_0x1b27060;  1 drivers
v0x1ae5ab0_0 .net "out_e", 3 0, L_0x1b27280;  1 drivers
v0x1ae5b70_0 .net "out_s", 15 0, L_0x1b27210;  1 drivers
v0x1ae5c50_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ae4210 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ae3d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ae43e0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ae4420 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b27060 .functor BUFZ 16, L_0x1b26fc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a752f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ae4620_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a752f0;  1 drivers
v0x1ae4700_0 .net/s *"_s10", 15 0, L_0x1b26ed0;  1 drivers
v0x1ae47e0_0 .net/s *"_s4", 8 0, L_0x1b26bb0;  1 drivers
v0x1ae48d0_0 .net/s *"_s6", 8 0, L_0x1b26ca0;  1 drivers
v0x1ae49b0_0 .net/s "a", 3 0, v0x1ae5130_0;  1 drivers
v0x1ae4ae0_0 .net/s "a_pad", 4 0, L_0x1b26b10;  1 drivers
v0x1ae4bc0_0 .net/s "b", 3 0, v0x1ae5210_0;  1 drivers
v0x1ae4ca0_0 .net/s "c", 15 0, v0x1ae52e0_0;  1 drivers
v0x1ae4d80_0 .net/s "out", 15 0, L_0x1b27060;  alias, 1 drivers
v0x1ae4ef0_0 .net/s "product", 8 0, L_0x1b26d90;  1 drivers
v0x1ae4fd0_0 .net/s "psum", 15 0, L_0x1b26fc0;  1 drivers
L_0x1b26b10 .concat [ 4 1 0 0], v0x1ae5130_0, L_0x7fd7e5a752f0;
L_0x1b26bb0 .extend/s 9, L_0x1b26b10;
L_0x1b26ca0 .extend/s 9, v0x1ae5210_0;
L_0x1b26d90 .arith/mult 9, L_0x1b26bb0, L_0x1b26ca0;
L_0x1b26ed0 .extend/s 16, L_0x1b26d90;
L_0x1b26fc0 .arith/sum 16, L_0x1b26ed0, v0x1ae52e0_0;
S_0x1ae5df0 .scope generate, "col_num[6]" "col_num[6]" 3 28, 3 28 0, S_0x1ada0b0;
 .timescale 0 0;
P_0x1ae5fb0 .param/l "i" 0 3 28, +C4<0110>;
S_0x1ae6070 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ae5df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ae6240 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ae6280 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b27d80 .functor BUFZ 16, L_0x1b26a00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b27df0 .functor BUFZ 4, v0x1ae7460_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ae7460_0 .var "a_q", 3 0;
v0x1ae7540_0 .var "b_q", 3 0;
v0x1ae7610_0 .var "c_q", 15 0;
v0x1ae7710_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ae77b0_0 .net "in_n", 15 0, L_0x1b27f70;  1 drivers
v0x1ae7850_0 .net "in_w", 3 0, L_0x1b27ed0;  1 drivers
v0x1ae7930_0 .net "inst_e", 1 0, v0x1ae7a10_0;  1 drivers
v0x1ae7a10_0 .var "inst_q", 1 0;
v0x1ae7af0_0 .net "inst_w", 1 0, L_0x1b280b0;  1 drivers
v0x1ae7c60_0 .var "load_ready_q", 0 0;
v0x1ae7d20_0 .net "mac_out", 15 0, L_0x1b26a00;  1 drivers
v0x1ae7de0_0 .net "out_e", 3 0, L_0x1b27df0;  1 drivers
v0x1ae7ea0_0 .net "out_s", 15 0, L_0x1b27d80;  1 drivers
v0x1ae7f80_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ae6500 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ae6070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ae66f0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ae6730 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b26a00 .functor BUFZ 16, L_0x1b27ba0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a75338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ae6930_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a75338;  1 drivers
v0x1ae6a30_0 .net/s *"_s10", 15 0, L_0x1b27ab0;  1 drivers
v0x1ae6b10_0 .net/s *"_s4", 8 0, L_0x1b27790;  1 drivers
v0x1ae6c00_0 .net/s *"_s6", 8 0, L_0x1b27880;  1 drivers
v0x1ae6ce0_0 .net/s "a", 3 0, v0x1ae7460_0;  1 drivers
v0x1ae6e10_0 .net/s "a_pad", 4 0, L_0x1b27650;  1 drivers
v0x1ae6ef0_0 .net/s "b", 3 0, v0x1ae7540_0;  1 drivers
v0x1ae6fd0_0 .net/s "c", 15 0, v0x1ae7610_0;  1 drivers
v0x1ae70b0_0 .net/s "out", 15 0, L_0x1b26a00;  alias, 1 drivers
v0x1ae7220_0 .net/s "product", 8 0, L_0x1b27970;  1 drivers
v0x1ae7300_0 .net/s "psum", 15 0, L_0x1b27ba0;  1 drivers
L_0x1b27650 .concat [ 4 1 0 0], v0x1ae7460_0, L_0x7fd7e5a75338;
L_0x1b27790 .extend/s 9, L_0x1b27650;
L_0x1b27880 .extend/s 9, v0x1ae7540_0;
L_0x1b27970 .arith/mult 9, L_0x1b27790, L_0x1b27880;
L_0x1b27ab0 .extend/s 16, L_0x1b27970;
L_0x1b27ba0 .arith/sum 16, L_0x1b27ab0, v0x1ae7610_0;
S_0x1ae8120 .scope generate, "col_num[7]" "col_num[7]" 3 28, 3 28 0, S_0x1ada0b0;
 .timescale 0 0;
P_0x1ae82e0 .param/l "i" 0 3 28, +C4<0111>;
S_0x1ae83a0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1ae8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1ae8570 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1ae85b0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b288a0 .functor BUFZ 16, L_0x1b286f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b28910 .functor BUFZ 4, v0x1ae9790_0, C4<0000>, C4<0000>, C4<0000>;
v0x1ae9790_0 .var "a_q", 3 0;
v0x1ae9870_0 .var "b_q", 3 0;
v0x1ae9940_0 .var "c_q", 15 0;
v0x1ae9a40_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1ae9ae0_0 .net "in_n", 15 0, L_0x1b28010;  1 drivers
v0x1ae9b80_0 .net "in_w", 3 0, L_0x1b289f0;  1 drivers
v0x1ae9c60_0 .net "inst_e", 1 0, v0x1ae9d40_0;  1 drivers
v0x1ae9d40_0 .var "inst_q", 1 0;
v0x1ae9e20_0 .net "inst_w", 1 0, L_0x1b28b40;  1 drivers
v0x1ae9f90_0 .var "load_ready_q", 0 0;
v0x1aea050_0 .net "mac_out", 15 0, L_0x1b286f0;  1 drivers
v0x1aea110_0 .net "out_e", 3 0, L_0x1b28910;  1 drivers
v0x1aea1d0_0 .net "out_s", 15 0, L_0x1b288a0;  1 drivers
v0x1aea2b0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1ae8830 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1ae83a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1ae8a20 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1ae8a60 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b286f0 .functor BUFZ 16, L_0x1b28650, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a75380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ae8c60_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a75380;  1 drivers
v0x1ae8d60_0 .net/s *"_s10", 15 0, L_0x1b28560;  1 drivers
v0x1ae8e40_0 .net/s *"_s4", 8 0, L_0x1b28240;  1 drivers
v0x1ae8f30_0 .net/s *"_s6", 8 0, L_0x1b28330;  1 drivers
v0x1ae9010_0 .net/s "a", 3 0, v0x1ae9790_0;  1 drivers
v0x1ae9140_0 .net/s "a_pad", 4 0, L_0x1b28150;  1 drivers
v0x1ae9220_0 .net/s "b", 3 0, v0x1ae9870_0;  1 drivers
v0x1ae9300_0 .net/s "c", 15 0, v0x1ae9940_0;  1 drivers
v0x1ae93e0_0 .net/s "out", 15 0, L_0x1b286f0;  alias, 1 drivers
v0x1ae9550_0 .net/s "product", 8 0, L_0x1b28420;  1 drivers
v0x1ae9630_0 .net/s "psum", 15 0, L_0x1b28650;  1 drivers
L_0x1b28150 .concat [ 4 1 0 0], v0x1ae9790_0, L_0x7fd7e5a75380;
L_0x1b28240 .extend/s 9, L_0x1b28150;
L_0x1b28330 .extend/s 9, v0x1ae9870_0;
L_0x1b28420 .arith/mult 9, L_0x1b28240, L_0x1b28330;
L_0x1b28560 .extend/s 16, L_0x1b28420;
L_0x1b28650 .arith/sum 16, L_0x1b28560, v0x1ae9940_0;
S_0x1aea450 .scope generate, "col_num[8]" "col_num[8]" 3 28, 3 28 0, S_0x1ada0b0;
 .timescale 0 0;
P_0x1aea610 .param/l "i" 0 3 28, +C4<01000>;
S_0x1aea6d0 .scope module, "mac_tile_instance" "mac_tile" 3 29, 4 3 0, S_0x1aea450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "out_s"
    .port_info 2 /INPUT 4 "in_w"
    .port_info 3 /OUTPUT 4 "out_e"
    .port_info 4 /INPUT 16 "in_n"
    .port_info 5 /INPUT 2 "inst_w"
    .port_info 6 /OUTPUT 2 "inst_e"
    .port_info 7 /INPUT 1 "reset"
P_0x1aea8a0 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x1aea8e0 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x1b29460 .functor BUFZ 16, L_0x1b292b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b294d0 .functor BUFZ 4, v0x1aebac0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1aebac0_0 .var "a_q", 3 0;
v0x1aebba0_0 .var "b_q", 3 0;
v0x1aebc70_0 .var "c_q", 15 0;
v0x1aebd70_0 .net "clk", 0 0, o0x7fd7e5abd2e8;  alias, 0 drivers
v0x1aebe10_0 .net "in_n", 15 0, L_0x1b28cf0;  1 drivers
v0x1aebeb0_0 .net "in_w", 3 0, L_0x1b29920;  1 drivers
v0x1aebf90_0 .net "inst_e", 1 0, v0x1aec070_0;  1 drivers
v0x1aec070_0 .var "inst_q", 1 0;
v0x1aec150_0 .net "inst_w", 1 0, L_0x1b29cb0;  1 drivers
v0x1aec2c0_0 .var "load_ready_q", 0 0;
v0x1aec380_0 .net "mac_out", 15 0, L_0x1b292b0;  1 drivers
v0x1aec440_0 .net "out_e", 3 0, L_0x1b294d0;  1 drivers
v0x1aec500_0 .net "out_s", 15 0, L_0x1b29460;  1 drivers
v0x1aec5e0_0 .net "reset", 0 0, o0x7fd7e5abd498;  alias, 0 drivers
S_0x1aeab60 .scope module, "mac_instance" "mac" 4 25, 5 3 0, S_0x1aea6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 16 "c"
P_0x1aead50 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1aead90 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x1b292b0 .functor BUFZ 16, L_0x1b29210, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd7e5a753c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aeaf90_0 .net/2u *"_s0", 0 0, L_0x7fd7e5a753c8;  1 drivers
v0x1aeb090_0 .net/s *"_s10", 15 0, L_0x1b29120;  1 drivers
v0x1aeb170_0 .net/s *"_s4", 8 0, L_0x1b28e00;  1 drivers
v0x1aeb260_0 .net/s *"_s6", 8 0, L_0x1b28ef0;  1 drivers
v0x1aeb340_0 .net/s "a", 3 0, v0x1aebac0_0;  1 drivers
v0x1aeb470_0 .net/s "a_pad", 4 0, L_0x1b28a90;  1 drivers
v0x1aeb550_0 .net/s "b", 3 0, v0x1aebba0_0;  1 drivers
v0x1aeb630_0 .net/s "c", 15 0, v0x1aebc70_0;  1 drivers
v0x1aeb710_0 .net/s "out", 15 0, L_0x1b292b0;  alias, 1 drivers
v0x1aeb880_0 .net/s "product", 8 0, L_0x1b28fe0;  1 drivers
v0x1aeb960_0 .net/s "psum", 15 0, L_0x1b29210;  1 drivers
L_0x1b28a90 .concat [ 4 1 0 0], v0x1aebac0_0, L_0x7fd7e5a753c8;
L_0x1b28e00 .extend/s 9, L_0x1b28a90;
L_0x1b28ef0 .extend/s 9, v0x1aebba0_0;
L_0x1b28fe0 .arith/mult 9, L_0x1b28e00, L_0x1b28ef0;
L_0x1b29120 .extend/s 16, L_0x1b28fe0;
L_0x1b29210 .arith/sum 16, L_0x1b29120, v0x1aebc70_0;
    .scope S_0x19ece10;
T_0 ;
    %wait E_0x1810030;
    %load/vec4 v0x1a19150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a0a050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a0e640_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1a0fd50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a20540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a2cb00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1a21210_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a20540_0, 4, 5;
    %load/vec4 v0x1a20540_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a20540_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1a21210_0;
    %pad/u 4;
    %assign/vec4 v0x1a0a050_0, 0;
    %load/vec4 v0x1a20540_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a2cb00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1a1a8a0_0;
    %assign/vec4 v0x1a0e640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2cb00_0, 0;
T_0.4 ;
T_0.2 ;
    %load/vec4 v0x1a2cb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x1a21210_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a20540_0, 4, 5;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x198df30;
T_1 ;
    %wait E_0x1810030;
    %load/vec4 v0x1a628a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a586b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a59380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1a5e350_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a46df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a56f60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1a4bff0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a46df0_0, 4, 5;
    %load/vec4 v0x1a46df0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a46df0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1a4bff0_0;
    %pad/u 4;
    %assign/vec4 v0x1a586b0_0, 0;
    %load/vec4 v0x1a46df0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a56f60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x1a40f40_0;
    %assign/vec4 v0x1a59380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a56f60_0, 0;
T_1.4 ;
T_1.2 ;
    %load/vec4 v0x1a56f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x1a4bff0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a46df0_0, 4, 5;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x19616a0;
T_2 ;
    %wait E_0x1810030;
    %load/vec4 v0x1a35170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a8b8d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a8fdf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1a91510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a8a7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a90400_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1a8f3e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a8a7c0_0, 4, 5;
    %load/vec4 v0x1a8a7c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a8a7c0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1a8f3e0_0;
    %pad/u 4;
    %assign/vec4 v0x1a8b8d0_0, 0;
    %load/vec4 v0x1a8a7c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a90400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x1a84090_0;
    %assign/vec4 v0x1a8fdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a90400_0, 0;
T_2.4 ;
T_2.2 ;
    %load/vec4 v0x1a90400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x1a8f3e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a8a7c0_0, 4, 5;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x19d06b0;
T_3 ;
    %wait E_0x1810030;
    %load/vec4 v0x1989030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a257a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19d6670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x19edb50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x19d0450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19c68f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x19c6ee0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19d0450_0, 4, 5;
    %load/vec4 v0x19d0450_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19d0450_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x19c6ee0_0;
    %pad/u 4;
    %assign/vec4 v0x1a257a0_0, 0;
    %load/vec4 v0x19d0450_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19c68f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x19e7f10_0;
    %assign/vec4 v0x19d6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19c68f0_0, 0;
T_3.4 ;
T_3.2 ;
    %load/vec4 v0x19c68f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x19c6ee0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19d0450_0, 4, 5;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1a86fb0;
T_4 ;
    %wait E_0x1810030;
    %load/vec4 v0x1a14220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a78550_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a6d2a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1a5d970_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a40420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a1fb60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1a1fe00_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a40420_0, 4, 5;
    %load/vec4 v0x1a40420_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a40420_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1a1fe00_0;
    %pad/u 4;
    %assign/vec4 v0x1a78550_0, 0;
    %load/vec4 v0x1a40420_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a1fb60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x1a57d70_0;
    %assign/vec4 v0x1a6d2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a1fb60_0, 0;
T_4.4 ;
T_4.2 ;
    %load/vec4 v0x1a1fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x1a1fe00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a40420_0, 4, 5;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a7b320;
T_5 ;
    %wait E_0x1810030;
    %load/vec4 v0x1950120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19a3db0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1994360_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1993c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x19567b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x195ba60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x195c1b0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19567b0_0, 4, 5;
    %load/vec4 v0x19567b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19567b0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x195c1b0_0;
    %pad/u 4;
    %assign/vec4 v0x19a3db0_0, 0;
    %load/vec4 v0x19567b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x195ba60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x197ca70_0;
    %assign/vec4 v0x1994360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x195ba60_0, 0;
T_5.4 ;
T_5.2 ;
    %load/vec4 v0x195ba60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x195c1b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19567b0_0, 4, 5;
T_5.6 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1a6cde0;
T_6 ;
    %wait E_0x1810030;
    %load/vec4 v0x1a4ce80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a8ac70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a85030_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1a6ddf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a67c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a63360_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1a45d70_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a67c20_0, 4, 5;
    %load/vec4 v0x1a67c20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a67c20_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1a45d70_0;
    %pad/u 4;
    %assign/vec4 v0x1a8ac70_0, 0;
    %load/vec4 v0x1a67c20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a63360_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x1a68050_0;
    %assign/vec4 v0x1a85030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a63360_0, 0;
T_6.4 ;
T_6.2 ;
    %load/vec4 v0x1a63360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x1a45d70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a67c20_0, 4, 5;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1a5a350;
T_7 ;
    %wait E_0x1810030;
    %load/vec4 v0x19b01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a031f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19ee020_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x19e83e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x19cc360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19c73b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x19cbf60_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19cc360_0, 4, 5;
    %load/vec4 v0x19cc360_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19cc360_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x19cbf60_0;
    %pad/u 4;
    %assign/vec4 v0x1a031f0_0, 0;
    %load/vec4 v0x19cc360_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19c73b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x19aece0_0;
    %assign/vec4 v0x19ee020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19c73b0_0, 0;
T_7.4 ;
T_7.2 ;
    %load/vec4 v0x19c73b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x19cbf60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19cc360_0, 4, 5;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1a3d550;
T_8 ;
    %wait E_0x1810030;
    %load/vec4 v0x19a9060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a27ec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a27f80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1a10d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a052f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19ea040_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x19efc80_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a052f0_0, 4, 5;
    %load/vec4 v0x1a052f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a052f0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x19efc80_0;
    %pad/u 4;
    %assign/vec4 v0x1a27ec0_0, 0;
    %load/vec4 v0x1a052f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19ea040_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1a0b050_0;
    %assign/vec4 v0x1a27f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19ea040_0, 0;
T_8.4 ;
T_8.2 ;
    %load/vec4 v0x19ea040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x19efc80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a052f0_0, 4, 5;
T_8.6 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1a281e0;
T_9 ;
    %wait E_0x1810030;
    %load/vec4 v0x1917850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x190a150_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a47240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x19c33d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1985520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x199dea0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1a77f30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1985520_0, 4, 5;
    %load/vec4 v0x1985520_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1985520_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1a77f30_0;
    %pad/u 4;
    %assign/vec4 v0x190a150_0, 0;
    %load/vec4 v0x1985520_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x199dea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x198b160_0;
    %assign/vec4 v0x1a47240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x199dea0_0, 0;
T_9.4 ;
T_9.2 ;
    %load/vec4 v0x199dea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x1a77f30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1985520_0, 4, 5;
T_9.6 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1a168a0;
T_10 ;
    %wait E_0x1810030;
    %load/vec4 v0x19d2cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19f5890_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19f5970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x19effa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x19e14c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19de740_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x19e15a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19e14c0_0, 4, 5;
    %load/vec4 v0x19e14c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19e14c0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x19e15a0_0;
    %pad/u 4;
    %assign/vec4 v0x19f5890_0, 0;
    %load/vec4 v0x19e14c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19de740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x19e4720_0;
    %assign/vec4 v0x19f5970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19de740_0, 0;
T_10.4 ;
T_10.2 ;
    %load/vec4 v0x19de740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x19e15a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19e14c0_0, 4, 5;
T_10.6 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x19c36f0;
T_11 ;
    %wait E_0x1810030;
    %load/vec4 v0x1947b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1973f10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1973fd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x196e4f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1958b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1952fa0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1958c50_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1958b90_0, 4, 5;
    %load/vec4 v0x1958b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1958b90_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1958c50_0;
    %pad/u 4;
    %assign/vec4 v0x1973f10_0, 0;
    %load/vec4 v0x1958b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1952fa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x195e830_0;
    %assign/vec4 v0x1973fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1952fa0_0, 0;
T_11.4 ;
T_11.2 ;
    %load/vec4 v0x1952fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x1958c50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1958b90_0, 4, 5;
T_11.6 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x193bc80;
T_12 ;
    %wait E_0x1810030;
    %load/vec4 v0x1a2a9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x192c4a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x191ac40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x191ad10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a9a8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a515f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1a9a9a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a9a8c0_0, 4, 5;
    %load/vec4 v0x1a9a8c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a9a8c0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1a9a9a0_0;
    %pad/u 4;
    %assign/vec4 v0x192c4a0_0, 0;
    %load/vec4 v0x1a9a8c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a515f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x196b2f0_0;
    %assign/vec4 v0x191ac40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a515f0_0, 0;
T_12.4 ;
T_12.2 ;
    %load/vec4 v0x1a515f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x1a9a9a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a9a8c0_0, 4, 5;
T_12.6 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x19e6f10;
T_13 ;
    %wait E_0x1810030;
    %load/vec4 v0x19e20e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19dbea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1977280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1977320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a46ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a460e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1a46b80_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a46ac0_0, 4, 5;
    %load/vec4 v0x1a46ac0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a46ac0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1a46b80_0;
    %pad/u 4;
    %assign/vec4 v0x19dbea0_0, 0;
    %load/vec4 v0x1a46ac0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a460e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x1a51890_0;
    %assign/vec4 v0x1977280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a460e0_0, 0;
T_13.4 ;
T_13.2 ;
    %load/vec4 v0x1a460e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x1a46b80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a46ac0_0, 4, 5;
T_13.6 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x194af00;
T_14 ;
    %wait E_0x1810030;
    %load/vec4 v0x1a7ba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a848b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a84990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1a86820_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a817f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a80b30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1a81320_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a817f0_0, 4, 5;
    %load/vec4 v0x1a817f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a817f0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x1a81320_0;
    %pad/u 4;
    %assign/vec4 v0x1a848b0_0, 0;
    %load/vec4 v0x1a817f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a80b30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x1a86270_0;
    %assign/vec4 v0x1a84990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a80b30_0, 0;
T_14.4 ;
T_14.2 ;
    %load/vec4 v0x1a80b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x1a81320_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a817f0_0, 4, 5;
T_14.6 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1a7ae90;
T_15 ;
    %wait E_0x1810030;
    %load/vec4 v0x1a5a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a666c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a667a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1a62a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a60430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a5f5a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1a5fb60_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a60430_0, 4, 5;
    %load/vec4 v0x1a60430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a60430_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x1a5fb60_0;
    %pad/u 4;
    %assign/vec4 v0x1a666c0_0, 0;
    %load/vec4 v0x1a60430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a5f5a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x19628b0_0;
    %assign/vec4 v0x1a667a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a5f5a0_0, 0;
T_15.4 ;
T_15.2 ;
    %load/vec4 v0x1a5f5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x1a5fb60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a60430_0, 4, 5;
T_15.6 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1a3d0c0;
T_16 ;
    %wait E_0x1810030;
    %load/vec4 v0x1a21790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a28570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a25ae0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1a25bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a22930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a22540_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1a229f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a22930_0, 4, 5;
    %load/vec4 v0x1a22930_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a22930_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1a229f0_0;
    %pad/u 4;
    %assign/vec4 v0x1a28570_0, 0;
    %load/vec4 v0x1a22930_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a22540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x1a27400_0;
    %assign/vec4 v0x1a25ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a22540_0, 0;
T_16.4 ;
T_16.2 ;
    %load/vec4 v0x1a22540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x1a229f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a22930_0, 4, 5;
T_16.6 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1a1c8a0;
T_17 ;
    %wait E_0x1810030;
    %load/vec4 v0x19fb970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a0a610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a059a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1a05a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a01c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19fe6a0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1a01cf0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a01c10_0, 4, 5;
    %load/vec4 v0x1a01c10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a01c10_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x1a01cf0_0;
    %pad/u 4;
    %assign/vec4 v0x1a0a610_0, 0;
    %load/vec4 v0x1a01c10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19fe6a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x1a04830_0;
    %assign/vec4 v0x1a059a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19fe6a0_0, 0;
T_17.4 ;
T_17.2 ;
    %load/vec4 v0x19fe6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x1a01cf0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a01c10_0, 4, 5;
T_17.6 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x19f5fe0;
T_18 ;
    %wait E_0x1810030;
    %load/vec4 v0x19d8e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19e3f90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19e3940_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x19e3a10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x19de2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19ddcf0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x19de390_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19de2b0_0, 4, 5;
    %load/vec4 v0x19de2b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19de2b0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x19de390_0;
    %pad/u 4;
    %assign/vec4 v0x19e3f90_0, 0;
    %load/vec4 v0x19de2b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19ddcf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x19deaa0_0;
    %assign/vec4 v0x19e3940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19ddcf0_0, 0;
T_18.4 ;
T_18.2 ;
    %load/vec4 v0x19ddcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x19de390_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19de2b0_0, 4, 5;
T_18.6 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x19d8060;
T_19 ;
    %wait E_0x1810030;
    %load/vec4 v0x19b6ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19bde30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19bda40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x19bdb10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x19b8190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19b7da0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x19b8270_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19b8190_0, 4, 5;
    %load/vec4 v0x19b8190_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19b8190_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x19b8270_0;
    %pad/u 4;
    %assign/vec4 v0x19bde30_0, 0;
    %load/vec4 v0x19b8190_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19b7da0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x19bcc90_0;
    %assign/vec4 v0x19bda40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19b7da0_0, 0;
T_19.4 ;
T_19.2 ;
    %load/vec4 v0x19b7da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x19b8270_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19b8190_0, 4, 5;
T_19.6 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x19b1910;
T_20 ;
    %wait E_0x1810030;
    %load/vec4 v0x1991570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x199fde0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x199d0f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x199d1c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1996d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1996600_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1996e20_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1996d40_0, 4, 5;
    %load/vec4 v0x1996d40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1996d40_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1996e20_0;
    %pad/u 4;
    %assign/vec4 v0x199fde0_0, 0;
    %load/vec4 v0x1996d40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1996600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x1997130_0;
    %assign/vec4 v0x199d0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1996600_0, 0;
T_20.4 ;
T_20.2 ;
    %load/vec4 v0x1996600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x1996e20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1996d40_0, 4, 5;
T_20.6 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x19908b0;
T_21 ;
    %wait E_0x1810030;
    %load/vec4 v0x1974350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x197f430_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x197edf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x197eec0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1979710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1979200_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x19797f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1979710_0, 4, 5;
    %load/vec4 v0x1979710_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1979710_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x19797f0_0;
    %pad/u 4;
    %assign/vec4 v0x197f430_0, 0;
    %load/vec4 v0x1979710_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1979200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x1979f00_0;
    %assign/vec4 v0x197edf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1979200_0, 0;
T_21.4 ;
T_21.2 ;
    %load/vec4 v0x1979200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x19797f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1979710_0, 4, 5;
T_21.6 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x196e880;
T_22 ;
    %wait E_0x1810030;
    %load/vec4 v0x1952580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1959360_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1958ef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1958fc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1953640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1953300_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1953720_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1953640_0, 4, 5;
    %load/vec4 v0x1953640_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1953640_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x1953720_0;
    %pad/u 4;
    %assign/vec4 v0x1959360_0, 0;
    %load/vec4 v0x1953640_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1953300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x1958140_0;
    %assign/vec4 v0x1958ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1953300_0, 0;
T_22.4 ;
T_22.2 ;
    %load/vec4 v0x1953300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x1953720_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1953640_0, 4, 5;
T_22.6 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x194c820;
T_23 ;
    %wait E_0x1810030;
    %load/vec4 v0x192bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1934ec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19324d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x19325a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1931330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x192c8e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1931410_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1931330_0, 4, 5;
    %load/vec4 v0x1931330_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1931330_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x1931410_0;
    %pad/u 4;
    %assign/vec4 v0x1934ec0_0, 0;
    %load/vec4 v0x1931330_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x192c8e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x19318f0_0;
    %assign/vec4 v0x19324d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x192c8e0_0, 0;
T_23.4 ;
T_23.2 ;
    %load/vec4 v0x192c8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x1931410_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1931330_0, 4, 5;
T_23.6 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x190a6c0;
T_24 ;
    %wait E_0x1810030;
    %load/vec4 v0x1970990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19d0900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19d09f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1a83a90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a671e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a026d0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1a39fd0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a671e0_0, 4, 5;
    %load/vec4 v0x1a671e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a671e0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x1a39fd0_0;
    %pad/u 4;
    %assign/vec4 v0x19d0900_0, 0;
    %load/vec4 v0x1a671e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a026d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x191d7a0_0;
    %assign/vec4 v0x19d09f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a026d0_0, 0;
T_24.4 ;
T_24.2 ;
    %load/vec4 v0x1a026d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x1a39fd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a671e0_0, 4, 5;
T_24.6 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1a7dfc0;
T_25 ;
    %wait E_0x1810030;
    %load/vec4 v0x1917c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19b4a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19b4b50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x19939e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x195b910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x194fef0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1955b90_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x195b910_0, 4, 5;
    %load/vec4 v0x195b910_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x195b910_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x1955b90_0;
    %pad/u 4;
    %assign/vec4 v0x19b4a40_0, 0;
    %load/vec4 v0x195b910_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x194fef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x197c8e0_0;
    %assign/vec4 v0x19b4b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x194fef0_0, 0;
T_25.4 ;
T_25.2 ;
    %load/vec4 v0x194fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x1955b90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x195b910_0, 4, 5;
T_25.6 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1a72d20;
T_26 ;
    %wait E_0x1810030;
    %load/vec4 v0x194a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19aef40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x19af020_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x19c09d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x19b5170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1994030_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x199dac0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19b5170_0, 4, 5;
    %load/vec4 v0x19b5170_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19b5170_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x199dac0_0;
    %pad/u 4;
    %assign/vec4 v0x19aef40_0, 0;
    %load/vec4 v0x19b5170_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1994030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x19bae20_0;
    %assign/vec4 v0x19af020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1994030_0, 0;
T_26.4 ;
T_26.2 ;
    %load/vec4 v0x1994030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x199dac0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19b5170_0, 4, 5;
T_26.6 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x19561e0;
T_27 ;
    %wait E_0x1810030;
    %load/vec4 v0x1a022b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1977570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1977680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1912970_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a99310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a994b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1a993d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a99310_0, 4, 5;
    %load/vec4 v0x1a99310_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a99310_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x1a993d0_0;
    %pad/u 4;
    %assign/vec4 v0x1977570_0, 0;
    %load/vec4 v0x1a99310_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a994b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x199a860_0;
    %assign/vec4 v0x1977680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a994b0_0, 0;
T_27.4 ;
T_27.2 ;
    %load/vec4 v0x1a994b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x1a993d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a99310_0, 4, 5;
T_27.6 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1a675c0;
T_28 ;
    %wait E_0x1810030;
    %load/vec4 v0x1967bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1934810_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1934920_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x19349f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a31100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19cc610_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1a311e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a31100_0, 4, 5;
    %load/vec4 v0x1a31100_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a31100_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x1a311e0_0;
    %pad/u 4;
    %assign/vec4 v0x1934810_0, 0;
    %load/vec4 v0x1a31100_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x19cc610_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x1a63750_0;
    %assign/vec4 v0x1934920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19cc610_0, 0;
T_28.4 ;
T_28.2 ;
    %load/vec4 v0x19cc610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x1a311e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a31100_0, 4, 5;
T_28.6 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1a6c630;
T_29 ;
    %wait E_0x1810030;
    %load/vec4 v0x19fea90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1970ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1970fb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1971080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1935160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1935320_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1935240_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1935160_0, 4, 5;
    %load/vec4 v0x1935160_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1935160_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x1935240_0;
    %pad/u 4;
    %assign/vec4 v0x1970ed0_0, 0;
    %load/vec4 v0x1935160_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1935320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x19c0ce0_0;
    %assign/vec4 v0x1970fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1935320_0, 0;
T_29.4 ;
T_29.2 ;
    %load/vec4 v0x1935320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x1935240_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1935160_0, 4, 5;
T_29.6 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1a95770;
T_30 ;
    %wait E_0x1810030;
    %load/vec4 v0x1a9c350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x17fd190_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x17fd2a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x17fd370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a9bf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a9c0d0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1a9c030_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a9bf90_0, 4, 5;
    %load/vec4 v0x1a9bf90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a9bf90_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x1a9c030_0;
    %pad/u 4;
    %assign/vec4 v0x17fd190_0, 0;
    %load/vec4 v0x1a9bf90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a9c0d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x1a9be50_0;
    %assign/vec4 v0x17fd2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a9c0d0_0, 0;
T_30.4 ;
T_30.2 ;
    %load/vec4 v0x1a9c0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x1a9c030_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a9bf90_0, 4, 5;
T_30.6 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1a9c610;
T_31 ;
    %wait E_0x1810030;
    %load/vec4 v0x1a9e3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a9d8d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a9d9b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1a9da80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a9de80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a9e0d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1a9df60_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a9de80_0, 4, 5;
    %load/vec4 v0x1a9de80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a9de80_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x1a9df60_0;
    %pad/u 4;
    %assign/vec4 v0x1a9d8d0_0, 0;
    %load/vec4 v0x1a9de80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1a9e0d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x1a9dcc0_0;
    %assign/vec4 v0x1a9d9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a9e0d0_0, 0;
T_31.4 ;
T_31.2 ;
    %load/vec4 v0x1a9e0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x1a9df60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1a9de80_0, 4, 5;
T_31.6 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1aa0500;
T_32 ;
    %wait E_0x1810030;
    %load/vec4 v0x1aa2410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aa18f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aa19d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1aa1aa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1aa1ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aa20f0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1aa1f80_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aa1ea0_0, 4, 5;
    %load/vec4 v0x1aa1ea0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aa1ea0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x1aa1f80_0;
    %pad/u 4;
    %assign/vec4 v0x1aa18f0_0, 0;
    %load/vec4 v0x1aa1ea0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aa20f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x1aa1ce0_0;
    %assign/vec4 v0x1aa19d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aa20f0_0, 0;
T_32.4 ;
T_32.2 ;
    %load/vec4 v0x1aa20f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x1aa1f80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aa1ea0_0, 4, 5;
T_32.6 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1aa2830;
T_33 ;
    %wait E_0x1810030;
    %load/vec4 v0x1aa4740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aa3c20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aa3d00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1aa3dd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1aa41d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1aa42b0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aa41d0_0, 4, 5;
    %load/vec4 v0x1aa41d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aa41d0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x1aa42b0_0;
    %pad/u 4;
    %assign/vec4 v0x1aa3c20_0, 0;
    %load/vec4 v0x1aa41d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aa4420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x1aa4010_0;
    %assign/vec4 v0x1aa3d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aa4420_0, 0;
T_33.4 ;
T_33.2 ;
    %load/vec4 v0x1aa4420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v0x1aa42b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aa41d0_0, 4, 5;
T_33.6 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1aa4b70;
T_34 ;
    %wait E_0x1810030;
    %load/vec4 v0x1aa6a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aa5f60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aa6040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1aa6110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1aa6510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aa6760_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1aa65f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aa6510_0, 4, 5;
    %load/vec4 v0x1aa6510_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aa6510_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x1aa65f0_0;
    %pad/u 4;
    %assign/vec4 v0x1aa5f60_0, 0;
    %load/vec4 v0x1aa6510_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aa6760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x1aa6350_0;
    %assign/vec4 v0x1aa6040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aa6760_0, 0;
T_34.4 ;
T_34.2 ;
    %load/vec4 v0x1aa6760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.6, 8;
    %load/vec4 v0x1aa65f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aa6510_0, 4, 5;
T_34.6 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1aa6ea0;
T_35 ;
    %wait E_0x1810030;
    %load/vec4 v0x1aa8db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aa8290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aa8370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1aa8440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1aa8840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aa8a90_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1aa8920_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aa8840_0, 4, 5;
    %load/vec4 v0x1aa8840_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aa8840_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x1aa8920_0;
    %pad/u 4;
    %assign/vec4 v0x1aa8290_0, 0;
    %load/vec4 v0x1aa8840_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aa8a90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x1aa8680_0;
    %assign/vec4 v0x1aa8370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aa8a90_0, 0;
T_35.4 ;
T_35.2 ;
    %load/vec4 v0x1aa8a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v0x1aa8920_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aa8840_0, 4, 5;
T_35.6 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1aa9220;
T_36 ;
    %wait E_0x1810030;
    %load/vec4 v0x1aab0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aaa5d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aaa6b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1aaa780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1aaab80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aaadd0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1aaac60_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aaab80_0, 4, 5;
    %load/vec4 v0x1aaab80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aaab80_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x1aaac60_0;
    %pad/u 4;
    %assign/vec4 v0x1aaa5d0_0, 0;
    %load/vec4 v0x1aaab80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aaadd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v0x1aaa9c0_0;
    %assign/vec4 v0x1aaa6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aaadd0_0, 0;
T_36.4 ;
T_36.2 ;
    %load/vec4 v0x1aaadd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v0x1aaac60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aaab80_0, 4, 5;
T_36.6 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1aab510;
T_37 ;
    %wait E_0x1810030;
    %load/vec4 v0x1aad420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aac900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aac9e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1aacab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1aaceb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aad100_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1aacf90_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aaceb0_0, 4, 5;
    %load/vec4 v0x1aaceb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aaceb0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x1aacf90_0;
    %pad/u 4;
    %assign/vec4 v0x1aac900_0, 0;
    %load/vec4 v0x1aaceb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aad100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x1aaccf0_0;
    %assign/vec4 v0x1aac9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aad100_0, 0;
T_37.4 ;
T_37.2 ;
    %load/vec4 v0x1aad100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0x1aacf90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aaceb0_0, 4, 5;
T_37.6 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1aad840;
T_38 ;
    %wait E_0x1810030;
    %load/vec4 v0x1aaf750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aaec30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aaed10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1aaede0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1aaf1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aaf430_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1aaf2c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aaf1e0_0, 4, 5;
    %load/vec4 v0x1aaf1e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aaf1e0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x1aaf2c0_0;
    %pad/u 4;
    %assign/vec4 v0x1aaec30_0, 0;
    %load/vec4 v0x1aaf1e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aaf430_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x1aaf020_0;
    %assign/vec4 v0x1aaed10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aaf430_0, 0;
T_38.4 ;
T_38.2 ;
    %load/vec4 v0x1aaf430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x1aaf2c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aaf1e0_0, 4, 5;
T_38.6 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1aafb70;
T_39 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ab1a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ab0f60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ab1040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ab1110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ab1510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ab1760_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1ab15f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ab1510_0, 4, 5;
    %load/vec4 v0x1ab1510_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ab1510_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x1ab15f0_0;
    %pad/u 4;
    %assign/vec4 v0x1ab0f60_0, 0;
    %load/vec4 v0x1ab1510_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ab1760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0x1ab1350_0;
    %assign/vec4 v0x1ab1040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ab1760_0, 0;
T_39.4 ;
T_39.2 ;
    %load/vec4 v0x1ab1760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %load/vec4 v0x1ab15f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ab1510_0, 4, 5;
T_39.6 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1ab3b70;
T_40 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ab5a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ab4f60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ab5040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ab5110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ab5510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ab5760_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x1ab55f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ab5510_0, 4, 5;
    %load/vec4 v0x1ab5510_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ab5510_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x1ab55f0_0;
    %pad/u 4;
    %assign/vec4 v0x1ab4f60_0, 0;
    %load/vec4 v0x1ab5510_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ab5760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x1ab5350_0;
    %assign/vec4 v0x1ab5040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ab5760_0, 0;
T_40.4 ;
T_40.2 ;
    %load/vec4 v0x1ab5760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x1ab55f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ab5510_0, 4, 5;
T_40.6 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1ab5ea0;
T_41 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ab7db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ab7290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ab7370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ab7440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ab7840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ab7a90_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1ab7920_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ab7840_0, 4, 5;
    %load/vec4 v0x1ab7840_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ab7840_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x1ab7920_0;
    %pad/u 4;
    %assign/vec4 v0x1ab7290_0, 0;
    %load/vec4 v0x1ab7840_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ab7a90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x1ab7680_0;
    %assign/vec4 v0x1ab7370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ab7a90_0, 0;
T_41.4 ;
T_41.2 ;
    %load/vec4 v0x1ab7a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x1ab7920_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ab7840_0, 4, 5;
T_41.6 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1ab81e0;
T_42 ;
    %wait E_0x1810030;
    %load/vec4 v0x1aba0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ab95d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ab96b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ab9780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ab9b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ab9dd0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1ab9c60_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ab9b80_0, 4, 5;
    %load/vec4 v0x1ab9b80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ab9b80_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x1ab9c60_0;
    %pad/u 4;
    %assign/vec4 v0x1ab95d0_0, 0;
    %load/vec4 v0x1ab9b80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ab9dd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %load/vec4 v0x1ab99c0_0;
    %assign/vec4 v0x1ab96b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ab9dd0_0, 0;
T_42.4 ;
T_42.2 ;
    %load/vec4 v0x1ab9dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %load/vec4 v0x1ab9c60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ab9b80_0, 4, 5;
T_42.6 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1aba510;
T_43 ;
    %wait E_0x1810030;
    %load/vec4 v0x1abc420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1abb900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1abb9e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1abbab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1abbeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1abc100_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1abbf90_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1abbeb0_0, 4, 5;
    %load/vec4 v0x1abbeb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1abbeb0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x1abbf90_0;
    %pad/u 4;
    %assign/vec4 v0x1abb900_0, 0;
    %load/vec4 v0x1abbeb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1abc100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x1abbcf0_0;
    %assign/vec4 v0x1abb9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1abc100_0, 0;
T_43.4 ;
T_43.2 ;
    %load/vec4 v0x1abc100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %load/vec4 v0x1abbf90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1abbeb0_0, 4, 5;
T_43.6 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1abc890;
T_44 ;
    %wait E_0x1810030;
    %load/vec4 v0x1abe760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1abdc40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1abdd20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1abddf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1abe1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1abe440_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x1abe2d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1abe1f0_0, 4, 5;
    %load/vec4 v0x1abe1f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1abe1f0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x1abe2d0_0;
    %pad/u 4;
    %assign/vec4 v0x1abdc40_0, 0;
    %load/vec4 v0x1abe1f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1abe440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x1abe030_0;
    %assign/vec4 v0x1abdd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1abe440_0, 0;
T_44.4 ;
T_44.2 ;
    %load/vec4 v0x1abe440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %load/vec4 v0x1abe2d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1abe1f0_0, 4, 5;
T_44.6 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1abeb80;
T_45 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ac0a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1abff70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ac0050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ac0120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ac0520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ac0770_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x1ac0600_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ac0520_0, 4, 5;
    %load/vec4 v0x1ac0520_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ac0520_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x1ac0600_0;
    %pad/u 4;
    %assign/vec4 v0x1abff70_0, 0;
    %load/vec4 v0x1ac0520_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ac0770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %load/vec4 v0x1ac0360_0;
    %assign/vec4 v0x1ac0050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac0770_0, 0;
T_45.4 ;
T_45.2 ;
    %load/vec4 v0x1ac0770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.6, 8;
    %load/vec4 v0x1ac0600_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ac0520_0, 4, 5;
T_45.6 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1ac0eb0;
T_46 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ac2dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ac22a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ac2380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ac2450_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ac2850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ac2aa0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1ac2930_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ac2850_0, 4, 5;
    %load/vec4 v0x1ac2850_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ac2850_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x1ac2930_0;
    %pad/u 4;
    %assign/vec4 v0x1ac22a0_0, 0;
    %load/vec4 v0x1ac2850_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ac2aa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x1ac2690_0;
    %assign/vec4 v0x1ac2380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac2aa0_0, 0;
T_46.4 ;
T_46.2 ;
    %load/vec4 v0x1ac2aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.6, 8;
    %load/vec4 v0x1ac2930_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ac2850_0, 4, 5;
T_46.6 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1ac31e0;
T_47 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ac50f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ac45d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ac46b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ac4780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ac4b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ac4dd0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1ac4c60_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ac4b80_0, 4, 5;
    %load/vec4 v0x1ac4b80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ac4b80_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x1ac4c60_0;
    %pad/u 4;
    %assign/vec4 v0x1ac45d0_0, 0;
    %load/vec4 v0x1ac4b80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ac4dd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %load/vec4 v0x1ac49c0_0;
    %assign/vec4 v0x1ac46b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac4dd0_0, 0;
T_47.4 ;
T_47.2 ;
    %load/vec4 v0x1ac4dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.6, 8;
    %load/vec4 v0x1ac4c60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ac4b80_0, 4, 5;
T_47.6 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x1ac71e0;
T_48 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ac90f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ac85d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ac86b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ac8780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ac8b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ac8dd0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1ac8c60_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ac8b80_0, 4, 5;
    %load/vec4 v0x1ac8b80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ac8b80_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x1ac8c60_0;
    %pad/u 4;
    %assign/vec4 v0x1ac85d0_0, 0;
    %load/vec4 v0x1ac8b80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ac8dd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0x1ac89c0_0;
    %assign/vec4 v0x1ac86b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac8dd0_0, 0;
T_48.4 ;
T_48.2 ;
    %load/vec4 v0x1ac8dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.6, 8;
    %load/vec4 v0x1ac8c60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ac8b80_0, 4, 5;
T_48.6 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1ac9510;
T_49 ;
    %wait E_0x1810030;
    %load/vec4 v0x1acb420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aca900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aca9e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1acaab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1acaeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1acb100_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1acaf90_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1acaeb0_0, 4, 5;
    %load/vec4 v0x1acaeb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1acaeb0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x1acaf90_0;
    %pad/u 4;
    %assign/vec4 v0x1aca900_0, 0;
    %load/vec4 v0x1acaeb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1acb100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %load/vec4 v0x1acacf0_0;
    %assign/vec4 v0x1aca9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1acb100_0, 0;
T_49.4 ;
T_49.2 ;
    %load/vec4 v0x1acb100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.6, 8;
    %load/vec4 v0x1acaf90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1acaeb0_0, 4, 5;
T_49.6 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1acb850;
T_50 ;
    %wait E_0x1810030;
    %load/vec4 v0x1acd760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1accc40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1accd20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1accdf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1acd1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1acd440_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1acd2d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1acd1f0_0, 4, 5;
    %load/vec4 v0x1acd1f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1acd1f0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x1acd2d0_0;
    %pad/u 4;
    %assign/vec4 v0x1accc40_0, 0;
    %load/vec4 v0x1acd1f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1acd440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v0x1acd030_0;
    %assign/vec4 v0x1accd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1acd440_0, 0;
T_50.4 ;
T_50.2 ;
    %load/vec4 v0x1acd440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %load/vec4 v0x1acd2d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1acd1f0_0, 4, 5;
T_50.6 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1acdb80;
T_51 ;
    %wait E_0x1810030;
    %load/vec4 v0x1acfa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1acef70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1acf050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1acf120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1acf520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1acf770_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1acf600_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1acf520_0, 4, 5;
    %load/vec4 v0x1acf520_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1acf520_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x1acf600_0;
    %pad/u 4;
    %assign/vec4 v0x1acef70_0, 0;
    %load/vec4 v0x1acf520_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1acf770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %load/vec4 v0x1acf360_0;
    %assign/vec4 v0x1acf050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1acf770_0, 0;
T_51.4 ;
T_51.2 ;
    %load/vec4 v0x1acf770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %load/vec4 v0x1acf600_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1acf520_0, 4, 5;
T_51.6 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1acff00;
T_52 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ad1dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ad12b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ad1390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ad1460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ad1860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ad1ab0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1ad1940_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ad1860_0, 4, 5;
    %load/vec4 v0x1ad1860_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ad1860_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x1ad1940_0;
    %pad/u 4;
    %assign/vec4 v0x1ad12b0_0, 0;
    %load/vec4 v0x1ad1860_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ad1ab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x1ad16a0_0;
    %assign/vec4 v0x1ad1390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ad1ab0_0, 0;
T_52.4 ;
T_52.2 ;
    %load/vec4 v0x1ad1ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0x1ad1940_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ad1860_0, 4, 5;
T_52.6 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x1ad21f0;
T_53 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ad4100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ad35e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ad36c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ad3790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ad3b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ad3de0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1ad3c70_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ad3b90_0, 4, 5;
    %load/vec4 v0x1ad3b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ad3b90_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x1ad3c70_0;
    %pad/u 4;
    %assign/vec4 v0x1ad35e0_0, 0;
    %load/vec4 v0x1ad3b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ad3de0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %load/vec4 v0x1ad39d0_0;
    %assign/vec4 v0x1ad36c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ad3de0_0, 0;
T_53.4 ;
T_53.2 ;
    %load/vec4 v0x1ad3de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %load/vec4 v0x1ad3c70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ad3b90_0, 4, 5;
T_53.6 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1ad4520;
T_54 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ad6430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ad5910_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ad59f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ad5ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ad5ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ad6110_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x1ad5fa0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ad5ec0_0, 4, 5;
    %load/vec4 v0x1ad5ec0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ad5ec0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x1ad5fa0_0;
    %pad/u 4;
    %assign/vec4 v0x1ad5910_0, 0;
    %load/vec4 v0x1ad5ec0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ad6110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %load/vec4 v0x1ad5d00_0;
    %assign/vec4 v0x1ad59f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ad6110_0, 0;
T_54.4 ;
T_54.2 ;
    %load/vec4 v0x1ad6110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %load/vec4 v0x1ad5fa0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ad5ec0_0, 4, 5;
T_54.6 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x1ad6850;
T_55 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ad8760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ad7c40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ad7d20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ad7df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ad81f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ad8440_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x1ad82d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ad81f0_0, 4, 5;
    %load/vec4 v0x1ad81f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ad81f0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x1ad82d0_0;
    %pad/u 4;
    %assign/vec4 v0x1ad7c40_0, 0;
    %load/vec4 v0x1ad81f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ad8440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0x1ad8030_0;
    %assign/vec4 v0x1ad7d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ad8440_0, 0;
T_55.4 ;
T_55.2 ;
    %load/vec4 v0x1ad8440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0x1ad82d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ad81f0_0, 4, 5;
T_55.6 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1ada860;
T_56 ;
    %wait E_0x1810030;
    %load/vec4 v0x1adc770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1adbc50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1adbd30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1adbe00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1adc200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1adc450_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x1adc2e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1adc200_0, 4, 5;
    %load/vec4 v0x1adc200_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1adc200_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x1adc2e0_0;
    %pad/u 4;
    %assign/vec4 v0x1adbc50_0, 0;
    %load/vec4 v0x1adc200_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1adc450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %load/vec4 v0x1adc040_0;
    %assign/vec4 v0x1adbd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1adc450_0, 0;
T_56.4 ;
T_56.2 ;
    %load/vec4 v0x1adc450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.6, 8;
    %load/vec4 v0x1adc2e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1adc200_0, 4, 5;
T_56.6 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x1adcb90;
T_57 ;
    %wait E_0x1810030;
    %load/vec4 v0x1adeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1addf80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ade060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ade130_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1939420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1adeb90_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x1939500_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1939420_0, 4, 5;
    %load/vec4 v0x1939420_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1939420_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x1939500_0;
    %pad/u 4;
    %assign/vec4 v0x1addf80_0, 0;
    %load/vec4 v0x1939420_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1adeb90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %load/vec4 v0x1939260_0;
    %assign/vec4 v0x1ade060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1adeb90_0, 0;
T_57.4 ;
T_57.2 ;
    %load/vec4 v0x1adeb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.6, 8;
    %load/vec4 v0x1939500_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1939420_0, 4, 5;
T_57.6 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x1adf760;
T_58 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ae15e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ae0ac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ae0ba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ae0c70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ae1070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ae12c0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x1ae1150_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ae1070_0, 4, 5;
    %load/vec4 v0x1ae1070_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ae1070_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x1ae1150_0;
    %pad/u 4;
    %assign/vec4 v0x1ae0ac0_0, 0;
    %load/vec4 v0x1ae1070_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ae12c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0x1ae0eb0_0;
    %assign/vec4 v0x1ae0ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ae12c0_0, 0;
T_58.4 ;
T_58.2 ;
    %load/vec4 v0x1ae12c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v0x1ae1150_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ae1070_0, 4, 5;
T_58.6 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1ae1a00;
T_59 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ae3910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ae2df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ae2ed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ae2fa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ae33a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ae35f0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x1ae3480_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ae33a0_0, 4, 5;
    %load/vec4 v0x1ae33a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ae33a0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x1ae3480_0;
    %pad/u 4;
    %assign/vec4 v0x1ae2df0_0, 0;
    %load/vec4 v0x1ae33a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ae35f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.4, 8;
    %load/vec4 v0x1ae31e0_0;
    %assign/vec4 v0x1ae2ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ae35f0_0, 0;
T_59.4 ;
T_59.2 ;
    %load/vec4 v0x1ae35f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.6, 8;
    %load/vec4 v0x1ae3480_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ae33a0_0, 4, 5;
T_59.6 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x1ae3d80;
T_60 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ae5c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ae5130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ae5210_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ae52e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ae56e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ae5930_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x1ae57c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ae56e0_0, 4, 5;
    %load/vec4 v0x1ae56e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ae56e0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x1ae57c0_0;
    %pad/u 4;
    %assign/vec4 v0x1ae5130_0, 0;
    %load/vec4 v0x1ae56e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ae5930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %load/vec4 v0x1ae5520_0;
    %assign/vec4 v0x1ae5210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ae5930_0, 0;
T_60.4 ;
T_60.2 ;
    %load/vec4 v0x1ae5930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %load/vec4 v0x1ae57c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ae56e0_0, 4, 5;
T_60.6 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x1ae6070;
T_61 ;
    %wait E_0x1810030;
    %load/vec4 v0x1ae7f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ae7460_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ae7540_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ae7610_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ae7a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ae7c60_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x1ae7af0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ae7a10_0, 4, 5;
    %load/vec4 v0x1ae7a10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ae7a10_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x1ae7af0_0;
    %pad/u 4;
    %assign/vec4 v0x1ae7460_0, 0;
    %load/vec4 v0x1ae7a10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ae7c60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %load/vec4 v0x1ae7850_0;
    %assign/vec4 v0x1ae7540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ae7c60_0, 0;
T_61.4 ;
T_61.2 ;
    %load/vec4 v0x1ae7c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.6, 8;
    %load/vec4 v0x1ae7af0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ae7a10_0, 4, 5;
T_61.6 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x1ae83a0;
T_62 ;
    %wait E_0x1810030;
    %load/vec4 v0x1aea2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ae9790_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ae9870_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ae9940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ae9d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ae9f90_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x1ae9e20_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ae9d40_0, 4, 5;
    %load/vec4 v0x1ae9d40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ae9d40_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x1ae9e20_0;
    %pad/u 4;
    %assign/vec4 v0x1ae9790_0, 0;
    %load/vec4 v0x1ae9d40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ae9f90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %load/vec4 v0x1ae9b80_0;
    %assign/vec4 v0x1ae9870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ae9f90_0, 0;
T_62.4 ;
T_62.2 ;
    %load/vec4 v0x1ae9f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.6, 8;
    %load/vec4 v0x1ae9e20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ae9d40_0, 4, 5;
T_62.6 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x1aea6d0;
T_63 ;
    %wait E_0x1810030;
    %load/vec4 v0x1aec5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aebac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1aebba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1aebc70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1aec070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aec2c0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x1aec150_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aec070_0, 4, 5;
    %load/vec4 v0x1aec070_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aec070_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x1aec150_0;
    %pad/u 4;
    %assign/vec4 v0x1aebac0_0, 0;
    %load/vec4 v0x1aec070_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1aec2c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %load/vec4 v0x1aebeb0_0;
    %assign/vec4 v0x1aebba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aec2c0_0, 0;
T_63.4 ;
T_63.2 ;
    %load/vec4 v0x1aec2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.6, 8;
    %load/vec4 v0x1aec150_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aec070_0, 4, 5;
T_63.6 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1a89a60;
T_64 ;
    %wait E_0x1810030;
    %load/vec4 v0x1aee4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1aee1b0_0, 0, 16;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x1aee290_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aee1b0_0, 4, 5;
    %load/vec4 v0x1aee1b0_0;
    %parti/s 14, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1aee1b0_0, 4, 5;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./verilog/mac_array.v";
    "./verilog/mac_row.v";
    "./verilog/mac_tile.v";
    "./verilog/mac.v";
