{
  "module_name": "ad1889.h",
  "hash_id": "cf8b15bc11bdd8c57322784360e028e0c0d19aa4ac256c4ee2c5c4a2191a05bd",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/ad1889.h",
  "human_readable_source": " \n \n\n#ifndef __AD1889_H__\n#define __AD1889_H__\n\n#define AD_DS_WSMC\t0x00  \n#define  AD_DS_WSMC_SYEN 0x0004  \n#define  AD_DS_WSMC_SYRQ 0x0030  \n#define  AD_DS_WSMC_WA16 0x0100  \n#define  AD_DS_WSMC_WAST 0x0200  \n#define  AD_DS_WSMC_WAEN 0x0400  \n#define  AD_DS_WSMC_WARQ 0x3000  \n\n#define AD_DS_RAMC\t0x02  \n#define  AD_DS_RAMC_AD16 0x0001  \n#define  AD_DS_RAMC_ADST 0x0002  \n#define  AD_DS_RAMC_ADEN 0x0004  \n#define  AD_DS_RAMC_ACRQ 0x0030  \n#define  AD_DS_RAMC_REEN 0x0400  \n#define  AD_DS_RAMC_RERQ 0x3000  \n\n#define AD_DS_WADA\t0x04  \n#define  AD_DS_WADA_RWAM 0x0080  \n#define  AD_DS_WADA_RWAA 0x001f  \n#define  AD_DS_WADA_LWAM 0x8000  \n#define  AD_DS_WADA_LWAA 0x3e00  \n\n#define AD_DS_SYDA\t0x06  \n#define  AD_DS_SYDA_RSYM 0x0080  \n#define  AD_DS_SYDA_RSYA 0x001f  \n#define  AD_DS_SYDA_LSYM 0x8000  \n#define  AD_DS_SYDA_LSYA 0x3e00  \n\n#define AD_DS_WAS\t0x08  \n#define  AD_DS_WAS_WAS   0xffff  \n\n#define AD_DS_RES\t0x0a  \n#define  AD_DS_RES_RES   0xffff  \n\n#define AD_DS_CCS\t0x0c  \n#define  AD_DS_CCS_ADO   0x0001  \n#define  AD_DS_CCS_REO   0x0002  \n#define  AD_DS_CCS_SYU   0x0004  \n#define  AD_DS_CCS_WAU   0x0008  \n \n#define  AD_DS_CCS_XTD   0x0100  \n#define  AD_DS_CCS_PDALL 0x0400  \n#define  AD_DS_CCS_CLKEN 0x8000  \n\n#define AD_DMA_RESBA\t0x40  \n#define AD_DMA_RESCA\t0x44  \n#define AD_DMA_RESBC\t0x48  \n#define AD_DMA_RESCC\t0x4c  \n\n#define AD_DMA_ADCBA\t0x50  \n#define AD_DMA_ADCCA\t0x54  \n#define AD_DMA_ADCBC\t0x58  \n#define AD_DMA_ADCCC\t0x5c  \n\n#define AD_DMA_SYNBA\t0x60  \n#define AD_DMA_SYNCA\t0x64  \n#define AD_DMA_SYNBC\t0x68  \n#define AD_DMA_SYNCC\t0x6c  \n\n#define AD_DMA_WAVBA\t0x70  \n#define AD_DMA_WAVCA\t0x74  \n#define AD_DMA_WAVBC\t0x78  \n#define AD_DMA_WAVCC\t0x7c  \n\n#define AD_DMA_RESIC\t0x80  \n#define AD_DMA_RESIB\t0x84  \n\n#define AD_DMA_ADCIC\t0x88  \n#define AD_DMA_ADCIB\t0x8c  \n\n#define AD_DMA_SYNIC\t0x90  \n#define AD_DMA_SYNIB\t0x94  \n\n#define AD_DMA_WAVIC\t0x98  \n#define AD_DMA_WAVIB\t0x9c  \n\n#define  AD_DMA_ICC\t0xffffff  \n#define  AD_DMA_IBC\t0xffffff  \n \n\n \n#define AD_DMA_ADC\t0xa8\t \n#define AD_DMA_SYNTH\t0xb0\t \n#define AD_DMA_WAV\t0xb8\t \n#define AD_DMA_RES\t0xa0\t \n\n#define  AD_DMA_SGDE\t0x0001  \n#define  AD_DMA_LOOP\t0x0002  \n#define  AD_DMA_IM\t0x000c  \n#define  AD_DMA_IM_DIS\t(~AD_DMA_IM)\t \n#define  AD_DMA_IM_CNT\t0x0004  \n#define  AD_DMA_IM_SGD\t0x0008  \n#define  AD_DMA_IM_EOL\t0x000c  \n#define  AD_DMA_SGDS\t0x0030  \n#define  AD_DMA_SFLG\t0x0040  \n#define  AD_DMA_EOL\t0x0080  \n \n\n#define AD_DMA_DISR\t0xc0  \n#define  AD_DMA_DISR_RESI 0x000001  \n#define  AD_DMA_DISR_ADCI 0x000002  \n#define  AD_DMA_DISR_SYNI 0x000004  \n#define  AD_DMA_DISR_WAVI 0x000008  \n \n#define  AD_DMA_DISR_SEPS 0x000040  \n \n#define  AD_DMA_DISR_PMAI 0x004000  \n#define  AD_DMA_DISR_PTAI 0x008000  \n#define  AD_DMA_DISR_PTAE 0x010000  \n#define  AD_DMA_DISR_PMAE 0x020000  \n \n\n \n#define  AD_INTR_MASK     (AD_DMA_DISR_RESI|AD_DMA_DISR_ADCI| \\\n                           AD_DMA_DISR_WAVI|AD_DMA_DISR_SYNI| \\\n                           AD_DMA_DISR_PMAI|AD_DMA_DISR_PTAI)\n\n#define AD_DMA_CHSS\t0xc4  \n#define  AD_DMA_CHSS_RESS 0x000001  \n#define  AD_DMA_CHSS_ADCS 0x000002  \n#define  AD_DMA_CHSS_SYNS 0x000004  \n#define  AD_DMA_CHSS_WAVS 0x000008  \n\n#define AD_GPIO_IPC\t0xc8\t \n#define AD_GPIO_OP\t0xca\t \n#define AD_GPIO_IP\t0xcc\t \n\n#define AD_AC97_BASE\t0x100\t \n\n#define AD_AC97_RESET   0x100    \n\n#define AD_AC97_PWR_CTL\t0x126\t \n#define  AD_AC97_PWR_ADC 0x0001  \n#define  AD_AC97_PWR_DAC 0x0002  \n#define  AD_AC97_PWR_PR0 0x0100  \n#define  AD_AC97_PWR_PR1 0x0200  \n\n#define AD_MISC_CTL     0x176  \n#define  AD_MISC_CTL_DACZ   0x8000  \n#define  AD_MISC_CTL_ARSR   0x0001  \n#define  AD_MISC_CTL_ALSR   0x0100\n#define  AD_MISC_CTL_DLSR   0x0400\n#define  AD_MISC_CTL_DRSR   0x0004\n\n#define AD_AC97_SR0     0x178  \n#define  AD_AC97_SR0_48K 0xbb80  \n#define AD_AC97_SR1     0x17a  \n\n#define AD_AC97_ACIC\t0x180  \n#define  AD_AC97_ACIC_ACIE  0x0001  \n#define  AD_AC97_ACIC_ACRD  0x0002  \n#define  AD_AC97_ACIC_ASOE  0x0004  \n#define  AD_AC97_ACIC_VSRM  0x0008  \n#define  AD_AC97_ACIC_FSDH  0x0100  \n#define  AD_AC97_ACIC_FSYH  0x0200  \n#define  AD_AC97_ACIC_ACRDY 0x8000  \n \n\n\n#define AD_DS_MEMSIZE\t512\n#define AD_OPL_MEMSIZE\t16\n#define AD_MIDI_MEMSIZE\t16\n\n#define AD_WAV_STATE\t0\n#define AD_ADC_STATE\t1\n#define AD_MAX_STATES\t2\n\n#define AD_CHAN_WAV\t0x0001\n#define AD_CHAN_ADC\t0x0002\n#define AD_CHAN_RES\t0x0004\n#define AD_CHAN_SYN\t0x0008\n\n\n \n#define BUFFER_BYTES_MAX\t(256 * 1024)\n#define PERIOD_BYTES_MIN\t32\n#define PERIOD_BYTES_MAX\t(BUFFER_BYTES_MAX / 2)\n#define PERIODS_MIN\t\t2\n#define PERIODS_MAX\t\t(BUFFER_BYTES_MAX / PERIOD_BYTES_MIN)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}