{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749283343789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749283343795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 07 02:02:23 2025 " "Processing started: Sat Jun 07 02:02:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749283343795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283343795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj -c reloj " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj -c reloj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283343795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749283344935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749283344935 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "reloj_soc.qsys " "Elaborating Platform Designer system entity \"reloj_soc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283351374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:33 Progress: Loading Examples/reloj_soc.qsys " "2025.06.07.02:02:33 Progress: Loading Examples/reloj_soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283353855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:34 Progress: Reading input file " "2025.06.07.02:02:34 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283354132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:34 Progress: Adding AUDIO \[altera_up_avalon_audio 18.0\] " "2025.06.07.02:02:34 Progress: Adding AUDIO \[altera_up_avalon_audio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283354205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:34 Progress: Parameterizing module AUDIO " "2025.06.07.02:02:34 Progress: Parameterizing module AUDIO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283354774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:34 Progress: Adding AUDIO_CONFIG \[altera_up_avalon_audio_and_video_config 18.0\] " "2025.06.07.02:02:34 Progress: Adding AUDIO_CONFIG \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283354777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Parameterizing module AUDIO_CONFIG " "2025.06.07.02:02:35 Progress: Parameterizing module AUDIO_CONFIG" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Adding AUDIO_PLL \[altera_up_avalon_audio_pll 18.0\] " "2025.06.07.02:02:35 Progress: Adding AUDIO_PLL \[altera_up_avalon_audio_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Parameterizing module AUDIO_PLL " "2025.06.07.02:02:35 Progress: Parameterizing module AUDIO_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Adding CLK \[clock_source 18.0\] " "2025.06.07.02:02:35 Progress: Adding CLK \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Parameterizing module CLK " "2025.06.07.02:02:35 Progress: Parameterizing module CLK" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Adding NIOS_II \[altera_nios2_gen2 18.0\] " "2025.06.07.02:02:35 Progress: Adding NIOS_II \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Parameterizing module NIOS_II " "2025.06.07.02:02:35 Progress: Parameterizing module NIOS_II" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.0\] " "2025.06.07.02:02:35 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Parameterizing module RAM " "2025.06.07.02:02:35 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Adding REG_BUTTONS \[altera_avalon_pio 18.0\] " "2025.06.07.02:02:35 Progress: Adding REG_BUTTONS \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Parameterizing module REG_BUTTONS " "2025.06.07.02:02:35 Progress: Parameterizing module REG_BUTTONS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Adding REG_LEDS \[altera_avalon_pio 18.0\] " "2025.06.07.02:02:35 Progress: Adding REG_LEDS \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Parameterizing module REG_LEDS " "2025.06.07.02:02:35 Progress: Parameterizing module REG_LEDS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Adding TIMER \[altera_avalon_timer 18.0\] " "2025.06.07.02:02:35 Progress: Adding TIMER \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Parameterizing module TIMER " "2025.06.07.02:02:35 Progress: Parameterizing module TIMER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Adding UART \[altera_avalon_jtag_uart 18.0\] " "2025.06.07.02:02:35 Progress: Adding UART \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Parameterizing module UART " "2025.06.07.02:02:35 Progress: Parameterizing module UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Building connections " "2025.06.07.02:02:35 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Parameterizing connections " "2025.06.07.02:02:35 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:35 Progress: Validating " "2025.06.07.02:02:35 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283355568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.07.02:02:38 Progress: Done reading input file " "2025.06.07.02:02:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283358757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reloj_soc.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Reloj_soc.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283359321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reloj_soc: Generating reloj_soc \"reloj_soc\" for QUARTUS_SYNTH " "Reloj_soc: Generating reloj_soc \"reloj_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283359955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AUDIO: Starting Generation of Audio Controller " "AUDIO: Starting Generation of Audio Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283363014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AUDIO: \"reloj_soc\" instantiated altera_up_avalon_audio \"AUDIO\" " "AUDIO: \"reloj_soc\" instantiated altera_up_avalon_audio \"AUDIO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283363060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AUDIO_CONFIG: Starting Generation of Audio and Video Config " "AUDIO_CONFIG: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283363063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AUDIO_CONFIG: \"reloj_soc\" instantiated altera_up_avalon_audio_and_video_config \"AUDIO_CONFIG\" " "AUDIO_CONFIG: \"reloj_soc\" instantiated altera_up_avalon_audio_and_video_config \"AUDIO_CONFIG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283363113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AUDIO_PLL: \"reloj_soc\" instantiated altera_up_avalon_audio_pll \"AUDIO_PLL\" " "AUDIO_PLL: \"reloj_soc\" instantiated altera_up_avalon_audio_pll \"AUDIO_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283363592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: \"reloj_soc\" instantiated altera_nios2_gen2 \"NIOS_II\" " "NIOS_II: \"reloj_soc\" instantiated altera_nios2_gen2 \"NIOS_II\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283363786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'reloj_soc_RAM' " "RAM: Starting RTL generation for module 'reloj_soc_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283363790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_soc_RAM --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0004_RAM_gen//reloj_soc_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_soc_RAM --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0004_RAM_gen//reloj_soc_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283363791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'reloj_soc_RAM' " "RAM: Done RTL generation for module 'reloj_soc_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283364772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"reloj_soc\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"reloj_soc\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283364791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "REG_BUTTONS: Starting RTL generation for module 'reloj_soc_REG_BUTTONS' " "REG_BUTTONS: Starting RTL generation for module 'reloj_soc_REG_BUTTONS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283364795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "REG_BUTTONS:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_soc_REG_BUTTONS --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0005_REG_BUTTONS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0005_REG_BUTTONS_gen//reloj_soc_REG_BUTTONS_component_configuration.pl  --do_build_sim=0  \] " "REG_BUTTONS:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_soc_REG_BUTTONS --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0005_REG_BUTTONS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0005_REG_BUTTONS_gen//reloj_soc_REG_BUTTONS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283364795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "REG_BUTTONS: Done RTL generation for module 'reloj_soc_REG_BUTTONS' " "REG_BUTTONS: Done RTL generation for module 'reloj_soc_REG_BUTTONS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283364981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "REG_BUTTONS: \"reloj_soc\" instantiated altera_avalon_pio \"REG_BUTTONS\" " "REG_BUTTONS: \"reloj_soc\" instantiated altera_avalon_pio \"REG_BUTTONS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283364992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "REG_LEDS: Starting RTL generation for module 'reloj_soc_REG_LEDS' " "REG_LEDS: Starting RTL generation for module 'reloj_soc_REG_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283364995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "REG_LEDS:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_soc_REG_LEDS --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0006_REG_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0006_REG_LEDS_gen//reloj_soc_REG_LEDS_component_configuration.pl  --do_build_sim=0  \] " "REG_LEDS:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_soc_REG_LEDS --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0006_REG_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0006_REG_LEDS_gen//reloj_soc_REG_LEDS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283364995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "REG_LEDS: Done RTL generation for module 'reloj_soc_REG_LEDS' " "REG_LEDS: Done RTL generation for module 'reloj_soc_REG_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283365170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "REG_LEDS: \"reloj_soc\" instantiated altera_avalon_pio \"REG_LEDS\" " "REG_LEDS: \"reloj_soc\" instantiated altera_avalon_pio \"REG_LEDS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283365180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Starting RTL generation for module 'reloj_soc_TIMER' " "TIMER: Starting RTL generation for module 'reloj_soc_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283365190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=reloj_soc_TIMER --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0007_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0007_TIMER_gen//reloj_soc_TIMER_component_configuration.pl  --do_build_sim=0  \] " "TIMER:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=reloj_soc_TIMER --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0007_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0007_TIMER_gen//reloj_soc_TIMER_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283365190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Done RTL generation for module 'reloj_soc_TIMER' " "TIMER: Done RTL generation for module 'reloj_soc_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283365424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: \"reloj_soc\" instantiated altera_avalon_timer \"TIMER\" " "TIMER: \"reloj_soc\" instantiated altera_avalon_timer \"TIMER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283365436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART: Starting RTL generation for module 'reloj_soc_UART' " "UART: Starting RTL generation for module 'reloj_soc_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283365439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reloj_soc_UART --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0008_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0008_UART_gen//reloj_soc_UART_component_configuration.pl  --do_build_sim=0  \] " "UART:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reloj_soc_UART --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0008_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0008_UART_gen//reloj_soc_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283365440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART: Done RTL generation for module 'reloj_soc_UART' " "UART: Done RTL generation for module 'reloj_soc_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283365722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART: \"reloj_soc\" instantiated altera_avalon_jtag_uart \"UART\" " "UART: \"reloj_soc\" instantiated altera_avalon_jtag_uart \"UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283365736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283367302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283367423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283367549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283367686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283367827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283367947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283368072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283368189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"reloj_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"reloj_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283369243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"reloj_soc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"reloj_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283369256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"reloj_soc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"reloj_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283369290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_pll: \"AUDIO_PLL\" instantiated altera_pll \"audio_pll\" " "Audio_pll: \"AUDIO_PLL\" instantiated altera_pll \"audio_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283369322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"AUDIO_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"AUDIO_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283369331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'reloj_soc_NIOS_II_cpu' " "Cpu: Starting RTL generation for module 'reloj_soc_NIOS_II_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283369346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=reloj_soc_NIOS_II_cpu --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0013_cpu_gen//reloj_soc_NIOS_II_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=reloj_soc_NIOS_II_cpu --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0013_cpu_gen//reloj_soc_NIOS_II_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283369346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.06.07 02:02:50 (*) Starting Nios II generation " "Cpu: # 2025.06.07 02:02:50 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.06.07 02:02:50 (*)   Checking for plaintext license. " "Cpu: # 2025.06.07 02:02:50 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.06.07 02:02:50 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2025.06.07 02:02:50 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.06.07 02:02:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.06.07 02:02:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.06.07 02:02:50 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.06.07 02:02:50 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.06.07 02:02:50 (*)   Plaintext license not found. " "Cpu: # 2025.06.07 02:02:50 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.06.07 02:02:50 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2025.06.07 02:02:50 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.06.07 02:02:50 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.06.07 02:02:50 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.06.07 02:02:50 (*)   Creating all objects for CPU " "Cpu: # 2025.06.07 02:02:50 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.06.07 02:02:51 (*)   Generating RTL from CPU objects " "Cpu: # 2025.06.07 02:02:51 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.06.07 02:02:51 (*)   Creating plain-text RTL " "Cpu: # 2025.06.07 02:02:51 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.06.07 02:02:52 (*) Done Nios II generation " "Cpu: # 2025.06.07 02:02:52 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'reloj_soc_NIOS_II_cpu' " "Cpu: Done RTL generation for module 'reloj_soc_NIOS_II_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOS_II\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOS_II\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_II_data_master_translator\" " "NIOS_II_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_II_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AUDIO_avalon_audio_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"AUDIO_avalon_audio_slave_translator\" " "AUDIO_avalon_audio_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"AUDIO_avalon_audio_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_II_data_master_agent\" " "NIOS_II_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_II_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AUDIO_avalon_audio_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"AUDIO_avalon_audio_slave_agent\" " "AUDIO_avalon_audio_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"AUDIO_avalon_audio_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AUDIO_avalon_audio_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"AUDIO_avalon_audio_slave_agent_rsp_fifo\" " "AUDIO_avalon_audio_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"AUDIO_avalon_audio_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusProject/Examples/db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusProject/Examples/db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusProject/Examples/db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusProject/Examples/db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusProject/Examples/db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusProject/Examples/db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reloj_soc: Done \"reloj_soc\" with 34 modules, 67 files " "Reloj_soc: Done \"reloj_soc\" with 34 modules, 67 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283372730 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "reloj_soc.qsys " "Finished elaborating Platform Designer system entity \"reloj_soc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283373802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/reloj_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/reloj_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc " "Found entity 1: reloj_soc" {  } { { "reloj_soc/synthesis/reloj_soc.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "reloj_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "reloj_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_irq_mapper " "Found entity 1: reloj_soc_irq_mapper" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0 " "Found entity 1: reloj_soc_mm_interconnect_0" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: reloj_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: reloj_soc_mm_interconnect_0_rsp_mux_001" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374109 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_rsp_mux " "Found entity 1: reloj_soc_mm_interconnect_0_rsp_mux" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_rsp_demux " "Found entity 1: reloj_soc_mm_interconnect_0_rsp_demux" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_cmd_mux_003 " "Found entity 1: reloj_soc_mm_interconnect_0_cmd_mux_003" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_cmd_mux " "Found entity 1: reloj_soc_mm_interconnect_0_cmd_mux" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: reloj_soc_mm_interconnect_0_cmd_demux_001" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_cmd_demux " "Found entity 1: reloj_soc_mm_interconnect_0_cmd_demux" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_soc_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749283374171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_soc_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749283374171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_router_005_default_decode " "Found entity 1: reloj_soc_mm_interconnect_0_router_005_default_decode" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374172 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_mm_interconnect_0_router_005 " "Found entity 2: reloj_soc_mm_interconnect_0_router_005" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749283374173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749283374174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: reloj_soc_mm_interconnect_0_router_002_default_decode" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374174 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_mm_interconnect_0_router_002 " "Found entity 2: reloj_soc_mm_interconnect_0_router_002" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749283374177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749283374177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: reloj_soc_mm_interconnect_0_router_001_default_decode" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374177 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_mm_interconnect_0_router_001 " "Found entity 2: reloj_soc_mm_interconnect_0_router_001" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749283374187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749283374187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_router_default_decode " "Found entity 1: reloj_soc_mm_interconnect_0_router_default_decode" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374188 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_mm_interconnect_0_router " "Found entity 2: reloj_soc_mm_interconnect_0_router" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_UART_sim_scfifo_w " "Found entity 1: reloj_soc_UART_sim_scfifo_w" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374263 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_UART_scfifo_w " "Found entity 2: reloj_soc_UART_scfifo_w" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374263 ""} { "Info" "ISGN_ENTITY_NAME" "3 reloj_soc_UART_sim_scfifo_r " "Found entity 3: reloj_soc_UART_sim_scfifo_r" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374263 ""} { "Info" "ISGN_ENTITY_NAME" "4 reloj_soc_UART_scfifo_r " "Found entity 4: reloj_soc_UART_scfifo_r" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374263 ""} { "Info" "ISGN_ENTITY_NAME" "5 reloj_soc_UART " "Found entity 5: reloj_soc_UART" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_TIMER " "Found entity 1: reloj_soc_TIMER" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_TIMER.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_reg_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_reg_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_REG_LEDS " "Found entity 1: reloj_soc_REG_LEDS" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_REG_LEDS.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_REG_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_reg_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_reg_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_REG_BUTTONS " "Found entity 1: reloj_soc_REG_BUTTONS" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_REG_BUTTONS.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_REG_BUTTONS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_RAM " "Found entity 1: reloj_soc_RAM" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_RAM.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_nios_ii.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_NIOS_II " "Found entity 1: reloj_soc_NIOS_II" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_NIOS_II_cpu_register_bank_a_module " "Found entity 1: reloj_soc_NIOS_II_cpu_register_bank_a_module" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_NIOS_II_cpu_register_bank_b_module " "Found entity 2: reloj_soc_NIOS_II_cpu_register_bank_b_module" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "3 reloj_soc_NIOS_II_cpu_nios2_oci_debug " "Found entity 3: reloj_soc_NIOS_II_cpu_nios2_oci_debug" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "4 reloj_soc_NIOS_II_cpu_nios2_oci_break " "Found entity 4: reloj_soc_NIOS_II_cpu_nios2_oci_break" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "5 reloj_soc_NIOS_II_cpu_nios2_oci_xbrk " "Found entity 5: reloj_soc_NIOS_II_cpu_nios2_oci_xbrk" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "6 reloj_soc_NIOS_II_cpu_nios2_oci_dbrk " "Found entity 6: reloj_soc_NIOS_II_cpu_nios2_oci_dbrk" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "7 reloj_soc_NIOS_II_cpu_nios2_oci_itrace " "Found entity 7: reloj_soc_NIOS_II_cpu_nios2_oci_itrace" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "8 reloj_soc_NIOS_II_cpu_nios2_oci_td_mode " "Found entity 8: reloj_soc_NIOS_II_cpu_nios2_oci_td_mode" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "9 reloj_soc_NIOS_II_cpu_nios2_oci_dtrace " "Found entity 9: reloj_soc_NIOS_II_cpu_nios2_oci_dtrace" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "10 reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "11 reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "12 reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "13 reloj_soc_NIOS_II_cpu_nios2_oci_fifo " "Found entity 13: reloj_soc_NIOS_II_cpu_nios2_oci_fifo" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "14 reloj_soc_NIOS_II_cpu_nios2_oci_pib " "Found entity 14: reloj_soc_NIOS_II_cpu_nios2_oci_pib" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "15 reloj_soc_NIOS_II_cpu_nios2_oci_im " "Found entity 15: reloj_soc_NIOS_II_cpu_nios2_oci_im" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "16 reloj_soc_NIOS_II_cpu_nios2_performance_monitors " "Found entity 16: reloj_soc_NIOS_II_cpu_nios2_performance_monitors" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "17 reloj_soc_NIOS_II_cpu_nios2_avalon_reg " "Found entity 17: reloj_soc_NIOS_II_cpu_nios2_avalon_reg" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "18 reloj_soc_NIOS_II_cpu_ociram_sp_ram_module " "Found entity 18: reloj_soc_NIOS_II_cpu_ociram_sp_ram_module" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "19 reloj_soc_NIOS_II_cpu_nios2_ocimem " "Found entity 19: reloj_soc_NIOS_II_cpu_nios2_ocimem" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "20 reloj_soc_NIOS_II_cpu_nios2_oci " "Found entity 20: reloj_soc_NIOS_II_cpu_nios2_oci" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""} { "Info" "ISGN_ENTITY_NAME" "21 reloj_soc_NIOS_II_cpu " "Found entity 21: reloj_soc_NIOS_II_cpu" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_NIOS_II_cpu_debug_slave_sysclk " "Found entity 1: reloj_soc_NIOS_II_cpu_debug_slave_sysclk" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_NIOS_II_cpu_debug_slave_tck " "Found entity 1: reloj_soc_NIOS_II_cpu_debug_slave_tck" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_tck.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_NIOS_II_cpu_debug_slave_wrapper " "Found entity 1: reloj_soc_NIOS_II_cpu_debug_slave_wrapper" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_NIOS_II_cpu_test_bench " "Found entity 1: reloj_soc_NIOS_II_cpu_test_bench" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_test_bench.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_AUDIO_PLL " "Found entity 1: reloj_soc_AUDIO_PLL" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_audio_pll_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_audio_pll_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_AUDIO_PLL_audio_pll " "Found entity 1: reloj_soc_AUDIO_PLL_audio_pll" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374377 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283374379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_audio_config.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_audio_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_AUDIO_CONFIG " "Found entity 1: reloj_soc_AUDIO_CONFIG" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "reloj_soc/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "reloj_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "reloj_soc/synthesis/submodules/altera_up_clock_edge.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_AUDIO " "Found entity 1: reloj_soc_AUDIO" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283374450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374450 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/reloj_soc.v D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/reloj_soc.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/reloj_soc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/reloj_soc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374461 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_avalon_sc_fifo.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374472 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374474 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_burst_uncompressor.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374484 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_master_agent.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374495 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_master_translator.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374504 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_slave_agent.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374512 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_slave_translator.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374520 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_reset_controller.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_controller.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374530 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_reset_synchronizer.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_synchronizer.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374531 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_audio_bit_counter.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_bit_counter.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_audio_bit_counter.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_bit_counter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_audio_bit_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_audio_bit_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374533 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_audio_in_deserializer.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_in_deserializer.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_audio_in_deserializer.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_in_deserializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_audio_in_deserializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_audio_in_deserializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374534 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_audio_out_serializer.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_audio_out_serializer.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_audio_out_serializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_audio_out_serializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374536 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_av_config_auto_init.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374538 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_d5m.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_d5m.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_d5m.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_d5m.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374539 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_dc2.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_dc2.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_dc2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_dc2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374540 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_lcm.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_lcm.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_lcm.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_lcm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374543 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ltm.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ltm.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ltm.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ltm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374545 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_adv7180.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_adv7180.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_adv7180.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_adv7180.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374546 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_adv7181.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_adv7181.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_adv7181.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_adv7181.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_audio.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_audio.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_audio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_audio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374550 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de10_standard.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de10_standard.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374551 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de1_soc.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de1_soc.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374552 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de2_115.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de2_115.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de2_115.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de2_115.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374554 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de2i_150.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de2i_150.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374556 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_serial_bus_controller.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_serial_bus_controller.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_av_config_serial_bus_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_serial_bus_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374566 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_avalon_reset_from_locked_signal.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374568 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_clock_edge.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_clock_edge.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_clock_edge.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_clock_edge.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_clock_edge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_clock_edge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374570 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_slow_clock_generator.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_slow_clock_generator.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_slow_clock_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_slow_clock_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374571 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_sync_fifo.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_sync_fifo.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/altera_up_sync_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_sync_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374573 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_audio.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_audio.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_audio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_audio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374575 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_audio_config.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_audio_config.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_audio_config.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_audio_config.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374582 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_audio_pll.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_audio_pll.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_audio_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_audio_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374584 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_audio_pll_audio_pll.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_audio_pll_audio_pll.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_audio_pll_audio_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_audio_pll_audio_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374586 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_nios_ii.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_nios_ii.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374588 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374597 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_sysclk.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_sysclk.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374599 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_tck.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_tck.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374609 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_wrapper.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374619 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_test_bench.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_test_bench.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_test_bench.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374629 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_ram.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_RAM.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_ram.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_RAM.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_ram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374632 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_reg_buttons.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_REG_BUTTONS.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_reg_buttons.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_REG_BUTTONS.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_reg_buttons.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_reg_buttons.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374634 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_reg_leds.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_REG_LEDS.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_reg_leds.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_REG_LEDS.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_reg_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_reg_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374636 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_timer.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_TIMER.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_timer.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_TIMER.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374638 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_uart.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_uart.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374648 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_irq_mapper.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_irq_mapper.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374650 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374667 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374668 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374670 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374671 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374673 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374675 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374684 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374693 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_001.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374695 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_002.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374696 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_005.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374698 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374700 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374710 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv " "File \"d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749283374720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283374720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj_soc " "Elaborating entity \"reloj_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749283374837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_AUDIO reloj_soc_AUDIO:audio " "Elaborating entity \"reloj_soc_AUDIO\" for hierarchy \"reloj_soc_AUDIO:audio\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "audio" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283374860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge reloj_soc_AUDIO:audio\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v" "Bit_Clock_Edges" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283374870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v" "Audio_Out_Serializer" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283374877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\"" {  } { { "reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "Audio_Out_Left_Channel_FIFO" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283374886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283375238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283375238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283375238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283375238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283375238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283375238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283375238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283375238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283375238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283375238 ""}  } { { "reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749283375238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9ba1 " "Found entity 1: scfifo_9ba1" {  } { { "db/scfifo_9ba1.tdf" "" { Text "D:/QuartusProject/Examples/db/scfifo_9ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283375307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283375307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9ba1 reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated " "Elaborating entity \"scfifo_9ba1\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s2a1 " "Found entity 1: a_dpfifo_s2a1" {  } { { "db/a_dpfifo_s2a1.tdf" "" { Text "D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283375335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283375335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s2a1 reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo " "Elaborating entity \"a_dpfifo_s2a1\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\"" {  } { { "db/scfifo_9ba1.tdf" "dpfifo" { Text "D:/QuartusProject/Examples/db/scfifo_9ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/QuartusProject/Examples/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283375401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283375401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s2a1.tdf" "FIFOram" { Text "D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/QuartusProject/Examples/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283375467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283375467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s2a1.tdf" "almost_full_comparer" { Text "D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_s2a1.tdf" "three_comparison" { Text "D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/QuartusProject/Examples/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283375537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283375537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s2a1.tdf" "rd_ptr_msb" { Text "D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/QuartusProject/Examples/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283375594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283375594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_s2a1.tdf" "usedw_counter" { Text "D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/QuartusProject/Examples/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283375651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283375651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_s2a1.tdf" "wr_ptr" { Text "D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_AUDIO_CONFIG reloj_soc_AUDIO_CONFIG:audio_config " "Elaborating entity \"reloj_soc_AUDIO_CONFIG\" for hierarchy \"reloj_soc_AUDIO_CONFIG:audio_config\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "audio_config" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" "AV_Config_Auto_Init" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749283375872 "|reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" "Auto_Init_OB_Devices_ROM" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" "Serial_Bus_Controller" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749283375910 "|reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749283375926 "|reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_AUDIO_PLL reloj_soc_AUDIO_PLL:audio_pll " "Elaborating entity \"reloj_soc_AUDIO_PLL\" for hierarchy \"reloj_soc_AUDIO_PLL:audio_pll\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "audio_pll" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_AUDIO_PLL_audio_pll reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll " "Elaborating entity \"reloj_soc_AUDIO_PLL_audio_pll\" for hierarchy \"reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v" "audio_pll" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283375937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" "altera_pll_i" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376005 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749283376017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376022 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749283376022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal reloj_soc_AUDIO_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"reloj_soc_AUDIO_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v" "reset_from_locked" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II reloj_soc_NIOS_II:nios_ii " "Elaborating entity \"reloj_soc_NIOS_II\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "nios_ii" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu " "Elaborating entity \"reloj_soc_NIOS_II_cpu\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v" "cpu" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_test_bench reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_test_bench:the_reloj_soc_NIOS_II_cpu_test_bench " "Elaborating entity \"reloj_soc_NIOS_II_cpu_test_bench\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_test_bench:the_reloj_soc_NIOS_II_cpu_test_bench\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_test_bench" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_register_bank_a_module reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a " "Elaborating entity \"reloj_soc_NIOS_II_cpu_register_bank_a_module\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "reloj_soc_NIOS_II_cpu_register_bank_a" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_altsyncram" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376270 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749283376270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/QuartusProject/Examples/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283376328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283376328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_register_bank_b_module reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b " "Elaborating entity \"reloj_soc_NIOS_II_cpu_register_bank_b_module\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "reloj_soc_NIOS_II_cpu_register_bank_b" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_debug reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_debug\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_debug" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_altera_std_synchronizer" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376463 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749283376463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_break reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_break:the_reloj_soc_NIOS_II_cpu_nios2_oci_break " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_break\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_break:the_reloj_soc_NIOS_II_cpu_nios2_oci_break\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_break" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_xbrk reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_xbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_xbrk " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_xbrk\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_xbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_xbrk\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_xbrk" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_dbrk reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_dbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_dbrk\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_dbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_itrace reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_itrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_itrace " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_itrace\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_itrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_itrace\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_itrace" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_dtrace reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_dtrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_dtrace " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_dtrace\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_dtrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_dtrace\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_dtrace" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_td_mode reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_dtrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_dtrace\|reloj_soc_NIOS_II_cpu_nios2_oci_td_mode:reloj_soc_NIOS_II_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_td_mode\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_dtrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_dtrace\|reloj_soc_NIOS_II_cpu_nios2_oci_td_mode:reloj_soc_NIOS_II_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "reloj_soc_NIOS_II_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_fifo reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_fifo\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo\|reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt:the_reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo\|reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt:the_reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_pib reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_pib:the_reloj_soc_NIOS_II_cpu_nios2_oci_pib " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_pib\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_pib:the_reloj_soc_NIOS_II_cpu_nios2_oci_pib\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_pib" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_im reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_im:the_reloj_soc_NIOS_II_cpu_nios2_oci_im " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_im\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_im:the_reloj_soc_NIOS_II_cpu_nios2_oci_im\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_im" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_avalon_reg reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_avalon_reg\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_ocimem reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_ocimem\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_ocimem" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_ociram_sp_ram_module reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram " "Elaborating entity \"reloj_soc_NIOS_II_cpu_ociram_sp_ram_module\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "reloj_soc_NIOS_II_cpu_ociram_sp_ram" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_altsyncram" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376691 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749283376691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/QuartusProject/Examples/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283376748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283376748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_debug_slave_wrapper reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper " "Elaborating entity \"reloj_soc_NIOS_II_cpu_debug_slave_wrapper\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_debug_slave_tck reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck " "Elaborating entity \"reloj_soc_NIOS_II_cpu_debug_slave_tck\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" "the_reloj_soc_NIOS_II_cpu_debug_slave_tck" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_debug_slave_sysclk reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk " "Elaborating entity \"reloj_soc_NIOS_II_cpu_debug_slave_sysclk\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" "the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" "reloj_soc_NIOS_II_cpu_debug_slave_phy" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy " "Instantiated megafunction \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283376905 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749283376905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376913 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283376920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283377791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283377916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_RAM reloj_soc_RAM:ram " "Elaborating entity \"reloj_soc_RAM\" for hierarchy \"reloj_soc_RAM:ram\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "ram" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283377952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram reloj_soc_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"reloj_soc_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_RAM.v" "the_altsyncram" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283377975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"reloj_soc_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_RAM.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283377984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"reloj_soc_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283377984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file reloj_soc_RAM.hex " "Parameter \"init_file\" = \"reloj_soc_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283377984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283377984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283377984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283377984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283377984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283377984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283377984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283377984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283377984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283377984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283377984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283377984 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_RAM.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749283377984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udm1 " "Found entity 1: altsyncram_udm1" {  } { { "db/altsyncram_udm1.tdf" "" { Text "D:/QuartusProject/Examples/db/altsyncram_udm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283378044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283378044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udm1 reloj_soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_udm1:auto_generated " "Elaborating entity \"altsyncram_udm1\" for hierarchy \"reloj_soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_udm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283378045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/QuartusProject/Examples/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283378463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283378463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la reloj_soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_udm1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"reloj_soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_udm1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_udm1.tdf" "decode3" { Text "D:/QuartusProject/Examples/db/altsyncram_udm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283378465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "D:/QuartusProject/Examples/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283378523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283378523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb reloj_soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_udm1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"reloj_soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_udm1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_udm1.tdf" "mux2" { Text "D:/QuartusProject/Examples/db/altsyncram_udm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283378525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_REG_BUTTONS reloj_soc_REG_BUTTONS:reg_buttons " "Elaborating entity \"reloj_soc_REG_BUTTONS\" for hierarchy \"reloj_soc_REG_BUTTONS:reg_buttons\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "reg_buttons" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283378807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_REG_LEDS reloj_soc_REG_LEDS:reg_leds " "Elaborating entity \"reloj_soc_REG_LEDS\" for hierarchy \"reloj_soc_REG_LEDS:reg_leds\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "reg_leds" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283378814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_TIMER reloj_soc_TIMER:timer " "Elaborating entity \"reloj_soc_TIMER\" for hierarchy \"reloj_soc_TIMER:timer\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "timer" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283378821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_UART reloj_soc_UART:uart " "Elaborating entity \"reloj_soc_UART\" for hierarchy \"reloj_soc_UART:uart\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "uart" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283378830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_UART_scfifo_w reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w " "Elaborating entity \"reloj_soc_UART_scfifo_w\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "the_reloj_soc_UART_scfifo_w" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283378840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "wfifo" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283378991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283378996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283378996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283378996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283378996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283378996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283378996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283378996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283378996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283378996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283378996 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749283378996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/QuartusProject/Examples/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283379043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283379043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/QuartusProject/Examples/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283379071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283379071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/QuartusProject/Examples/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/QuartusProject/Examples/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283379099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283379099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/QuartusProject/Examples/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/QuartusProject/Examples/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283379157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283379157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/QuartusProject/Examples/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/QuartusProject/Examples/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283379217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283379217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/QuartusProject/Examples/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/QuartusProject/Examples/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283379277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283379277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/QuartusProject/Examples/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_UART_scfifo_r reloj_soc_UART:uart\|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r " "Elaborating entity \"reloj_soc_UART_scfifo_r\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "the_reloj_soc_UART_scfifo_r" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "reloj_soc_UART_alt_jtag_atlantic" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic " "Instantiated megafunction \"reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283379594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283379594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283379594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749283379594 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749283379594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0 reloj_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"reloj_soc_mm_interconnect_0\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "mm_interconnect_0" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_data_master_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "nios_ii_data_master_translator" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_instruction_master_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "nios_ii_instruction_master_translator" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_audio_slave_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "audio_avalon_audio_slave_translator" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "audio_config_avalon_av_config_slave_translator" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "uart_avalon_jtag_slave_translator" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_ii_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_ii_debug_mem_slave_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "nios_ii_debug_mem_slave_translator" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "ram_s1_translator" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg_leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg_leds_s1_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "reg_leds_s1_translator" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_data_master_agent\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "nios_ii_data_master_agent" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_instruction_master_agent\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "nios_ii_instruction_master_agent" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "audio_avalon_audio_slave_agent" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "audio_avalon_audio_slave_agent_rsp_fifo" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283379980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router:router " "Elaborating entity \"reloj_soc_mm_interconnect_0_router\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router:router\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "router" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router_default_decode reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router:router\|reloj_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"reloj_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router:router\|reloj_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router_001 reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"reloj_soc_mm_interconnect_0_router_001\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "router_001" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router_001_default_decode reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_001:router_001\|reloj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"reloj_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_001:router_001\|reloj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router_002 reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"reloj_soc_mm_interconnect_0_router_002\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "router_002" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router_002_default_decode reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_002:router_002\|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"reloj_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_002:router_002\|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router_005 reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"reloj_soc_mm_interconnect_0_router_005\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_005:router_005\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "router_005" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router_005_default_decode reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_005:router_005\|reloj_soc_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"reloj_soc_mm_interconnect_0_router_005_default_decode\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_005:router_005\|reloj_soc_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_cmd_demux reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"reloj_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_cmd_demux_001 reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"reloj_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_cmd_mux reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"reloj_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_cmd_mux_003 reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"reloj_soc_mm_interconnect_0_cmd_mux_003\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_rsp_demux reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"reloj_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_rsp_mux reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"reloj_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 3000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_rsp_mux_001 reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"reloj_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 3023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_avalon_st_adapter reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"reloj_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 3052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_irq_mapper reloj_soc_irq_mapper:irq_mapper " "Elaborating entity \"reloj_soc_irq_mapper\" for hierarchy \"reloj_soc_irq_mapper:irq_mapper\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "irq_mapper" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "rst_controller" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "reloj_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "reloj_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "rst_controller_001" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283380296 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749283381360 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.07.02:03:03 Progress: Loading sld80a31ca0/alt_sld_fab_wrapper_hw.tcl " "2025.06.07.02:03:03 Progress: Loading sld80a31ca0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283383820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283385257 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283385367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283386391 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283386462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283386534 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283386620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283386631 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283386632 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749283387315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld80a31ca0/alt_sld_fab.v" "" { Text "D:/QuartusProject/Examples/db/ip/sld80a31ca0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283387503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283387503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283387573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283387573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283387588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283387588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283387634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283387634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283387702 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283387702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283387702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749283387752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283387752 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1749283389243 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1749283389243 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749283390155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283391247 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "95 " "95 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749283392081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProject/Examples/output_files/reloj.map.smsg " "Generated suppressed messages file D:/QuartusProject/Examples/output_files/reloj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283392477 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 1 0 0 " "Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749283393543 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749283393543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2391 " "Implemented 2391 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749283393839 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749283393839 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1749283393839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2129 " "Implemented 2129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749283393839 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1749283393839 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1749283393839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749283393839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5053 " "Peak virtual memory: 5053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749283393896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 07 02:03:13 2025 " "Processing ended: Sat Jun 07 02:03:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749283393896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749283393896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749283393896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749283393896 ""}
