

================================================================
== Vitis HLS Report for 'load_tile_to_stream3'
================================================================
* Date:           Mon Oct 27 21:45:13 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- InputTileHread   |        ?|        ?|  2 ~ 2939|          -|          -|        ?|        no|
        | + InputTileWread  |        0|     2937|        11|          -|          -|  0 ~ 267|        no|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     427|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     146|    -|
|Register         |        -|     -|     224|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     224|     573|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln103_1_fu_274_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln103_fu_244_p2     |         +|   0|  0|  16|           9|           4|
    |add_ln104_2_fu_316_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln104_fu_250_p2     |         +|   0|  0|  17|          10|           4|
    |add_ln110_2_fu_413_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln110_fu_260_p2     |         +|   0|  0|  16|           9|           4|
    |add_ln113_1_fu_473_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln113_fu_464_p2     |         +|   0|  0|  27|          20|          20|
    |add_ln670_fu_200_p2     |         +|   0|  0|  16|           9|           5|
    |ix_fu_408_p2            |         +|   0|  0|  18|          11|          11|
    |iy_fu_311_p2            |         +|   0|  0|  18|          11|          11|
    |px_1_fu_398_p2          |         +|   0|  0|  16|           9|           1|
    |py_2_fu_301_p2          |         +|   0|  0|  16|           9|           1|
    |sub_ln113_fu_379_p2     |         -|   0|  0|  26|          19|          19|
    |icmp_ln103_fu_296_p2    |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln106_fu_341_p2    |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln109_fu_393_p2    |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln112_fu_434_p2    |      icmp|   0|  0|  17|          10|           8|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |ix_1_fu_426_p3          |    select|   0|  0|  10|           1|           1|
    |iy_1_fu_329_p3          |    select|   0|  0|  10|           1|           1|
    |iy_2_fu_347_p3          |    select|   0|  0|   8|           1|           3|
    |select_ln112_fu_444_p3  |    select|   0|  0|   8|           1|           3|
    |th_eff_fu_224_p3        |    select|   0|  0|   8|           1|           8|
    |xor_ln670_fu_218_p2     |       xor|   0|  0|   8|           8|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 427|         261|         221|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  65|         14|    1|         14|
    |ap_done                |   9|          2|    1|          2|
    |gmem_in_blk_n_AR       |   9|          2|    1|          2|
    |gmem_in_blk_n_R        |   9|          2|    1|          2|
    |h0_c6_blk_n            |   9|          2|    1|          2|
    |px_reg_189             |   9|          2|    9|         18|
    |py_fu_118              |   9|          2|    9|         18|
    |s_pix_i_blk_n          |   9|          2|    1|          2|
    |tw_eff_loc_i_c2_blk_n  |   9|          2|    1|          2|
    |w0_c4_blk_n            |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 146|         32|   26|         64|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln103_1_reg_534        |   9|   0|    9|          0|
    |add_ln103_reg_514          |   9|   0|    9|          0|
    |add_ln104_reg_519          |  10|   0|   10|          0|
    |ap_CS_fsm                  |  13|   0|   13|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |gmem_in_addr_read_reg_571  |  32|   0|   32|          0|
    |gmem_in_addr_reg_565       |  64|   0|   64|          0|
    |px_1_reg_560               |   9|   0|    9|          0|
    |px_reg_189                 |   9|   0|    9|          0|
    |py_2_reg_547               |   9|   0|    9|          0|
    |py_fu_118                  |   9|   0|    9|          0|
    |sext_ln103_reg_529         |  11|   0|   11|          0|
    |sext_ln104_reg_524         |  11|   0|   11|          0|
    |sext_ln109_reg_552         |  18|   0|   20|          2|
    |sext_ln110_reg_539         |  10|   0|   10|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 224|   0|  226|          2|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  load_tile_to_stream3|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  load_tile_to_stream3|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  load_tile_to_stream3|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  load_tile_to_stream3|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  load_tile_to_stream3|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  load_tile_to_stream3|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  load_tile_to_stream3|  return value|
|m_axi_gmem_in_AWVALID           |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWREADY           |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWADDR            |  out|   64|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWID              |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWLEN             |  out|   32|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE            |  out|    3|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWBURST           |  out|    2|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK            |  out|    2|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE           |  out|    4|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWPROT            |  out|    3|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWQOS             |  out|    4|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWREGION          |  out|    4|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWUSER            |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_WVALID            |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_WREADY            |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_WDATA             |  out|   32|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_WSTRB             |  out|    4|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_WLAST             |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_WID               |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_WUSER             |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARVALID           |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARREADY           |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARADDR            |  out|   64|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARID              |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARLEN             |  out|   32|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE            |  out|    3|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARBURST           |  out|    2|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK            |  out|    2|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE           |  out|    4|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARPROT            |  out|    3|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARQOS             |  out|    4|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARREGION          |  out|    4|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARUSER            |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RVALID            |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RREADY            |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RDATA             |   in|   32|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RLAST             |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RID               |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RFIFONUM          |   in|    9|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RUSER             |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RRESP             |   in|    2|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_BVALID            |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_BREADY            |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_BRESP             |   in|    2|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_BID               |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_BUSER             |   in|    1|       m_axi|               gmem_in|       pointer|
|input_ftmap                     |   in|   64|     ap_none|           input_ftmap|        scalar|
|h0                              |   in|    9|     ap_none|                    h0|        scalar|
|w0                              |   in|    8|     ap_none|                    w0|        scalar|
|p_read                          |   in|    8|     ap_none|                p_read|        scalar|
|s_pix_i_din                     |  out|   32|     ap_fifo|               s_pix_i|       pointer|
|s_pix_i_num_data_valid          |   in|   10|     ap_fifo|               s_pix_i|       pointer|
|s_pix_i_fifo_cap                |   in|   10|     ap_fifo|               s_pix_i|       pointer|
|s_pix_i_full_n                  |   in|    1|     ap_fifo|               s_pix_i|       pointer|
|s_pix_i_write                   |  out|    1|     ap_fifo|               s_pix_i|       pointer|
|tw_eff_loc_i_c2_din             |  out|    8|     ap_fifo|       tw_eff_loc_i_c2|       pointer|
|tw_eff_loc_i_c2_num_data_valid  |   in|    2|     ap_fifo|       tw_eff_loc_i_c2|       pointer|
|tw_eff_loc_i_c2_fifo_cap        |   in|    2|     ap_fifo|       tw_eff_loc_i_c2|       pointer|
|tw_eff_loc_i_c2_full_n          |   in|    1|     ap_fifo|       tw_eff_loc_i_c2|       pointer|
|tw_eff_loc_i_c2_write           |  out|    1|     ap_fifo|       tw_eff_loc_i_c2|       pointer|
|w0_c4_din                       |  out|    8|     ap_fifo|                 w0_c4|       pointer|
|w0_c4_num_data_valid            |   in|    3|     ap_fifo|                 w0_c4|       pointer|
|w0_c4_fifo_cap                  |   in|    3|     ap_fifo|                 w0_c4|       pointer|
|w0_c4_full_n                    |   in|    1|     ap_fifo|                 w0_c4|       pointer|
|w0_c4_write                     |  out|    1|     ap_fifo|                 w0_c4|       pointer|
|h0_c6_din                       |  out|    9|     ap_fifo|                 h0_c6|       pointer|
|h0_c6_num_data_valid            |   in|    2|     ap_fifo|                 h0_c6|       pointer|
|h0_c6_fifo_cap                  |   in|    2|     ap_fifo|                 h0_c6|       pointer|
|h0_c6_full_n                    |   in|    1|     ap_fifo|                 h0_c6|       pointer|
|h0_c6_write                     |  out|    1|     ap_fifo|                 h0_c6|       pointer|
+--------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%py = alloca i32 1"   --->   Operation 14 'alloca' 'py' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 15 'read' 'p_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0"   --->   Operation 16 'read' 'w0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0"   --->   Operation 17 'read' 'h0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 18 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0_c6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i9P0A, i9 %h0_c6, i9 %h0_read"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %w0_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %w0_c4, i8 %w0_read"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tw_eff_loc_i_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %tw_eff_loc_i_c2, i8 %p_read_2" [src/srcnn.cpp:92->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 24 'write' 'write_ln92' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln670 = add i9 %h0_read, i9 16" [src/srcnn.cpp:670]   --->   Operation 25 'add' 'add_ln670' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln670, i32 8" [src/srcnn.cpp:670]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%trunc_ln669 = trunc i9 %h0_read" [src/srcnn.cpp:669]   --->   Operation 27 'trunc' 'trunc_ln669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%xor_ln670 = xor i8 %trunc_ln669, i8 255" [src/srcnn.cpp:670]   --->   Operation 28 'xor' 'xor_ln670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%th_eff = select i1 %tmp, i8 %xor_ln670, i8 16" [src/srcnn.cpp:670]   --->   Operation 29 'select' 'th_eff' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%w0_cast = zext i8 %w0_read"   --->   Operation 30 'zext' 'w0_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%h0_cast4_i = zext i9 %h0_read"   --->   Operation 31 'zext' 'h0_cast4_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_pix_i, void @empty_95, i32 0, i32 0, void @empty_85, i32 0, i32 0, void @empty_85, void @empty_85, void @empty_85, i32 0, i32 0, i32 0, i32 0, void @empty_85, void @empty_85, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_100, i32 0, i32 0, void @empty_85, i32 0, i32 65025, void @empty_93, void @empty_77, void @empty_85, i32 16, i32 16, i32 16, i32 16, void @empty_85, void @empty_85, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_85" [src/srcnn.cpp:97->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 34 'specpipeline' 'specpipeline_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%th_eff_cast = zext i8 %th_eff" [src/srcnn.cpp:670]   --->   Operation 35 'zext' 'th_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln103 = add i9 %th_eff_cast, i9 12" [src/srcnn.cpp:103->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 36 'add' 'add_ln103' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.77ns)   --->   "%add_ln104 = add i10 %h0_cast4_i, i10 1018" [src/srcnn.cpp:104->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 37 'add' 'add_ln104' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i10 %add_ln104" [src/srcnn.cpp:104->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 38 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.76ns)   --->   "%add_ln110 = add i9 %w0_cast, i9 506" [src/srcnn.cpp:110->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 39 'add' 'add_ln110' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i9 %add_ln110" [src/srcnn.cpp:103->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 40 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_cast = zext i8 %p_read_2"   --->   Operation 41 'zext' 'p_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.76ns)   --->   "%add_ln103_1 = add i9 %p_read_cast, i9 12" [src/srcnn.cpp:103->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 42 'add' 'add_ln103_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i9 %add_ln110" [src/srcnn.cpp:110->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 43 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln103 = store i9 0, i9 %py" [src/srcnn.cpp:103->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 44 'store' 'store_ln103' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.body.i" [src/srcnn.cpp:103->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 45 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.24>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%py_1 = load i9 %py" [src/srcnn.cpp:103->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 46 'load' 'py_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i9 %py_1" [src/srcnn.cpp:103->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 47 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.77ns)   --->   "%icmp_ln103 = icmp_eq  i9 %py_1, i9 %add_ln103" [src/srcnn.cpp:103->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 48 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.77ns)   --->   "%py_2 = add i9 %py_1, i9 1" [src/srcnn.cpp:103->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 49 'add' 'py_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %for.body.split.i, void %load_tile_to_stream3.exit" [src/srcnn.cpp:103->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 50 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_97" [src/srcnn.cpp:103->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 51 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i9 %py_1" [src/srcnn.cpp:104->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 52 'zext' 'zext_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.78ns)   --->   "%iy = add i11 %sext_ln104, i11 %zext_ln103" [src/srcnn.cpp:104->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 53 'add' 'iy' <Predicate = (!icmp_ln103)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.78ns)   --->   "%add_ln104_2 = add i10 %add_ln104, i10 %zext_ln104" [src/srcnn.cpp:104->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 54 'add' 'add_ln104_2' <Predicate = (!icmp_ln103)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %iy, i32 10" [src/srcnn.cpp:105->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 55 'bitselect' 'tmp_5' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.40ns)   --->   "%iy_1 = select i1 %tmp_5, i10 0, i10 %add_ln104_2" [src/srcnn.cpp:105->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 56 'select' 'iy_1' <Predicate = (!icmp_ln103)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i10 %iy_1" [src/srcnn.cpp:104->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 57 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%icmp_ln106 = icmp_ugt  i10 %iy_1, i10 254" [src/srcnn.cpp:106->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 58 'icmp' 'icmp_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.39ns)   --->   "%iy_2 = select i1 %icmp_ln106, i8 254, i8 %trunc_ln104" [src/srcnn.cpp:106->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 59 'select' 'iy_2' <Predicate = (!icmp_ln103)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %iy_2, i10 0" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 60 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i18 %shl_ln" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 61 'zext' 'zext_ln113' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln113_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %iy_2, i2 0" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 62 'bitconcatenate' 'shl_ln113_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i10 %shl_ln113_1" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 63 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.87ns)   --->   "%sub_ln113 = sub i19 %zext_ln113, i19 %zext_ln113_1" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 64 'sub' 'sub_ln113' <Predicate = (!icmp_ln103)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i19 %sub_ln113" [src/srcnn.cpp:109->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 65 'sext' 'sext_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.42ns)   --->   "%br_ln109 = br void %for.body10.i" [src/srcnn.cpp:109->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 66 'br' 'br_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.42>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln690 = ret" [src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 67 'ret' 'ret_ln690' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.93>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%px = phi i9 0, void %for.body.split.i, i9 %px_1, void %for.body10.split.i"   --->   Operation 68 'phi' 'px' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i9 %px" [src/srcnn.cpp:109->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 69 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 267, i64 0"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.77ns)   --->   "%icmp_ln109 = icmp_eq  i9 %px, i9 %add_ln103_1" [src/srcnn.cpp:109->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 71 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.77ns)   --->   "%px_1 = add i9 %px, i9 1" [src/srcnn.cpp:109->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 72 'add' 'px_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.body10.split.i, void %for.inc22.loopexit.i" [src/srcnn.cpp:109->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 73 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i9 %px" [src/srcnn.cpp:110->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 74 'zext' 'zext_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.77ns)   --->   "%ix = add i11 %sext_ln103, i11 %zext_ln109" [src/srcnn.cpp:110->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 75 'add' 'ix' <Predicate = (!icmp_ln109)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.77ns)   --->   "%add_ln110_2 = add i10 %sext_ln110, i10 %zext_ln110" [src/srcnn.cpp:110->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 76 'add' 'add_ln110_2' <Predicate = (!icmp_ln109)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %ix, i32 10" [src/srcnn.cpp:111->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 77 'bitselect' 'tmp_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.40ns)   --->   "%ix_1 = select i1 %tmp_6, i10 0, i10 %add_ln110_2" [src/srcnn.cpp:111->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 78 'select' 'ix_1' <Predicate = (!icmp_ln109)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.78ns)   --->   "%icmp_ln112 = icmp_ugt  i10 %ix_1, i10 254" [src/srcnn.cpp:112->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 79 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%trunc_ln113 = trunc i10 %ix_1" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 80 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%select_ln112 = select i1 %icmp_ln112, i8 254, i8 %trunc_ln113" [src/srcnn.cpp:112->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 81 'select' 'select_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%shl_ln113_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln112, i2 0" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 82 'bitconcatenate' 'shl_ln113_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%zext_ln113_2 = zext i10 %shl_ln113_2" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 83 'zext' 'zext_ln113_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln113 = add i20 %sext_ln109, i20 %zext_ln113_2" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 84 'add' 'add_ln113' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln113_1 = sext i20 %add_ln113" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 85 'sext' 'sext_ln113_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %sext_ln113_1, i64 %input_ftmap_read" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 86 'add' 'add_ln113_1' <Predicate = (!icmp_ln109)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln113_1, i32 2, i32 63" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 87 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i62 %trunc_ln6" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 88 'sext' 'sext_ln113' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i32 %gmem_in, i64 %sext_ln113" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 89 'getelementptr' 'gmem_in_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln103 = store i9 %py_2, i9 %py" [src/srcnn.cpp:103->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 90 'store' 'store_ln103' <Predicate = (icmp_ln109)> <Delay = 0.42>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.body.i" [src/srcnn.cpp:103->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 91 'br' 'br_ln103' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 92 [8/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 92 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 93 [7/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 93 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 94 [6/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 94 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 95 [5/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 95 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 96 [4/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 96 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 97 [3/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 97 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 98 [2/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 98 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 99 [1/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 99 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 100 [1/1] (7.30ns)   --->   "%gmem_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_in_addr" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 100 'read' 'gmem_in_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.71>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_96" [src/srcnn.cpp:109->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 101 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (1.71ns)   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_pix_i, i32 %gmem_in_addr_read" [src/srcnn.cpp:113->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 102 'write' 'write_ln113' <Predicate = true> <Delay = 1.71> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body10.i" [src/srcnn.cpp:109->src/srcnn.cpp:690->src/srcnn.cpp:677]   --->   Operation 103 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_pix_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tw_eff_loc_i_c2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w0_c4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ h0_c6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
py                    (alloca           ) [ 01111111111111]
p_read_2              (read             ) [ 00000000000000]
w0_read               (read             ) [ 00000000000000]
h0_read               (read             ) [ 00000000000000]
input_ftmap_read      (read             ) [ 00111111111111]
specinterface_ln0     (specinterface    ) [ 00000000000000]
write_ln0             (write            ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
write_ln0             (write            ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
write_ln92            (write            ) [ 00000000000000]
add_ln670             (add              ) [ 00000000000000]
tmp                   (bitselect        ) [ 00000000000000]
trunc_ln669           (trunc            ) [ 00000000000000]
xor_ln670             (xor              ) [ 00000000000000]
th_eff                (select           ) [ 00000000000000]
w0_cast               (zext             ) [ 00000000000000]
h0_cast4_i            (zext             ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specpipeline_ln97     (specpipeline     ) [ 00000000000000]
th_eff_cast           (zext             ) [ 00000000000000]
add_ln103             (add              ) [ 00111111111111]
add_ln104             (add              ) [ 00111111111111]
sext_ln104            (sext             ) [ 00111111111111]
add_ln110             (add              ) [ 00000000000000]
sext_ln103            (sext             ) [ 00111111111111]
p_read_cast           (zext             ) [ 00000000000000]
add_ln103_1           (add              ) [ 00111111111111]
sext_ln110            (sext             ) [ 00111111111111]
store_ln103           (store            ) [ 00000000000000]
br_ln103              (br               ) [ 00000000000000]
py_1                  (load             ) [ 00000000000000]
zext_ln103            (zext             ) [ 00000000000000]
icmp_ln103            (icmp             ) [ 00111111111111]
py_2                  (add              ) [ 00011111111111]
br_ln103              (br               ) [ 00000000000000]
specloopname_ln103    (specloopname     ) [ 00000000000000]
zext_ln104            (zext             ) [ 00000000000000]
iy                    (add              ) [ 00000000000000]
add_ln104_2           (add              ) [ 00000000000000]
tmp_5                 (bitselect        ) [ 00000000000000]
iy_1                  (select           ) [ 00000000000000]
trunc_ln104           (trunc            ) [ 00000000000000]
icmp_ln106            (icmp             ) [ 00000000000000]
iy_2                  (select           ) [ 00000000000000]
shl_ln                (bitconcatenate   ) [ 00000000000000]
zext_ln113            (zext             ) [ 00000000000000]
shl_ln113_1           (bitconcatenate   ) [ 00000000000000]
zext_ln113_1          (zext             ) [ 00000000000000]
sub_ln113             (sub              ) [ 00000000000000]
sext_ln109            (sext             ) [ 00011111111111]
br_ln109              (br               ) [ 00111111111111]
ret_ln690             (ret              ) [ 00000000000000]
px                    (phi              ) [ 00010000000000]
zext_ln109            (zext             ) [ 00000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
icmp_ln109            (icmp             ) [ 00111111111111]
px_1                  (add              ) [ 00111111111111]
br_ln109              (br               ) [ 00000000000000]
zext_ln110            (zext             ) [ 00000000000000]
ix                    (add              ) [ 00000000000000]
add_ln110_2           (add              ) [ 00000000000000]
tmp_6                 (bitselect        ) [ 00000000000000]
ix_1                  (select           ) [ 00000000000000]
icmp_ln112            (icmp             ) [ 00000000000000]
trunc_ln113           (trunc            ) [ 00000000000000]
select_ln112          (select           ) [ 00000000000000]
shl_ln113_2           (bitconcatenate   ) [ 00000000000000]
zext_ln113_2          (zext             ) [ 00000000000000]
add_ln113             (add              ) [ 00000000000000]
sext_ln113_1          (sext             ) [ 00000000000000]
add_ln113_1           (add              ) [ 00000000000000]
trunc_ln6             (partselect       ) [ 00000000000000]
sext_ln113            (sext             ) [ 00000000000000]
gmem_in_addr          (getelementptr    ) [ 00001111111110]
store_ln103           (store            ) [ 00000000000000]
br_ln103              (br               ) [ 00000000000000]
gmem_in_load_req      (readreq          ) [ 00000000000000]
gmem_in_addr_read     (read             ) [ 00000000000001]
specloopname_ln109    (specloopname     ) [ 00000000000000]
write_ln113           (write            ) [ 00000000000000]
br_ln109              (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_pix_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_pix_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tw_eff_loc_i_c2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tw_eff_loc_i_c2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w0_c4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0_c4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="h0_c6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0_c6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_95"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_85"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_100"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_93"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_77"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_97"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_96"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="py_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="py/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_2_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="w0_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="h0_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_ftmap_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="9" slack="0"/>
<pin id="149" dir="0" index="2" bw="9" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln0_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln92_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln92/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_readreq_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_in_load_req/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="gmem_in_addr_read_read_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="9"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_in_addr_read/12 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln113_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="1"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln113/13 "/>
</bind>
</comp>

<comp id="189" class="1005" name="px_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="1"/>
<pin id="191" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="px (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="px_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="9" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="px/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln670_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln670/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="9" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln669_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln669/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xor_ln670_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln670/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="th_eff_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="th_eff/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="w0_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w0_cast/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="h0_cast4_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h0_cast4_i/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="th_eff_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="th_eff_cast/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln103_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="5" slack="0"/>
<pin id="247" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln104_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sext_ln104_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln110_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln103_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="0"/>
<pin id="268" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln103/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_read_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read_cast/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln103_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_1/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln110_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln103_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="9" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="py_1_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="9" slack="1"/>
<pin id="291" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="py_1/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln103_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="0"/>
<pin id="294" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln103_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="0" index="1" bw="9" slack="1"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="py_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="py_2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln104_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="iy_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="10" slack="1"/>
<pin id="313" dir="0" index="1" bw="9" slack="0"/>
<pin id="314" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iy/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln104_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="1"/>
<pin id="318" dir="0" index="1" bw="9" slack="0"/>
<pin id="319" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_2/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_5_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="0" index="2" bw="5" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="iy_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="10" slack="0"/>
<pin id="332" dir="0" index="2" bw="10" slack="0"/>
<pin id="333" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy_1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln104_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln106_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="10" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="iy_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="0"/>
<pin id="351" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy_2/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="shl_ln_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="18" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln113_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="18" slack="0"/>
<pin id="365" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="shl_ln113_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln113_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln113_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sub_ln113_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="18" slack="0"/>
<pin id="381" dir="0" index="1" bw="10" slack="0"/>
<pin id="382" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln113/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln109_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="19" slack="0"/>
<pin id="387" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln109_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="0"/>
<pin id="391" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln109_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="2"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="px_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="px_1/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln110_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="0"/>
<pin id="406" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="ix_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="2"/>
<pin id="410" dir="0" index="1" bw="9" slack="0"/>
<pin id="411" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln110_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="2"/>
<pin id="415" dir="0" index="1" bw="9" slack="0"/>
<pin id="416" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_2/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_6_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="11" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="ix_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="10" slack="0"/>
<pin id="429" dir="0" index="2" bw="10" slack="0"/>
<pin id="430" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ix_1/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln112_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="0" index="1" bw="10" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln113_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln112_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="0"/>
<pin id="447" dir="0" index="2" bw="8" slack="0"/>
<pin id="448" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="shl_ln113_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln113_2/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln113_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_2/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln113_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="19" slack="1"/>
<pin id="466" dir="0" index="1" bw="10" slack="0"/>
<pin id="467" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln113_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="20" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln113_1/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln113_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="20" slack="0"/>
<pin id="475" dir="0" index="1" bw="64" slack="2"/>
<pin id="476" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113_1/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln6_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="62" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="0"/>
<pin id="481" dir="0" index="2" bw="3" slack="0"/>
<pin id="482" dir="0" index="3" bw="7" slack="0"/>
<pin id="483" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sext_ln113_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="62" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln113/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="gmem_in_addr_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="0"/>
<pin id="495" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_in_addr/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln103_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="9" slack="1"/>
<pin id="500" dir="0" index="1" bw="9" slack="2"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/3 "/>
</bind>
</comp>

<comp id="502" class="1005" name="py_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="9" slack="0"/>
<pin id="504" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="py "/>
</bind>
</comp>

<comp id="509" class="1005" name="input_ftmap_read_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="2"/>
<pin id="511" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="514" class="1005" name="add_ln103_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="9" slack="1"/>
<pin id="516" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="519" class="1005" name="add_ln104_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="1"/>
<pin id="521" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="524" class="1005" name="sext_ln104_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="1"/>
<pin id="526" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln104 "/>
</bind>
</comp>

<comp id="529" class="1005" name="sext_ln103_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="2"/>
<pin id="531" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln103 "/>
</bind>
</comp>

<comp id="534" class="1005" name="add_ln103_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="9" slack="2"/>
<pin id="536" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln103_1 "/>
</bind>
</comp>

<comp id="539" class="1005" name="sext_ln110_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="10" slack="2"/>
<pin id="541" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln110 "/>
</bind>
</comp>

<comp id="547" class="1005" name="py_2_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="1"/>
<pin id="549" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="py_2 "/>
</bind>
</comp>

<comp id="552" class="1005" name="sext_ln109_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="20" slack="1"/>
<pin id="554" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln109 "/>
</bind>
</comp>

<comp id="560" class="1005" name="px_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="0"/>
<pin id="562" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="px_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="gmem_in_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_in_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="gmem_in_addr_read_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_in_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="134" pin="2"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="128" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="122" pin="2"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="110" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="112" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="116" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="76" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="134" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="134" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="206" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="128" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="134" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="224" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="236" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="72" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="232" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="74" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="122" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="70" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="260" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="76" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="289" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="289" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="78" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="289" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="292" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="307" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="84" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="311" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="86" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="334"><net_src comp="321" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="88" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="316" pin="2"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="329" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="90" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="92" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="337" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="360"><net_src comp="94" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="347" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="88" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="96" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="347" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="98" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="363" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="193" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="193" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="193" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="78" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="193" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="389" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="404" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="84" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="408" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="86" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="88" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="413" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="90" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="426" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="434" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="92" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="440" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="457"><net_src comp="96" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="444" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="98" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="464" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="484"><net_src comp="106" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="473" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="34" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="108" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="491"><net_src comp="478" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="0" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="505"><net_src comp="118" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="512"><net_src comp="140" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="517"><net_src comp="244" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="522"><net_src comp="250" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="527"><net_src comp="256" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="532"><net_src comp="266" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="537"><net_src comp="274" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="542"><net_src comp="280" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="550"><net_src comp="301" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="555"><net_src comp="385" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="563"><net_src comp="398" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="568"><net_src comp="492" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="574"><net_src comp="177" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="182" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_in | {}
	Port: s_pix_i | {13 }
	Port: tw_eff_loc_i_c2 | {1 }
	Port: w0_c4 | {1 }
	Port: h0_c6 | {1 }
 - Input state : 
	Port: load_tile_to_stream3 : gmem_in | {4 5 6 7 8 9 10 11 12 }
	Port: load_tile_to_stream3 : input_ftmap | {1 }
	Port: load_tile_to_stream3 : h0 | {1 }
	Port: load_tile_to_stream3 : w0 | {1 }
	Port: load_tile_to_stream3 : p_read | {1 }
  - Chain level:
	State 1
		tmp : 1
		xor_ln670 : 1
		th_eff : 1
		th_eff_cast : 2
		add_ln103 : 3
		add_ln104 : 1
		sext_ln104 : 2
		add_ln110 : 1
		sext_ln103 : 2
		add_ln103_1 : 1
		sext_ln110 : 2
		store_ln103 : 1
	State 2
		zext_ln103 : 1
		icmp_ln103 : 1
		py_2 : 1
		br_ln103 : 2
		zext_ln104 : 1
		iy : 2
		add_ln104_2 : 2
		tmp_5 : 3
		iy_1 : 4
		trunc_ln104 : 5
		icmp_ln106 : 5
		iy_2 : 6
		shl_ln : 7
		zext_ln113 : 8
		shl_ln113_1 : 7
		zext_ln113_1 : 8
		sub_ln113 : 9
		sext_ln109 : 10
	State 3
		zext_ln109 : 1
		icmp_ln109 : 1
		px_1 : 1
		br_ln109 : 2
		zext_ln110 : 1
		ix : 2
		add_ln110_2 : 2
		tmp_6 : 3
		ix_1 : 4
		icmp_ln112 : 5
		trunc_ln113 : 5
		select_ln112 : 6
		shl_ln113_2 : 7
		zext_ln113_2 : 8
		add_ln113 : 9
		sext_ln113_1 : 10
		add_ln113_1 : 11
		trunc_ln6 : 12
		sext_ln113 : 13
		gmem_in_addr : 14
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln670_fu_200       |    0    |    16   |
|          |        add_ln103_fu_244       |    0    |    15   |
|          |        add_ln104_fu_250       |    0    |    16   |
|          |        add_ln110_fu_260       |    0    |    15   |
|          |       add_ln103_1_fu_274      |    0    |    15   |
|          |          py_2_fu_301          |    0    |    16   |
|    add   |           iy_fu_311           |    0    |    17   |
|          |       add_ln104_2_fu_316      |    0    |    17   |
|          |          px_1_fu_398          |    0    |    16   |
|          |           ix_fu_408           |    0    |    16   |
|          |       add_ln110_2_fu_413      |    0    |    16   |
|          |        add_ln113_fu_464       |    0    |    26   |
|          |       add_ln113_1_fu_473      |    0    |    71   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln103_fu_296       |    0    |    16   |
|   icmp   |       icmp_ln106_fu_341       |    0    |    17   |
|          |       icmp_ln109_fu_393       |    0    |    16   |
|          |       icmp_ln112_fu_434       |    0    |    17   |
|----------|-------------------------------|---------|---------|
|          |         th_eff_fu_224         |    0    |    8    |
|          |          iy_1_fu_329          |    0    |    10   |
|  select  |          iy_2_fu_347          |    0    |    8    |
|          |          ix_1_fu_426          |    0    |    10   |
|          |      select_ln112_fu_444      |    0    |    8    |
|----------|-------------------------------|---------|---------|
|    sub   |        sub_ln113_fu_379       |    0    |    25   |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln670_fu_218       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |      p_read_2_read_fu_122     |    0    |    0    |
|          |      w0_read_read_fu_128      |    0    |    0    |
|   read   |      h0_read_read_fu_134      |    0    |    0    |
|          |  input_ftmap_read_read_fu_140 |    0    |    0    |
|          | gmem_in_addr_read_read_fu_177 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     write_ln0_write_fu_146    |    0    |    0    |
|   write  |     write_ln0_write_fu_154    |    0    |    0    |
|          |    write_ln92_write_fu_162    |    0    |    0    |
|          |    write_ln113_write_fu_182   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_170      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_206          |    0    |    0    |
| bitselect|          tmp_5_fu_321         |    0    |    0    |
|          |          tmp_6_fu_418         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln669_fu_214      |    0    |    0    |
|   trunc  |       trunc_ln104_fu_337      |    0    |    0    |
|          |       trunc_ln113_fu_440      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         w0_cast_fu_232        |    0    |    0    |
|          |       h0_cast4_i_fu_236       |    0    |    0    |
|          |       th_eff_cast_fu_240      |    0    |    0    |
|          |       p_read_cast_fu_270      |    0    |    0    |
|          |       zext_ln103_fu_292       |    0    |    0    |
|   zext   |       zext_ln104_fu_307       |    0    |    0    |
|          |       zext_ln113_fu_363       |    0    |    0    |
|          |      zext_ln113_1_fu_375      |    0    |    0    |
|          |       zext_ln109_fu_389       |    0    |    0    |
|          |       zext_ln110_fu_404       |    0    |    0    |
|          |      zext_ln113_2_fu_460      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       sext_ln104_fu_256       |    0    |    0    |
|          |       sext_ln103_fu_266       |    0    |    0    |
|   sext   |       sext_ln110_fu_280       |    0    |    0    |
|          |       sext_ln109_fu_385       |    0    |    0    |
|          |      sext_ln113_1_fu_469      |    0    |    0    |
|          |       sext_ln113_fu_488       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         shl_ln_fu_355         |    0    |    0    |
|bitconcatenate|       shl_ln113_1_fu_367      |    0    |    0    |
|          |       shl_ln113_2_fu_452      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        trunc_ln6_fu_478       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   415   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln103_1_reg_534   |    9   |
|    add_ln103_reg_514    |    9   |
|    add_ln104_reg_519    |   10   |
|gmem_in_addr_read_reg_571|   32   |
|   gmem_in_addr_reg_565  |   32   |
| input_ftmap_read_reg_509|   64   |
|       px_1_reg_560      |    9   |
|        px_reg_189       |    9   |
|       py_2_reg_547      |    9   |
|        py_reg_502       |    9   |
|    sext_ln103_reg_529   |   11   |
|    sext_ln104_reg_524   |   11   |
|    sext_ln109_reg_552   |   20   |
|    sext_ln110_reg_539   |   10   |
+-------------------------+--------+
|          Total          |   244  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   415  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   244  |    -   |
+-----------+--------+--------+
|   Total   |   244  |   415  |
+-----------+--------+--------+
