# Four Transistor CMOS Active Pixel Sensor (4T CMOS APS)

Designed the circuit and layout of 4T CMOS APS array from scratch using SilTerraâ€™s 130nm PDK in Cadence Virtuoso. Achieved 47.91% fill factor in 10um x 10um area, arranged into 320 x 240 array for QVGA format. The documents above describes the detailed procedures of circuit design and custom layout
