Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 22 16:17:38 2023
| Host         : LegionWells running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MiniPiano_control_sets_placed.rpt
| Design       : MiniPiano
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |   110 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           12 |
| No           | No                    | Yes                    |              92 |           52 |
| No           | Yes                   | No                     |              43 |           15 |
| Yes          | No                    | No                     |              19 |            7 |
| Yes          | No                    | Yes                    |              15 |            9 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-----------------------------+-------------------------------+------------------+----------------+
|                 Clock Signal                |        Enable Signal        |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------------------------------+-----------------------------+-------------------------------+------------------+----------------+
|  light/seg_reg[1]_LDC_i_1_n_0               |                             | light/seg_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  light/seg_reg[5]_LDC_i_1_n_0               |                             | light/seg_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  light/seg_reg[6]_LDC_i_1_n_0               |                             | light/seg_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  light/seg_reg[7]_LDC_i_1_n_0               |                             | light/seg_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                              |                             | light/seg_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                              |                             | light/seg_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                              |                             | light/seg_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                              | light/seg[3]_i_1_n_0        | light/seg_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                              | light/seg[3]_i_1_n_0        | light/seg_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                              | light/seg[3]_i_1_n_0        | light/seg_reg[7]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                              |                             | light/seg_reg[5]_LDC_i_2_n_0  |                1 |              2 |
|  clk_IBUF_BUFG                              | light/seg[3]_i_1_n_0        | buzzer/u4/cnt_reg[31]_0       |                1 |              2 |
|  clk_IBUF_BUFG                              | light/seg[3]_i_1_n_0        | light/seg_reg[5]_LDC_i_1_n_0  |                1 |              2 |
|  light/nextstate                            |                             |                               |                3 |              4 |
|  buzzer/u2/cnt_learning_mode_reg[6]_i_2_n_0 |                             | buzzer/u4/cnt_reg[31]_0       |                3 |              7 |
|  clk_IBUF_BUFG                              | buzzer/u1/is_Reaching_125ms | buzzer/u1/cnt0                |                2 |              7 |
|  clk_IBUF_BUFG                              | light/seg_2[7]_i_1_n_0      |                               |                3 |              7 |
|  clk_IBUF_BUFG                              | light/nextstate             | buzzer/u4/cnt_reg[31]_0       |                4 |              8 |
|  buzzer/u3/frequency_reg[10]_i_2_n_0        |                             |                               |                3 |             11 |
|  clk_IBUF_BUFG                              |                             |                               |                6 |             11 |
|  clk_IBUF_BUFG                              | light/display[6][2]_i_1_n_0 |                               |                4 |             12 |
|  clk_IBUF_BUFG                              |                             | buzzer/u1/count[0]_i_1__0_n_0 |                8 |             32 |
|  clk_IBUF_BUFG                              |                             | buzzer/u4/cnt_reg[31]_0       |               48 |             87 |
+---------------------------------------------+-----------------------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                     3 |
| 4      |                     1 |
| 7      |                     3 |
| 8      |                     1 |
| 11     |                     2 |
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


