
---------- Begin Simulation Statistics ----------
final_tick                               1329253349500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 281470                       # Simulator instruction rate (inst/s)
host_mem_usage                                4443400                       # Number of bytes of host memory used
host_op_rate                                   466009                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5329.16                       # Real time elapsed on the host
host_tick_rate                               72721394                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2483437480                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.387544                       # Number of seconds simulated
sim_ticks                                387543875500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       632713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1265411                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    184669068                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           52                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     23937432                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    157232747                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     63048468                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    184669068                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    121620600                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       222735950                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        28634046                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     16991532                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         570868662                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        425656643                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     23937665                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           90226165                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      39744893                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           57                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    545281737                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      934722711                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    661550173                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.412928                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.209433                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    339398187     51.30%     51.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    138448658     20.93%     72.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     49695293      7.51%     79.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     45187717      6.83%     86.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     22570679      3.41%     89.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     12285106      1.86%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7884557      1.19%     93.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6335083      0.96%     93.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     39744893      6.01%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    661550173                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            2503238                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     14615792                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         928328232                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             132591045                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      5023334      0.54%      0.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    726187170     77.69%     78.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      4388245      0.47%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv     10284516      1.10%     79.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       121356      0.01%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           24      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       557676      0.06%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          104      0.00%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       184226      0.02%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       178980      0.02%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       449876      0.05%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         1979      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    131924807     14.11%     94.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     54415373      5.82%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       666238      0.07%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       338806      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    934722710                       # Class of committed instruction
system.switch_cpus.commit.refs              187345224                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             934722710                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.550176                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.550176                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     159367262                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1722682016                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        121106728                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         415861799                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       23968004                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      25781015                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           174896428                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                234642                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            67705305                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 17597                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           222735950                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         170688229                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             483682804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       6701816                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles     12726026                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1176481914                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles      2662838                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1527                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        47936008                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.287369                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    223043629                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     91682514                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.517869                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    746084828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.951815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.403390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        376197633     50.42%     50.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         24032433      3.22%     53.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         16533766      2.22%     55.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         17674156      2.37%     58.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         64626878      8.66%     66.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22667351      3.04%     69.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         25739457      3.45%     73.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         23004580      3.08%     76.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        175608574     23.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    746084828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           4348514                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2651520                       # number of floating regfile writes
system.switch_cpus.idleCycles                29002923                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     26537939                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        111873118                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.590482                       # Inst execution rate
system.switch_cpus.iew.exec_refs            253024215                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           67695297                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       103979046                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     212476678                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         6227                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      3837108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     86680234                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1480010323                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     185328918                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     40070178                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1232763272                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         673391                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2167067                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       23968004                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3282069                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      2851049                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     18713115                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       331037                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        43730                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        88361                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     79885628                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     31926055                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        43730                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     20567510                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      5970429                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1489200800                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1204827477                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.600894                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         894851857                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.554440                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1210941495                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1911242271                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1048080909                       # number of integer regfile writes
system.switch_cpus.ipc                       0.645088                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.645088                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      8316778      0.65%      0.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     982132199     77.16%     77.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      4567430      0.36%     78.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv      10760809      0.85%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       279483      0.02%     79.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           24      0.00%     79.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1112462      0.09%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          758      0.00%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       212235      0.02%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       191512      0.02%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       519088      0.04%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         1979      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    192473371     15.12%     94.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     70545804      5.54%     99.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1259862      0.10%     99.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       459659      0.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1272833453                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4053773                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      8325872                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      3332323                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6396382                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1260462902                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3306887986                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1201495154                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2018938199                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1479996561                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1272833453                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        13762                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    545287581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     23462127                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        13705                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    798249563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    746084828                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.706017                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.666632                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    305905095     41.00%     41.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     73926899      9.91%     50.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     86304265     11.57%     62.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     93496252     12.53%     75.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    186452317     24.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    746084828                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.642180                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           170688504                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   388                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      9018701                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5990809                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    212476678                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     86680234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       479114503                       # number of misc regfile reads
system.switch_cpus.numCycles                775087751                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       113535611                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1161773612                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       21336103                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        146257598                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6289417                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        119547                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4098875809                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1640621180                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1991787449                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         413682397                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22206612                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       23968004                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      48641176                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        830013777                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      7028231                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2622871071                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           23                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          41702007                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2101805828                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3045235764                       # The number of ROB writes
system.switch_cpus.timesIdled                 1199081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5416190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       202089                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10840056                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         202089                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             565321                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       106483                       # Transaction distribution
system.membus.trans_dist::CleanEvict           526229                       # Transaction distribution
system.membus.trans_dist::ReadExReq             67378                       # Transaction distribution
system.membus.trans_dist::ReadExResp            67378                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        565321                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1898110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1898110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1898110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47307648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     47307648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47307648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            632699                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  632699    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              632699                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1889186074                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3405933584                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1329253349500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4580420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1818831                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2278224                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2008990                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           705215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          705215                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2278224                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2302196                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6834672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9022233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15856905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    291612672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    302064576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              593677248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          820410                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6814912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6244279                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032365                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.176968                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6042183     96.76%     96.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 202096      3.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6244279                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9544552558                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4513930361                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3422929790                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst      2176464                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      2476472                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4652936                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      2176464                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      2476472                       # number of overall hits
system.l2.overall_hits::total                 4652936                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst       101760                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       530939                       # number of demand (read+write) misses
system.l2.demand_misses::total                 632699                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst       101760                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       530939                       # number of overall misses
system.l2.overall_misses::total                632699                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   8201225803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  42440590181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50641815984                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   8201225803                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  42440590181                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50641815984                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst      2278224                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3007411                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5285635                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      2278224                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3007411                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5285635                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.044666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.176544                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.119702                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.044666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.176544                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.119702                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80593.807026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79934.964621                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80040.929390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80593.807026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79934.964621                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80040.929390                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           88573249                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    632699                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     139.992712                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              106483                       # number of writebacks
system.l2.writebacks::total                    106483                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst       101760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       530939                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            632699                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       101760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       530939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           632699                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   7183625803                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  37131200181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44314825984                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   7183625803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  37131200181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44314825984                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.044666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.176544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.119702                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.044666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.176544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.119702                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70593.807026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69934.964621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70040.929390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70593.807026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69934.964621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70040.929390                       # average overall mshr miss latency
system.l2.replacements                         820410                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1712348                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1712348                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1712348                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1712348                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2278223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2278223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2278223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2278223                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        14391                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         14391                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       637837                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                637837                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        67378                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               67378                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   4113231611                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4113231611                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       705215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            705215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.095542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.095542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 61047.101591                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61047.101591                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        67378                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          67378                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3439451611                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3439451611                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.095542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.095542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 51047.101591                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51047.101591                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      2176464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2176464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst       101760                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           101760                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   8201225803                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8201225803                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      2278224                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2278224                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.044666                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.044666                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80593.807026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80593.807026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       101760                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       101760                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   7183625803                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7183625803                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.044666                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.044666                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70593.807026                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70593.807026                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1838635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1838635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       463561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          463561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  38327358570                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  38327358570                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2302196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2302196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.201356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.201356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82680.291418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82680.291418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       463561                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       463561                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  33691748570                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  33691748570                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.201356                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.201356                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72680.291418                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72680.291418                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    10695135                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    820410                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.036329                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     173.924130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.720363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        62.959599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    63.377950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   720.017958                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.169848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.061484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.061893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.703143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  85390538                       # Number of tag accesses
system.l2.tags.data_accesses                 85390538                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst      6512640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     33980096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40492736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      6512640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6512640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6814912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6814912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       101760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       530939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              632699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       106483                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             106483                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     16804910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     87680642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104485553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     16804910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16804910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       17584879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17584879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       17584879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     16804910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     87680642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            122070431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     99831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    101760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    475950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002863120500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5712                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5712                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1359234                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              94181                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      632699                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106483                       # Number of write requests accepted
system.mem_ctrls.readBursts                    632699                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106483                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  54989                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6652                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             86985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             59274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             52607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            40672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            50232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            35495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            51467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            48606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14979                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7938080916                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2888550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18770143416                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13740.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32490.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   260632                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80779                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                632699                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               106483                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  577710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       336103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.010357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.541408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   171.350288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       245993     73.19%     73.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        53657     15.96%     89.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10958      3.26%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7822      2.33%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4816      1.43%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4013      1.19%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2674      0.80%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1680      0.50%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4490      1.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       336103                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     101.133754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     91.403191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.022331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              3      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           123      2.15%      2.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           284      4.97%      7.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           685     11.99%     19.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          1002     17.54%     36.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           870     15.23%     51.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          721     12.62%     64.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          641     11.22%     75.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          519      9.09%     84.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          321      5.62%     90.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          181      3.17%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191          130      2.28%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           80      1.40%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           50      0.88%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           35      0.61%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           25      0.44%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           12      0.21%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            6      0.11%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            6      0.11%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            3      0.05%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            3      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            3      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            3      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            3      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5712                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.473389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.447235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.942764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1581     27.68%     27.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               65      1.14%     28.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3870     67.75%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      3.06%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.35%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5712                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36973440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3519296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6387712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40492736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6814912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        95.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        16.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    104.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  387542872000                       # Total gap between requests
system.mem_ctrls.avgGap                     524286.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      6512640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     30460800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6387712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 16804910.132040001452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 78599616.522645831108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 16482551.793029172346                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       101760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       530939                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       106483                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   2963252845                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15806890571                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9219644036981                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29120.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29771.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  86583248.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1769870340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            940693215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2531365620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          304915860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30591862080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     145518488010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26274828960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       207932024085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.538021                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67012777763                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12940720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 307590377737                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            629933640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            334817670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1593483780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          216081900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30591862080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      84817771560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      77390947200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       195574897830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.652273                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 200330905160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12940720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 174272250340                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    941709474000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   387543875500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1334589249                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    168298621                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1502887870                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1334589249                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    168298621                       # number of overall hits
system.cpu.icache.overall_hits::total      1502887870                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       114971                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      2278224                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2393195                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       114971                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      2278224                       # number of overall misses
system.cpu.icache.overall_misses::total       2393195                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  43735084688                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  43735084688                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  43735084688                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  43735084688                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1334704220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    170576845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1505281065                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1334704220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    170576845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1505281065                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.013356                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001590                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.013356                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001590                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 19197.008147                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18274.768537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 19197.008147                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18274.768537                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs     82827587                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs           2278224                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.356209                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2392939                       # number of writebacks
system.cpu.icache.writebacks::total           2392939                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      2278224                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2278224                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      2278224                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2278224                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  41456860688                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  41456860688                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  41456860688                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  41456860688                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.013356                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001513                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.013356                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001513                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 18197.008147                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18197.008147                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 18197.008147                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18197.008147                       # average overall mshr miss latency
system.cpu.icache.replacements                2392939                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1334589249                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    168298621                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1502887870                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       114971                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      2278224                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2393195                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  43735084688                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  43735084688                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1334704220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    170576845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1505281065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.013356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001590                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 19197.008147                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18274.768537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      2278224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2278224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  41456860688                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  41456860688                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.013356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001513                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 18197.008147                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18197.008147                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.643697                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1503982520                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2392939                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            628.508508                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   192.628863                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    62.014834                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.752456                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.242245                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3012955325                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3012955325                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    443879071                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    206242521                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        650121592                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    443879097                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    206243121                       # number of overall hits
system.cpu.dcache.overall_hits::total       650122218                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3029957                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3007355                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6037312                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3029961                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3007411                       # number of overall misses
system.cpu.dcache.overall_misses::total       6037372                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  80129312344                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  80129312344                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  80129312344                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  80129312344                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    446909028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    209249876                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    656158904                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    446909058                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    209250532                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    656159590                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006780                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.014372                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009201                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006780                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.014372                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009201                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26644.447478                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13272.349076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26643.951340                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13272.217174                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    154238368                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3007411                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.286096                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4549696                       # number of writebacks
system.cpu.dcache.writebacks::total           4549696                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3007355                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3007355                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3007411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3007411                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  77121957344                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  77121957344                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  77126240344                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  77126240344                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.014372                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004583                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.014372                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004583                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25644.447478                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25644.447478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25645.394109                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25645.394109                       # average overall mshr miss latency
system.cpu.dcache.replacements                6037116                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    295454816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    152183572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       447638388                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1601808                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2302140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3903948                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  66175341500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  66175341500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    297056624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    154485712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    451542336                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005392                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.014902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 28745.142129                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16950.876779                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2302140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2302140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  63873201500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  63873201500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 27745.142129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27745.142129                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    148424255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     54058949                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      202483204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1428149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       705215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2133364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  13953970844                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13953970844                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    149852404                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     54764164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    204616568                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009530                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19786.832163                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  6540.829809                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       705215                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       705215                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  13248755844                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13248755844                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012877                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18786.832163                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18786.832163                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           26                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          600                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           626                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           56                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           60                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          656                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          686                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.133333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.085366                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.087464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           56                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           56                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      4283000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4283000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.085366                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.081633                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 76482.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76482.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1329253349500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.997905                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           655760787                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6037116                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            108.621532                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   181.517163                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    74.480743                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.709051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.290940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1318356552                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1318356552                       # Number of data accesses

---------- End Simulation Statistics   ----------
