// Seed: 3237651694
module module_0 (
    input wire id_0,
    output wand id_1,
    output wor id_2,
    input wire id_3,
    output wand id_4,
    input tri0 id_5,
    output uwire id_6,
    input supply0 id_7
);
endmodule
module module_1 #(
    parameter id_2 = 32'd39,
    parameter id_3 = 32'd25,
    parameter id_5 = 32'd90
) (
    output wor id_0,
    input wand id_1,
    input tri0 _id_2,
    input wire _id_3,
    input supply1 id_4,
    input tri0 _id_5,
    input wire id_6,
    output uwire id_7
);
  assign id_0 = id_5 ? (-1'b0) : 1;
  logic id_9;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_1,
      id_0,
      id_6,
      id_7,
      id_6
  );
  logic [id_3  ==?  id_5 : id_2] id_10 = -1;
endmodule
