#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jun 17 12:00:25 2024
# Process ID: 610283
# Current directory: /home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_caravel_0_0_synth_1
# Command line: vivado -log design_1_caravel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_caravel_0_0.tcl
# Log file: /home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_caravel_0_0_synth_1/design_1_caravel_0_0.vds
# Journal file: /home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_caravel_0_0_synth_1/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 3393.628 MHz, CPU Physical cores: 4, Host memory: 12538 MB
#-----------------------------------------------------------
source design_1_caravel_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2862.484 ; gain = 0.023 ; free physical = 5595 ; free virtual = 7539
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_caravel_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 610333
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ccs_in_wait_coupled_v1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:41]
INFO: [Synth 8-9937] previous definition of design element 'ccs_in_wait_coupled_v1' is here [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:41]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ccs_out_wait_v1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:87]
INFO: [Synth 8-9937] previous definition of design element 'ccs_out_wait_v1' is here [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:133]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ccs_genreg_v1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15495]
INFO: [Synth 8-9937] previous definition of design element 'ccs_genreg_v1' is here [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:346]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ccs_fifo_wait_core_v5' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15810]
INFO: [Synth 8-9937] previous definition of design element 'ccs_fifo_wait_core_v5' is here [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:661]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ccs_pipe_v6' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15928]
INFO: [Synth 8-9937] previous definition of design element 'ccs_pipe_v6' is here [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:779]
WARNING: [Synth 8-9449] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v:166]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2862.484 ; gain = 0.000 ; free physical = 3921 ; free virtual = 5966
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_caravel_0_0' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/synth/design_1_caravel_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'caravel' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:77]
INFO: [Synth 8-6157] synthesizing module 'chip_io' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:59]
INFO: [Synth 8-6157] synthesizing module 'mprj_io' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:68]
INFO: [Synth 8-6157] synthesizing module 'boledu_io' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:124]
INFO: [Synth 8-6155] done synthesizing module 'boledu_io' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:124]
INFO: [Synth 8-6155] done synthesizing module 'mprj_io' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:68]
WARNING: [Synth 8-7071] port 'vdda' of module 'mprj_io' is unconnected for instance 'mprj_pads' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
WARNING: [Synth 8-7071] port 'vssa' of module 'mprj_io' is unconnected for instance 'mprj_pads' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
WARNING: [Synth 8-7071] port 'io_in_3v3' of module 'mprj_io' is unconnected for instance 'mprj_pads' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
WARNING: [Synth 8-7071] port 'analog_noesd_io' of module 'mprj_io' is unconnected for instance 'mprj_pads' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
WARNING: [Synth 8-7023] instance 'mprj_pads' of module 'mprj_io' has 33 connections declared, but only 29 given [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
INFO: [Synth 8-6155] done synthesizing module 'chip_io' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:59]
WARNING: [Synth 8-6104] Input port 'flash_io1' has an internal driver [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:371]
WARNING: [Synth 8-7071] port 'mprj_io_in' of module 'chip_io' is unconnected for instance 'padframe' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:360]
WARNING: [Synth 8-7023] instance 'padframe' of module 'chip_io' has 44 connections declared, but only 43 given [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:360]
INFO: [Synth 8-6157] synthesizing module 'mgmt_core_wrapper' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v:38]
INFO: [Synth 8-6157] synthesizing module 'mgmt_core' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:1888]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:6809]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:6825]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7136]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7181]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7204]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7216]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7228]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7261]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7273]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7410]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7422]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7434]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7482]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7537]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7579]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7591]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7632]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7673]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7714]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7755]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7796]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7837]
INFO: [Synth 8-6157] synthesizing module 'RAM256' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/vip/RAM256.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAM256' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/vip/RAM256.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM128' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/vip/RAM128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAM128' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/vip/RAM128.v:1]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:46]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4305]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4305]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:46]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_core' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_core_wrapper' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v:38]
INFO: [Synth 8-6157] synthesizing module 'user_project_wrapper' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:32]
INFO: [Synth 8-6157] synthesizing module 'FSIC' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v:21]
INFO: [Synth 8-6157] synthesizing module 'CFG_CTRL' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v:352]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v:461]
INFO: [Synth 8-6155] done synthesizing module 'CFG_CTRL' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'AXIL_AXIS' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv:7]
INFO: [Synth 8-6157] synthesizing module 'axilite_master' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'axilite_master' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv:9]
INFO: [Synth 8-6157] synthesizing module 'axilite_slave' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:104]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:167]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:185]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:237]
INFO: [Synth 8-6155] done synthesizing module 'axilite_slave' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:9]
INFO: [Synth 8-6157] synthesizing module 'axis_master' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:78]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'axis_master' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:9]
INFO: [Synth 8-6157] synthesizing module 'axis_slave' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:78]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'axis_slave' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:9]
INFO: [Synth 8-6157] synthesizing module 'axi_ctrl_logic' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:11]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:216]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:276]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:412]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:708]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:718]
INFO: [Synth 8-6155] done synthesizing module 'axi_ctrl_logic' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'AXIL_AXIS' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv:7]
INFO: [Synth 8-6157] synthesizing module 'AXIS_SW' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_SW' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v:23]
INFO: [Synth 8-6157] synthesizing module 'IO_SERDES' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v:34]
INFO: [Synth 8-6157] synthesizing module 'fsic_io_serdes_rx' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fsic_io_serdes_rx' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v:24]
INFO: [Synth 8-6157] synthesizing module 'fsic_coreclk_phase_cnt' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fsic_coreclk_phase_cnt' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IO_SERDES' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v:34]
INFO: [Synth 8-6157] synthesizing module 'LOGIC_ANLZ' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v:395]
INFO: [Synth 8-6157] synthesizing module 'sram' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sram' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v:22]
INFO: [Synth 8-6155] done synthesizing module 'LOGIC_ANLZ' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v:23]
INFO: [Synth 8-6157] synthesizing module 'USER_SUBSYS' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v:19]
INFO: [Synth 8-6157] synthesizing module 'AXIL_SLAV' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v:19]
INFO: [Synth 8-6155] done synthesizing module 'AXIL_SLAV' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v:19]
INFO: [Synth 8-6157] synthesizing module 'USER_PRJ0' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:9]
INFO: [Synth 8-226] default block is never used [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:177]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_Top' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5855]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_Top_struct' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5663]
INFO: [Synth 8-6157] synthesizing module 'ccs_pipe_v6' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15850]
INFO: [Synth 8-6157] synthesizing module 'ccs_fifo_wait_core_v5' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15537]
INFO: [Synth 8-6157] synthesizing module 'ccs_genreg_v1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15371]
INFO: [Synth 8-6155] done synthesizing module 'ccs_genreg_v1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15371]
INFO: [Synth 8-6157] synthesizing module 'ccs_genreg_v1__parameterized0' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15371]
INFO: [Synth 8-6155] done synthesizing module 'ccs_genreg_v1__parameterized0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15371]
INFO: [Synth 8-6157] synthesizing module 'ccs_genreg_v1__parameterized1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15371]
INFO: [Synth 8-6155] done synthesizing module 'ccs_genreg_v1__parameterized1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15371]
INFO: [Synth 8-6155] done synthesizing module 'ccs_fifo_wait_core_v5' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15537]
INFO: [Synth 8-6155] done synthesizing module 'ccs_pipe_v6' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15850]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5434]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_64_7_80_80_64_5_gen' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:831]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_64_7_80_80_64_5_gen' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:831]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_64_7_80_80_64_5_gen' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:798]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_64_7_80_80_64_5_gen' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:798]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2413]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_dat_in_rsci' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1903]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_wait_v1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_wait_v1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:63]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1171]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1171]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1098]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1098]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_dat_in_rsci' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1903]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_pix_out_rsci' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1841]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_wait_v1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_wait_v1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:63]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_ctrl' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1069]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_ctrl' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1069]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_dp' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1033]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_dp' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1033]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_pix_out_rsci' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1841]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_dy_rsci' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1779]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_wait_v1__parameterized0' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_wait_v1__parameterized0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:63]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1004]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1004]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:969]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:969]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_dy_rsci' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1779]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_wait_dp' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:950]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_wait_dp' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:950]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_staller' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:931]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_staller' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:931]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_run_fsm' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:865]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_run_fsm' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:865]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2413]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5434]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5540]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:3031]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_pix_in_rsci' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2094]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_wait_coupled_v1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_wait_coupled_v1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_pix_in_rsci_pix_in_wait_ctrl' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1415]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_pix_in_rsci_pix_in_wait_ctrl' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1415]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_pix_in_rsci' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2094]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_pix_out_rsci' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2032]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_wait_v1__parameterized1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_wait_v1__parameterized1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:63]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_ctrl' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1386]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_ctrl' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1386]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_dp' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1350]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_dp' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1350]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_pix_out_rsci' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2032]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_dx_rsci' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1970]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_wait_v1__parameterized2' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_wait_v1__parameterized2' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:63]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_dx_rsci_dx_wait_ctrl' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1321]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_dx_rsci_dx_wait_ctrl' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1321]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1286]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1286]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_dx_rsci' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1970]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_staller' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1267]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_staller' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1267]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_run_fsm' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1201]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_run_fsm' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1201]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:3031]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5540]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5586]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_v1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:187]
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_v1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:187]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_v1__parameterized0' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:187]
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_v1__parameterized0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:187]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:3525]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_dx_in_rsci' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2369]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_wait_coupled_v1__parameterized0' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_wait_coupled_v1__parameterized0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_ctrl' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1761]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_ctrl' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1761]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_dx_in_rsci' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2369]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_dy_in_rsci' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2325]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_wait_coupled_v1__parameterized1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_wait_coupled_v1__parameterized1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_ctrl' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1743]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_ctrl' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1743]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_dy_in_rsci' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2325]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_pix_in_rsci' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2260]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_wait_v1__parameterized0' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_wait_v1__parameterized0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:63]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_ctrl' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1714]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_ctrl' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1714]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1641]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1641]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_pix_in_rsci' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2260]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_dat_out_rsci' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2198]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_wait_v1__parameterized3' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_wait_v1__parameterized3' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:63]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_ctrl' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1612]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_ctrl' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1612]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_dp' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1576]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_dp' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1576]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_dat_out_rsci' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2198]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2168]
INFO: [Synth 8-6157] synthesizing module 'mgc_io_sync_v2' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:156]
INFO: [Synth 8-6155] done synthesizing module 'mgc_io_sync_v2' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:156]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj_crc32_pix_in_triosy_wait_ctrl' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1557]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj_crc32_pix_in_triosy_wait_ctrl' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1557]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2168]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2138]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj_crc32_dat_out_triosy_wait_ctrl' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1538]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj_crc32_dat_out_triosy_wait_ctrl' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1538]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2138]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_staller' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1500]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_staller' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1500]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_run_fsm' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1434]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_run_fsm' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1434]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:3525]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5586]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_Top_struct' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5663]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_Top' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5855]
INFO: [Synth 8-6157] synthesizing module 'SPRAM' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/spram.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SPRAM' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/spram.v:2]
INFO: [Synth 8-6155] done synthesizing module 'USER_PRJ0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:9]
INFO: [Synth 8-6157] synthesizing module 'USER_PRJ1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:7]
INFO: [Synth 8-6157] synthesizing module 'fir' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/fir.v:1]
INFO: [Synth 8-6157] synthesizing module 'multiplier_adder' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/multiplier_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_adder' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/multiplier_adder.v:1]
INFO: [Synth 8-226] default block is never used [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/fir.v:238]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/fir.v:1]
INFO: [Synth 8-6157] synthesizing module 'bram11' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/bram11.v:1]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bram11' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/bram11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'USER_PRJ1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ccs_genreg_v1__parameterized2' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15371]
INFO: [Synth 8-6155] done synthesizing module 'ccs_fifo_wait_core_v5__parameterized0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15537]
INFO: [Synth 8-6155] done synthesizing module 'ccs_pipe_v6__parameterized0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15850]
INFO: [Synth 8-6155] done synthesizing module 'ccs_fifo_wait_core_v5__parameterized1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15537]
INFO: [Synth 8-6155] done synthesizing module 'ccs_pipe_v6__parameterized1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v:15850]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'vccd1' of module 'FSIC' is unconnected for instance 'u_fsic' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:129]
WARNING: [Synth 8-7071] port 'vccd2' of module 'FSIC' is unconnected for instance 'u_fsic' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:129]
WARNING: [Synth 8-7071] port 'vssd1' of module 'FSIC' is unconnected for instance 'u_fsic' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:129]
WARNING: [Synth 8-7071] port 'vssd2' of module 'FSIC' is unconnected for instance 'u_fsic' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:129]
WARNING: [Synth 8-7023] instance 'u_fsic' of module 'FSIC' has 19 connections declared, but only 15 given [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:129]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v:714]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v:1152]
WARNING: [Synth 8-3848] Net io_in_3v3 in module/entity mprj_io does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:104]
WARNING: [Synth 8-3848] Net vddio_q in module/entity chip_io does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:122]
WARNING: [Synth 8-3848] Net vssio_q in module/entity chip_io does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:122]
WARNING: [Synth 8-3848] Net analog_a in module/entity chip_io does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:121]
WARNING: [Synth 8-3848] Net analog_b in module/entity chip_io does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:121]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4586]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4588]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4589]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4593]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2357]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2465]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2466]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2467]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3673]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3693]
WARNING: [Synth 8-6014] Unused sequential element HazardSimplePlugin_writeBackBuffer_payload_data_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3978]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3982]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3984]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1969]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1968]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1967]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_BYPASSABLE_EXECUTE_STAGE_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1988]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_BYPASSABLE_MEMORY_STAGE_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1957]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_BYPASSABLE_MEMORY_STAGE_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1991]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_MEMORY_STORE_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2036]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1974]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4203]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_firstCycle_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4221]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_secondCycle_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4225]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2096]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:92]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:490]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_tx_fifo_source_first_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:2869]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_tx_fifo_source_last_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:2870]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_rx_fifo_source_first_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:6905]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_rx_fifo_source_last_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:6906]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_scratch_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7200]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_bus_errors_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7201]
WARNING: [Synth 8-6014] Unused sequential element debug_mode_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7213]
WARNING: [Synth 8-6014] Unused sequential element debug_oeb_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7225]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_litespimmap_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7249]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_cs_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7253]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_phyconfig_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7257]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_status_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7258]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_litespisdrphycore_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7270]
WARNING: [Synth 8-6014] Unused sequential element gpio_mode1_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7297]
WARNING: [Synth 8-6014] Unused sequential element gpio_mode0_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7301]
WARNING: [Synth 8-6014] Unused sequential element gpio_ien_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7305]
WARNING: [Synth 8-6014] Unused sequential element gpio_oe_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7309]
WARNING: [Synth 8-6014] Unused sequential element gpio_in_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7310]
WARNING: [Synth 8-6014] Unused sequential element gpio_out_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7314]
WARNING: [Synth 8-6014] Unused sequential element la_ien_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7380]
WARNING: [Synth 8-6014] Unused sequential element la_oe_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7393]
WARNING: [Synth 8-6014] Unused sequential element la_in_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7394]
WARNING: [Synth 8-6014] Unused sequential element la_out_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7407]
WARNING: [Synth 8-6014] Unused sequential element mprj_wb_iena_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7419]
WARNING: [Synth 8-6014] Unused sequential element spi_enabled_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7431]
WARNING: [Synth 8-6014] Unused sequential element spi_master_status_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7462]
WARNING: [Synth 8-6014] Unused sequential element spi_master_mosi_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7466]
WARNING: [Synth 8-6014] Unused sequential element spi_master_miso_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7467]
WARNING: [Synth 8-6014] Unused sequential element spi_master_cs_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7471]
WARNING: [Synth 8-6014] Unused sequential element spi_master_loopback_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7475]
WARNING: [Synth 8-6014] Unused sequential element spimaster_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7479]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_load_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7512]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_reload_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7516]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_en_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7520]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_value_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7525]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_status_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7526]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_enable_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7534]
WARNING: [Synth 8-6014] Unused sequential element uart_txfull_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7564]
WARNING: [Synth 8-6014] Unused sequential element uart_rxempty_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7565]
WARNING: [Synth 8-6014] Unused sequential element uart_status_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7566]
WARNING: [Synth 8-6014] Unused sequential element uart_enable_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7574]
WARNING: [Synth 8-6014] Unused sequential element uart_txempty_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7575]
WARNING: [Synth 8-6014] Unused sequential element uart_rxfull_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7576]
WARNING: [Synth 8-6014] Unused sequential element uart_enabled_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7588]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_in_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7612]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_gpioin0_mode_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7616]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_gpioin0_edge_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7620]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_status_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7621]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_enable_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7629]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_in_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7653]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_gpioin1_mode_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7657]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_gpioin1_edge_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7661]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_status_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7662]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_enable_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7670]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_in_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7694]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_gpioin2_mode_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7698]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_gpioin2_edge_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7702]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_status_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7703]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_enable_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7711]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_in_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7735]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_gpioin3_mode_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7739]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_gpioin3_edge_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7743]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_status_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7744]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_enable_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7752]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_in_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7776]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_gpioin4_mode_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7780]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_gpioin4_edge_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7784]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_status_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7785]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_enable_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7793]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_in_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7817]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_gpioin5_mode_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7821]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_gpioin5_edge_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7825]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_status_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7826]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_enable_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7834]
WARNING: [Synth 8-6014] Unused sequential element user_irq_ena_re_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7846]
WARNING: [Synth 8-6014] Unused sequential element memdat_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:8398]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'litespi_tx_mux_source_payload_mask_reg' and it is trimmed from '8' to '1' bits. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:2187]
WARNING: [Synth 8-87] always_comb on 'wait_rd_data_back_reg' did not result in combinational logic [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:133]
WARNING: [Synth 8-7137] Register mem_reg in module AXIS_SW has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-3848] Net sm_tid in module/entity USER_PRJ0 does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:40]
WARNING: [Synth 8-3848] Net low__pri_irq in module/entity USER_PRJ0 does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:47]
WARNING: [Synth 8-3848] Net High_pri_req in module/entity USER_PRJ0 does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:48]
WARNING: [Synth 8-3848] Net la_data_o in module/entity USER_PRJ0 does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:49]
WARNING: [Synth 8-3848] Net sm_tid in module/entity USER_PRJ2 does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v:38]
WARNING: [Synth 8-3848] Net low__pri_irq in module/entity USER_PRJ2 does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v:45]
WARNING: [Synth 8-3848] Net High_pri_req in module/entity USER_PRJ2 does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v:46]
WARNING: [Synth 8-3848] Net la_data_o in module/entity USER_PRJ2 does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v:47]
WARNING: [Synth 8-3848] Net la_data_out in module/entity user_project_wrapper does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:59]
WARNING: [Synth 8-7137] Register wb_dat_o_reg in module housekeeping has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v:741]
WARNING: [Synth 8-7137] Register mgmt_ena_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:232]
WARNING: [Synth 8-7137] Register gpio_holdover_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:233]
WARNING: [Synth 8-7137] Register gpio_slow_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:234]
WARNING: [Synth 8-7137] Register gpio_vtrip_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:235]
WARNING: [Synth 8-7137] Register gpio_ib_mode_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:236]
WARNING: [Synth 8-7137] Register gpio_inenb_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:237]
WARNING: [Synth 8-7137] Register gpio_outenb_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:238]
WARNING: [Synth 8-7137] Register gpio_dm_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:239]
WARNING: [Synth 8-7137] Register gpio_ana_en_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:240]
WARNING: [Synth 8-7137] Register gpio_ana_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:241]
WARNING: [Synth 8-7137] Register gpio_ana_pol_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:242]
WARNING: [Synth 8-3848] Net mprj_vcc_pwrgood in module/entity caravel does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:460]
WARNING: [Synth 8-3848] Net mprj2_vcc_pwrgood in module/entity caravel does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:461]
WARNING: [Synth 8-3848] Net mprj_vdd_pwrgood in module/entity caravel does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:462]
WARNING: [Synth 8-3848] Net mprj2_vdd_pwrgood in module/entity caravel does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:463]
WARNING: [Synth 8-3848] Net porb_h_in_nc in module/entity caravel does not have driver. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:481]
WARNING: [Synth 8-7129] Port io_out[37] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[36] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[21] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[20] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[19] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[18] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[17] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[16] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[15] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[14] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[13] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[12] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[11] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[10] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[9] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[8] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[7] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[6] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[5] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[4] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[3] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[2] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[1] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[0] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_oeb[37] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[4] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[3] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[2] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[1] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[0] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[37] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[35] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[34] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[33] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[32] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[31] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[30] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[29] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[28] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[27] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[26] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[25] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[24] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[23] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[22] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[7] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[6] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[5] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[4] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[3] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[2] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[1] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[0] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port vccd1 in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port vccd2 in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port vssd1 in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port vssd2 in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_clock2 in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_clk in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reset_n in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_clk in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port uck2_rst_n in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_rst_n in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[4] in module FSIC_CLKRST is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[3] in module FSIC_CLKRST is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[2] in module FSIC_CLKRST is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[1] in module FSIC_CLKRST is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[0] in module FSIC_CLKRST is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_clk in module LA_MUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_clk in module LA_MUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reset_n in module LA_MUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_rst_n in module LA_MUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_clk in module IRQ_MUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reset_n in module IRQ_MUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_rst_n in module IRQ_MUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_0[2] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_0[1] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_0[0] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_1[2] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_1[1] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_1[0] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_2[2] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_2[1] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_2[0] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_3[2] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_3[1] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_3[0] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_clk in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reset_n in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_rst_n in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tuser[1] in module AXIS_SLAV is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tuser[0] in module AXIS_SLAV is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_clk in module AXIS_SLAV is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reset_n in module AXIS_SLAV is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_rst_n in module AXIS_SLAV is either unconnected or has no load
WARNING: [Synth 8-7129] Port awvalid in module USER_PRJ3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr[11] in module USER_PRJ3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr[10] in module USER_PRJ3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr[9] in module USER_PRJ3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr[8] in module USER_PRJ3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2963.484 ; gain = 101.000 ; free physical = 3567 ; free virtual = 5625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2981.297 ; gain = 118.812 ; free physical = 3558 ; free virtual = 5616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2981.297 ; gain = 118.812 ; free physical = 3558 ; free virtual = 5616
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2981.297 ; gain = 0.000 ; free physical = 3605 ; free virtual = 5663
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.031 ; gain = 0.000 ; free physical = 3622 ; free virtual = 5691
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3155.844 ; gain = 23.812 ; free physical = 3740 ; free virtual = 5809
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3155.844 ; gain = 293.359 ; free physical = 3950 ; free virtual = 6016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3155.844 ; gain = 293.359 ; free physical = 3935 ; free virtual = 6001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3159.762 ; gain = 297.277 ; free physical = 3924 ; free virtual = 5990
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1990]
INFO: [Synth 8-802] inferred FSM for state register 'switch_Fetcher_l362_reg' in module 'VexRiscv'
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_1_reg' and it is trimmed from '10' to '8' bits. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:8403]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_3_reg' and it is trimmed from '10' to '8' bits. [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:8420]
INFO: [Synth 8-802] inferred FSM for state register 'litespiphy_state_reg' in module 'mgmt_core'
INFO: [Synth 8-802] inferred FSM for state register 'spimaster_state_reg' in module 'mgmt_core'
INFO: [Synth 8-802] inferred FSM for state register 'grant_reg' in module 'mgmt_core'
INFO: [Synth 8-802] inferred FSM for state register 'f_axi_fsm_reg_reg' in module 'CFG_CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'm_axi_fsm_reg_reg' in module 'CFG_CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_state_reg' in module 'axilite_master'
INFO: [Synth 8-802] inferred FSM for state register 'axi_rd_state_reg' in module 'axilite_master'
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_state_reg' in module 'axilite_slave'
INFO: [Synth 8-802] inferred FSM for state register 'axi_rd_state_reg' in module 'axilite_slave'
INFO: [Synth 8-802] inferred FSM for state register 'axis_state_reg' in module 'axis_master'
INFO: [Synth 8-802] inferred FSM for state register 'axis_state_reg' in module 'axis_slave'
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg' in module 'axi_ctrl_logic'
INFO: [Synth 8-802] inferred FSM for state register 'ss_secnd_state_reg' in module 'axi_ctrl_logic'
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'axi_ctrl_logic'
INFO: [Synth 8-802] inferred FSM for state register 'axi_fsm_reg_reg' in module 'LOGIC_ANLZ'
INFO: [Synth 8-802] inferred FSM for state register 'pop_stm_reg' in module 'LOGIC_ANLZ'
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'EdgeDetect_VerDer_run_run_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'EdgeDetect_HorDer_run_run_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'EdgeDetect_MagAng_run_run_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir'
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'OpticalFlow_flow_calc_run_run_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'housekeeping_spi'
INFO: [Synth 8-802] inferred FSM for state register 'wbbd_state_reg' in module 'housekeeping'
INFO: [Synth 8-802] inferred FSM for state register 'xfer_state_reg' in module 'housekeeping'
INFO: [Synth 8-7082] The signal banks_0_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ways_0_tags_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'switch_Fetcher_l362_reg' using encoding 'sequential' in module 'VexRiscv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grant_reg' using encoding 'one-hot' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spimaster_state_reg' using encoding 'sequential' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'litespiphy_state_reg' using encoding 'sequential' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            axi_fsm_idle |                              000 |                              000
      axi_fsm_write_data |                              001 |                              011
  axi_fsm_write_complete |                              010 |                              100
       axi_fsm_read_data |                              011 |                              001
   axi_fsm_read_complete |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'm_axi_fsm_reg_reg' using encoding 'sequential' in module 'CFG_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            axi_fsm_idle |                              000 |                              000
      axi_fsm_write_data |                              001 |                              011
  axi_fsm_write_complete |                              010 |                              100
       axi_fsm_read_data |                              011 |                              001
   axi_fsm_read_complete |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'f_axi_fsm_reg_reg' using encoding 'sequential' in module 'CFG_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            WR_WAIT_ADDR |                              001 |                              000
           WR_WRITE_ADDR |                              010 |                              001
           WR_WRITE_DATA |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_state_reg' using encoding 'one-hot' in module 'axilite_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            RD_WAIT_ADDR |                               00 |                              000
            RD_READ_ADDR |                               01 |                              001
            RD_DRIVE_RDY |                               10 |                              010
            RD_READ_DATA |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_rd_state_reg' using encoding 'sequential' in module 'axilite_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            RD_WAIT_ADDR |                              001 |                              000
            RD_READ_ADDR |                              010 |                              001
            RD_READ_DATA |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_rd_state_reg' using encoding 'one-hot' in module 'axilite_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            WR_WAIT_ADDR |                               00 |                              000
           WR_WRITE_ADDR |                               01 |                              001
           WR_WRITE_DATA |                               10 |                              010
        WR_WRITE_WAIT_BK |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_state_reg' using encoding 'sequential' in module 'axilite_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       AXIS_WAIT_BACKEND |                              001 |                              000
          AXIS_SEND_DATA |                              010 |                              001
        AXIS_SEND_BK_RDY |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axis_state_reg' using encoding 'one-hot' in module 'axis_master'
WARNING: [Synth 8-327] inferring latch for variable 'bk_ready_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:99]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      AXIS_WAIT_FRONTEND |                              001 |                              000
       AXIS_WAIT_BACKEND |                              010 |                              001
        AXIS_SEND_TREADY |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axis_state_reg' using encoding 'one-hot' in module 'axis_slave'
WARNING: [Synth 8-327] inferring latch for variable 'axis_tready_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:96]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           AXI_WAIT_DATA |                              000 |                              000
          AXI_FETCH_DATA |                              001 |                              001
         AXI_DECIDE_DEST |                              010 |                              010
           AXI_MOVE_DATA |                              011 |                              011
            AXI_TRIG_INT |                              100 |                              101
          AXI_SEND_BKEND |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'sequential' in module 'axi_ctrl_logic'
WARNING: [Synth 8-327] inferring latch for variable 'aa_index_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:364]
WARNING: [Synth 8-327] inferring latch for variable 'do_nothing_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:368]
WARNING: [Synth 8-327] inferring latch for variable 'trig_sm_rd_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:400]
WARNING: [Synth 8-327] inferring latch for variable 'trig_lm_wr_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:432]
WARNING: [Synth 8-327] inferring latch for variable 'trig_lm_rd_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:443]
WARNING: [Synth 8-327] inferring latch for variable 'trig_sm_wr_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:356]
WARNING: [Synth 8-327] inferring latch for variable 'rd_mb_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'wr_aa_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'rd_aa_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'rd_unsupp_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'rd_ss_complete_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'wr_mb_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'wait_rd_data_back_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:133]
WARNING: [Synth 8-327] inferring latch for variable 'trig_int_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:426]
WARNING: [Synth 8-327] inferring latch for variable 'addr_ss_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:419]
WARNING: [Synth 8-327] inferring latch for variable 'data_ss_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:420]
WARNING: [Synth 8-327] inferring latch for variable 'wstrb_ss_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:418]
WARNING: [Synth 8-327] inferring latch for variable 'mb_index_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:358]
WARNING: [Synth 8-327] inferring latch for variable 'bk_sm_valid_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:278]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       SM_WAIT_SEND_DATA |                              001 |                              000
         SM_SEND_BK_DATA |                              010 |                              001
       SM_SEND_DATA_DONE |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'one-hot' in module 'axi_ctrl_logic'
WARNING: [Synth 8-327] inferring latch for variable 'set_bk_ss_ready_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:219]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       SS_WAIT_GET_SECND |                               00 |                              000
           SS_SEND_BKRDY |                               01 |                              001
           SS_WAIT_BKVLD |                               10 |                              010
           SS_SECND_DATA |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ss_secnd_state_reg' using encoding 'sequential' in module 'axi_ctrl_logic'
WARNING: [Synth 8-327] inferring latch for variable 'secnd_data_ss_valid_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:218]
WARNING: [Synth 8-327] inferring latch for variable 'secnd_data_ss_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:226]
WARNING: [Synth 8-327] inferring latch for variable 'get_secnd_data_ss_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:414]
WARNING: [Synth 8-327] inferring latch for variable 'secnd_data_done_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:415]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            axi_fsm_idle |                              000 |                              000
       axi_fsm_read_data |                              001 |                              001
   axi_fsm_read_complete |                              010 |                              010
      axi_fsm_write_data |                              011 |                              011
  axi_fsm_write_complete |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_fsm_reg_reg' using encoding 'sequential' in module 'LOGIC_ANLZ'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pop_stm_reg' using encoding 'sequential' in module 'LOGIC_ANLZ'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                VROW_C_0 |                               01 |                               01
                main_C_1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'sequential' in module 'EdgeDetect_VerDer_run_run_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                HROW_C_0 |                               01 |                               01
                main_C_1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'sequential' in module 'EdgeDetect_HorDer_run_run_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                MROW_C_0 |                               01 |                               01
                main_C_1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'sequential' in module 'EdgeDetect_MagAng_run_run_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/fir.v:211]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/fir.v:211]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              BRAM_RESET |                              001 |                              001
           AXI_Lite_WAIT |                              010 |                              010
          AXI_Lite_WRITE |                              011 |                              011
           AXI_Lite_READ |                              100 |                              100
                  DO_FIR |                              101 |                              101
            FIR_LAST_ONE |                              110 |                              111
             FIR_WAIT_SM |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/fir.v:211]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |               000000000000000001 |                            00000
*
    Flow_calc_COLUMN_C_0 |               000000000000000010 |                            00001
    Flow_calc_COLUMN_C_1 |               000000000000000100 |                            00010
    Flow_calc_COLUMN_C_2 |               000000000000001000 |                            00011
    Flow_calc_COLUMN_C_3 |               000000000000010000 |                            00100
    Flow_calc_COLUMN_C_4 |               000000000000100000 |                            00101
    Flow_calc_COLUMN_C_5 |               000000000001000000 |                            00110
    Flow_calc_COLUMN_C_6 |               000000000010000000 |                            00111
    Flow_calc_COLUMN_C_7 |               000000000100000000 |                            01000
    Flow_calc_COLUMN_C_8 |               000000001000000000 |                            01001
    Flow_calc_COLUMN_C_9 |               000000010000000000 |                            01010
   Flow_calc_COLUMN_C_10 |               000000100000000000 |                            01011
   Flow_calc_COLUMN_C_11 |               000001000000000000 |                            01100
   Flow_calc_COLUMN_C_12 |               000010000000000000 |                            01101
   Flow_calc_COLUMN_C_13 |               000100000000000000 |                            01110
   Flow_calc_COLUMN_C_14 |               001000000000000000 |                            01111
       Flow_calc_ROW_C_0 |               010000000000000000 |                            10000
                main_C_1 |               100000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'one-hot' in module 'OpticalFlow_flow_calc_run_run_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              000
                 iSTATE1 |                            00010 |                              101
                 iSTATE3 |                            00100 |                              100
                 iSTATE2 |                            01000 |                              001
                  iSTATE |                            10000 |                              010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'housekeeping_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xfer_state_reg' using encoding 'sequential' in module 'housekeeping'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                       0000000001 |                             0000
                 iSTATE2 |                       0000000010 |                             0001
                 iSTATE1 |                       0000000100 |                             0010
                  iSTATE |                       0000001000 |                             0011
                 iSTATE0 |                       0000010000 |                             0100
                 iSTATE8 |                       0000100000 |                             0101
                 iSTATE6 |                       0001000000 |                             0110
                 iSTATE5 |                       0010000000 |                             0111
                 iSTATE7 |                       0100000000 |                             1000
                 iSTATE4 |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbbd_state_reg' using encoding 'one-hot' in module 'housekeeping'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:46 . Memory (MB): peak = 3159.762 ; gain = 297.277 ; free physical = 922 ; free virtual = 2606
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_0' (gpio_defaults_block) to 'inst/gpio_defaults_block_1'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_4'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_5'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_6'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_7'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_8'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_9'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_10'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_11'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_12'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_13'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_14'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_15'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_16'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_17'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_18'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_19'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_20'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_21'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_22'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_23'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_24'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_25'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_26'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_27'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_28'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_29'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_30'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_31'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_32'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_33'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_34'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_35'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_36'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_37'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   95 Bit       Adders := 12    
	   2 Input   95 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 6     
	   3 Input   64 Bit       Adders := 1     
	   4 Input   63 Bit       Adders := 6     
	   2 Input   63 Bit       Adders := 7     
	   2 Input   62 Bit       Adders := 6     
	   2 Input   61 Bit       Adders := 6     
	   3 Input   38 Bit       Adders := 2     
	   2 Input   38 Bit       Adders := 1     
	   2 Input   35 Bit       Adders := 3     
	   2 Input   33 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 8     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 16    
	   3 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 13    
	   2 Input   10 Bit       Adders := 16    
	   3 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 26    
	   5 Input    9 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 13    
	  11 Input    9 Bit       Adders := 1     
	   7 Input    9 Bit       Adders := 1     
	   9 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 23    
	   3 Input    8 Bit       Adders := 6     
	   5 Input    8 Bit       Adders := 1     
	   4 Input    7 Bit       Adders := 2     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 4     
	   4 Input    6 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 10    
	   3 Input    6 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 15    
	   3 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 30    
	   2 Input    3 Bit       Adders := 41    
	   2 Input    2 Bit       Adders := 28    
	   4 Input    1 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 829   
	   9 Input      1 Bit         XORs := 12    
	   7 Input      1 Bit         XORs := 23    
	   3 Input      1 Bit         XORs := 18    
	   8 Input      1 Bit         XORs := 15    
	   6 Input      1 Bit         XORs := 8     
	  10 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 3     
+---Registers : 
	              768 Bit    Registers := 3     
	              384 Bit    Registers := 5     
	               96 Bit    Registers := 1     
	               95 Bit    Registers := 15    
	               94 Bit    Registers := 24    
	               93 Bit    Registers := 12    
	               64 Bit    Registers := 107   
	               63 Bit    Registers := 6     
	               62 Bit    Registers := 12    
	               61 Bit    Registers := 18    
	               60 Bit    Registers := 24    
	               59 Bit    Registers := 6     
	               58 Bit    Registers := 6     
	               50 Bit    Registers := 16    
	               38 Bit    Registers := 6     
	               37 Bit    Registers := 3     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 247   
	               30 Bit    Registers := 4     
	               28 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 78    
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 46    
	                8 Bit    Registers := 62    
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 29    
	                4 Bit    Registers := 77    
	                3 Bit    Registers := 99    
	                2 Bit    Registers := 49    
	                1 Bit    Registers := 1500  
+---Multipliers : 
	              31x64  Multipliers := 24    
	              30x64  Multipliers := 12    
	              32x32  Multipliers := 8     
	              31x32  Multipliers := 6     
	              30x32  Multipliers := 12    
	              29x32  Multipliers := 24    
	               9x30  Multipliers := 3     
+---RAMs : 
	             384K Bit	(512 X 768 bit)          RAMs := 2     
	              32K Bit	(512 X 64 bit)          RAMs := 20    
	               8K Bit	(512 X 16 bit)          RAMs := 2     
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	               5K Bit	(80 X 64 bit)          RAMs := 2     
	               4K Bit	(128 X 32 bit)          RAMs := 2     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
	              512 Bit	(16 X 32 bit)          RAMs := 1     
	              352 Bit	(11 X 32 bit)          RAMs := 2     
	              160 Bit	(16 X 10 bit)          RAMs := 2     
	               56 Bit	(2 X 28 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  768 Bit        Muxes := 3     
	   2 Input  384 Bit        Muxes := 19    
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   95 Bit        Muxes := 15    
	   2 Input   94 Bit        Muxes := 24    
	   2 Input   93 Bit        Muxes := 12    
	   2 Input   64 Bit        Muxes := 131   
	   2 Input   63 Bit        Muxes := 6     
	   2 Input   62 Bit        Muxes := 12    
	   2 Input   61 Bit        Muxes := 18    
	   2 Input   60 Bit        Muxes := 24    
	   2 Input   58 Bit        Muxes := 6     
	   2 Input   38 Bit        Muxes := 6     
	   6 Input   38 Bit        Muxes := 1     
	  97 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 3     
	   2 Input   36 Bit        Muxes := 4     
	   2 Input   35 Bit        Muxes := 4     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 428   
	   3 Input   32 Bit        Muxes := 20    
	   5 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 25    
	   8 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 5     
	   9 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 1     
	  98 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 3     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 3     
	  97 Input   24 Bit        Muxes := 1     
	  18 Input   18 Bit        Muxes := 1     
	  21 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   5 Input   15 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	  98 Input   13 Bit        Muxes := 38    
	   4 Input   13 Bit        Muxes := 2     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 8     
	   3 Input   12 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 1     
	   8 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 25    
	   2 Input   10 Bit        Muxes := 7     
	   2 Input    9 Bit        Muxes := 65    
	   4 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 188   
	   3 Input    8 Bit        Muxes := 3     
	   7 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 9     
	   5 Input    7 Bit        Muxes := 1     
	 113 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 12    
	   3 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   9 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 15    
	   4 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 42    
	   4 Input    4 Bit        Muxes := 5     
	   8 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 243   
	   3 Input    3 Bit        Muxes := 13    
	   8 Input    3 Bit        Muxes := 1     
	  24 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 8     
	   6 Input    3 Bit        Muxes := 17    
	   9 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	  97 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 38    
	   5 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1609  
	   4 Input    1 Bit        Muxes := 81    
	   3 Input    1 Bit        Muxes := 47    
	   6 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 14    
	   5 Input    1 Bit        Muxes := 55    
	   7 Input    1 Bit        Muxes := 12    
	   9 Input    1 Bit        Muxes := 9     
	  97 Input    1 Bit        Muxes := 10    
	  98 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
