// Seed: 3604319106
module module_0 ();
  assign id_1 = id_1;
  assign id_1 = 1'b0;
  wand id_3;
  id_4(
      id_2, 1, id_1, id_2, id_1
  );
  initial if (id_2 - id_1);
  tri1 id_5, id_6;
  assign id_6 = id_6;
  tri0 id_7, id_8;
  assign id_8.id_5.id_5 = 1'b0;
  always_comb if (1) if (1);
  wire id_9;
  id_10(
      1'd0
  );
  tri  id_11 = id_8;
  wire id_12;
  assign id_5 = 1;
  wire id_13;
  assign module_1.type_8 = 0;
  initial $display(id_3, id_6, id_9);
  tri0 id_14, id_15;
  wire id_16 = 1'd0;
  id_17 :
  assert property (@(posedge id_15) 1) id_7 = id_17;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = {id_2{id_2}};
  reg id_7;
  initial begin : LABEL_0
    begin : LABEL_0
      id_7 <= id_7;
    end
  end
  assign id_3 = id_5;
  assign id_1 = 1'b0;
  module_0 modCall_1 ();
endmodule
