{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701699772105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701699772106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 11:22:51 2023 " "Processing started: Mon Dec  4 11:22:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701699772106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699772106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off painel_controle -c painel_controle " "Command: quartus_map --read_settings_files=on --write_settings_files=off painel_controle -c painel_controle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699772107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701699773002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701699773002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "same_code.v 1 1 " "Found 1 design units, including 1 entities, in source file same_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 same_code " "Found entity 1: same_code" {  } { { "same_code.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/same_code.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701699791450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699791450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701699791464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699791464 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "priority func2.v(3) " "Verilog HDL Declaration warning at func2.v(3): \"priority\" is SystemVerilog-2005 keyword" {  } { { "func2.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/func2.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1701699791483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "func2.v 1 1 " "Found 1 design units, including 1 entities, in source file func2.v" { { "Info" "ISGN_ENTITY_NAME" "1 func2 " "Found entity 1: func2" {  } { { "func2.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/func2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701699791484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699791484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701699791488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699791488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valid_user_func.v 1 1 " "Found 1 design units, including 1 entities, in source file valid_user_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 valid_user_func " "Found entity 1: valid_user_func" {  } { { "valid_user_func.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/valid_user_func.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701699791507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699791507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "same_user.v 1 1 " "Found 1 design units, including 1 entities, in source file same_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 same_user " "Found entity 1: same_user" {  } { { "same_user.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/same_user.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701699791526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699791526 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "priority priority_iex.v(3) " "Verilog HDL Declaration warning at priority_iex.v(3): \"priority\" is SystemVerilog-2005 keyword" {  } { { "priority_iex.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/priority_iex.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1701699791543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_iex.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_iex.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_iex " "Found entity 1: priority_iex" {  } { { "priority_iex.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/priority_iex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701699791544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699791544 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "priority priority.v(3) " "Verilog HDL Declaration warning at priority.v(3): \"priority\" is SystemVerilog-2005 keyword" {  } { { "priority.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/priority.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1701699791560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority.v 1 1 " "Found 1 design units, including 1 entities, in source file priority.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority " "Found entity 1: priority" {  } { { "priority.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/priority.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701699791561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699791561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_iex.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_iex.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_iex " "Found entity 1: matriz_iex" {  } { { "matriz_iex.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/matriz_iex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701699791578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699791578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds_iex.v 1 1 " "Found 1 design units, including 1 entities, in source file leds_iex.v" { { "Info" "ISGN_ENTITY_NAME" "1 leds_iex " "Found entity 1: leds_iex" {  } { { "leds_iex.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/leds_iex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701699791593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699791593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iex_is1.v 1 1 " "Found 1 design units, including 1 entities, in source file iex_is1.v" { { "Info" "ISGN_ENTITY_NAME" "1 iex_is1 " "Found entity 1: iex_is1" {  } { { "iex_is1.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/iex_is1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701699791611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699791611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferif_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bufferif_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferif_3bit " "Found entity 1: bufferif_3bit" {  } { { "bufferif_3bit.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/bufferif_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701699791624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699791624 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "auto.v " "Can't analyze file -- file auto.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701699791633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painel_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file painel_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 painel_controle " "Found entity 1: painel_controle" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701699791638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699791638 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "func_2.v " "Can't analyze file -- file func_2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701699791647 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "display_decoder.v " "Can't analyze file -- file display_decoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701699791656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notControl_w mux2_1.v(9) " "Verilog HDL Implicit Net warning at mux2_1.v(9): created implicit net for \"notControl_w\"" {  } { { "mux2_1.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/mux2_1.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_func_ie1_1_w func2.v(7) " "Verilog HDL Implicit Net warning at func2.v(7): created implicit net for \"not_func_ie1_1_w\"" {  } { { "func2.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/func2.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_func_ie2_1_w func2.v(8) " "Verilog HDL Implicit Net warning at func2.v(8): created implicit net for \"not_func_ie2_1_w\"" {  } { { "func2.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/func2.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "func2_ie1_w func2.v(14) " "Verilog HDL Implicit Net warning at func2.v(14): created implicit net for \"func2_ie1_w\"" {  } { { "func2.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/func2.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "func2_ie2_w func2.v(16) " "Verilog HDL Implicit Net warning at func2.v(16): created implicit net for \"func2_ie2_w\"" {  } { { "func2.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/func2.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_priority func2.v(20) " "Verilog HDL Implicit Net warning at func2.v(20): created implicit net for \"not_priority\"" {  } { { "func2.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/func2.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_1_w func2.v(29) " "Verilog HDL Implicit Net warning at func2.v(29): created implicit net for \"nor_1_w\"" {  } { { "func2.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/func2.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_use_priority_w priority_iex.v(9) " "Verilog HDL Implicit Net warning at priority_iex.v(9): created implicit net for \"not_use_priority_w\"" {  } { { "priority_iex.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/priority_iex.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid_user_func_ie1_w painel_controle.v(49) " "Verilog HDL Implicit Net warning at painel_controle.v(49): created implicit net for \"valid_user_func_ie1_w\"" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid_user_func_ie2_w painel_controle.v(54) " "Verilog HDL Implicit Net warning at painel_controle.v(54): created implicit net for \"valid_user_func_ie2_w\"" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "same_user_w painel_controle.v(169) " "Verilog HDL Implicit Net warning at painel_controle.v(169): created implicit net for \"same_user_w\"" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_same_user_w painel_controle.v(173) " "Verilog HDL Implicit Net warning at painel_controle.v(173): created implicit net for \"not_same_user_w\"" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "same_func_w painel_controle.v(176) " "Verilog HDL Implicit Net warning at painel_controle.v(176): created implicit net for \"same_func_w\"" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "priority_w painel_controle.v(181) " "Verilog HDL Implicit Net warning at painel_controle.v(181): created implicit net for \"priority_w\"" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "use_priority_w painel_controle.v(229) " "Verilog HDL Implicit Net warning at painel_controle.v(229): created implicit net for \"use_priority_w\"" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ie1_is1_w painel_controle.v(277) " "Verilog HDL Implicit Net warning at painel_controle.v(277): created implicit net for \"ie1_is1_w\"" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ie2_is1_w painel_controle.v(281) " "Verilog HDL Implicit Net warning at painel_controle.v(281): created implicit net for \"ie2_is1_w\"" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ie1_is2_w painel_controle.v(286) " "Verilog HDL Implicit Net warning at painel_controle.v(286): created implicit net for \"ie1_is2_w\"" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ie2_is2_w painel_controle.v(288) " "Verilog HDL Implicit Net warning at painel_controle.v(288): created implicit net for \"ie2_is2_w\"" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 288 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux_control_w painel_controle.v(403) " "Verilog HDL Implicit Net warning at painel_controle.v(403): created implicit net for \"mux_control_w\"" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791659 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "painel_controle " "Elaborating entity \"painel_controle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701699791777 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "low_out_w 0 painel_controle.v(13) " "Net \"low_out_w\" at painel_controle.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701699791787 "|painel_controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valid_user_func valid_user_func:valid_user_func_ie1 " "Elaborating entity \"valid_user_func\" for hierarchy \"valid_user_func:valid_user_func_ie1\"" {  } { { "painel_controle.v" "valid_user_func_ie1" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferif_3bit bufferif_3bit:bufif_ie1_user " "Elaborating entity \"bufferif_3bit\" for hierarchy \"bufferif_3bit:bufif_ie1_user\"" {  } { { "painel_controle.v" "bufif_ie1_user" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "same_code same_code:same_user_1 " "Elaborating entity \"same_code\" for hierarchy \"same_code:same_user_1\"" {  } { { "painel_controle.v" "same_user_1" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority priority:priority_1 " "Elaborating entity \"priority\" for hierarchy \"priority:priority_1\"" {  } { { "painel_controle.v" "priority_1" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_iex priority_iex:priority_iex_1 " "Elaborating entity \"priority_iex\" for hierarchy \"priority_iex:priority_iex_1\"" {  } { { "painel_controle.v" "priority_iex_1" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iex_is1 iex_is1:ie1_is1 " "Elaborating entity \"iex_is1\" for hierarchy \"iex_is1:ie1_is1\"" {  } { { "painel_controle.v" "ie1_is1" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_iex matriz_iex:matriz_ie1 " "Elaborating entity \"matriz_iex\" for hierarchy \"matriz_iex:matriz_ie1\"" {  } { { "painel_controle.v" "matriz_ie1" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699791981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds_iex leds_iex:leds_ie1 " "Elaborating entity \"leds_iex\" for hierarchy \"leds_iex:leds_ie1\"" {  } { { "painel_controle.v" "leds_ie1" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699792004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "func2 func2:func2_1 " "Elaborating entity \"func2\" for hierarchy \"func2:func2_1\"" {  } { { "painel_controle.v" "func2_1" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699792027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:mux2_1_display " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:mux2_1_display\"" {  } { { "painel_controle.v" "mux2_1_display" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699792049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display_1 " "Elaborating entity \"display\" for hierarchy \"display:display_1\"" {  } { { "painel_controle.v" "display_1" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701699792076 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701699792281 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701699792281 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "high_out\[0\] VCC " "Pin \"high_out\[0\]\" is stuck at VCC" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701699792793 "|painel_controle|high_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "high_out\[1\] VCC " "Pin \"high_out\[1\]\" is stuck at VCC" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701699792793 "|painel_controle|high_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "high_out\[2\] VCC " "Pin \"high_out\[2\]\" is stuck at VCC" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701699792793 "|painel_controle|high_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "high_out\[3\] VCC " "Pin \"high_out\[3\]\" is stuck at VCC" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701699792793 "|painel_controle|high_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "high_out\[4\] VCC " "Pin \"high_out\[4\]\" is stuck at VCC" {  } { { "painel_controle.v" "" { Text "C:/CD/CD_PBL_1/PBL_CD/painel_controle.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701699792793 "|painel_controle|high_out[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701699792793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701699793155 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701699793155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701699793155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701699793155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701699793340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 11:23:13 2023 " "Processing ended: Mon Dec  4 11:23:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701699793340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701699793340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701699793340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701699793340 ""}
