{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747235211769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747235211769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 12:06:51 2025 " "Processing started: Wed May 14 12:06:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747235211769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1747235211769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atividade1 -c atividade1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off atividade1 -c atividade1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1747235211769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1747235212241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1747235212241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec24-decodificador " "Found design unit 1: dec24-decodificador" {  } { { "dec24.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab10_2/dec24.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747235220872 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec24 " "Found entity 1: dec24" {  } { { "dec24.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab10_2/dec24.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747235220872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747235220872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg " "Found design unit 1: pkg" {  } { { "pkg.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab10_2/pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747235220873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747235220873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec416.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec416.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec416-decodifica " "Found design unit 1: dec416-decodifica" {  } { { "dec416.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab10_2/dec416.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747235220875 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec416 " "Found entity 1: dec416" {  } { { "dec416.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab10_2/dec416.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747235220875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747235220875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paquote.vhd 1 0 " "Found 1 design units, including 0 entities, in source file paquote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paquote " "Found design unit 1: paquote" {  } { { "paquote.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab10_2/paquote.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747235220876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747235220876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atividade1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atividade1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atividade1-decnaplaca " "Found design unit 1: atividade1-decnaplaca" {  } { { "atividade1.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab10_2/atividade1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747235220877 ""} { "Info" "ISGN_ENTITY_NAME" "1 atividade1 " "Found entity 1: atividade1" {  } { { "atividade1.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab10_2/atividade1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747235220877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747235220877 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "pacote work atividade1.vhd(3) " "VHDL Use Clause error at atividade1.vhd(3): design library \"work\" does not contain primary unit \"pacote\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "atividade1.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab10_2/atividade1.vhd" 3 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Design Software" 0 -1 1747235220877 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "atividade1.vhd(3) " "VHDL error at atividade1.vhd(3): selected name in use clause is not an expanded name" {  } { { "atividade1.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab10_2/atividade1.vhd" 3 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Design Software" 0 -1 1747235220884 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747235220985 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 14 12:07:00 2025 " "Processing ended: Wed May 14 12:07:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747235220985 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747235220985 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747235220985 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1747235220985 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 1  " "Quartus Prime Flow was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1747235221622 ""}
