# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do and_gate_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/ernan/OneDrive/Área de Trabalho/vhdl/and_gate/and_gate.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Compiling entity and_gate
# -- Compiling architecture main of and_gate
# 
vsim -voptargs=+acc work.and_gate
# vsim -voptargs=+acc work.and_gate 
# Loading std.standard
# Loading work.and_gate(main)
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/and_gate/a
wave create -driver freeze -pattern clock -initialvalue 0 -period 200ns -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/and_gate/b
add wave -position insertpoint  \
sim:/and_gate/s
run
restart
run
wave editwrite -file {C:/Users/ernan/OneDrive/Área de Trabalho/vhdl/and_gate/simulation/modelsim/wave.do}
# Cannot open file
