"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[7799],{192:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>i,contentTitle:()=>s,default:()=>l,frontMatter:()=>n,metadata:()=>c,toc:()=>u});const c=JSON.parse('{"id":"Project/project-mcu-datalogger/fix-2layer-pcb-bugs","title":"Fix the Bugs in the 2 Layer PCB","description":"","source":"@site/docs/Project/02_project-mcu-datalogger/fix-2layer-pcb-bugs.md","sourceDirName":"Project/02_project-mcu-datalogger","slug":"/Project/project-mcu-datalogger/fix-2layer-pcb-bugs","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/fix-2layer-pcb-bugs","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/Project/02_project-mcu-datalogger/fix-2layer-pcb-bugs.md","tags":[],"version":"current","frontMatter":{},"sidebar":"ProjectsSidebar","previous":{"title":"Schema 6 - Electrical Rules Check","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/erc"},"next":{"title":"Fix the Bugs in the 4 Layer PCB","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/fix-4layer-pcb-bugs"}}');var o=r(4848),a=r(8453);const n={},s="Fix the Bugs in the 2 Layer PCB",i={},u=[];function d(e){const t={h1:"h1",header:"header",...(0,a.R)(),...e.components};return(0,o.jsx)(t.header,{children:(0,o.jsx)(t.h1,{id:"fix-the-bugs-in-the-2-layer-pcb",children:"Fix the Bugs in the 2 Layer PCB"})})}function l(e={}){const{wrapper:t}={...(0,a.R)(),...e.components};return t?(0,o.jsx)(t,{...e,children:(0,o.jsx)(d,{...e})}):d(e)}},8453:(e,t,r)=>{r.d(t,{R:()=>n,x:()=>s});var c=r(6540);const o={},a=c.createContext(o);function n(e){const t=c.useContext(a);return c.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function s(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(o):e.components||o:n(e.components),c.createElement(a.Provider,{value:t},e.children)}}}]);