

================================================================
== Vitis HLS Report for 'prefixsum'
================================================================
* Date:           Sun Sep  5 15:01:57 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        data_forward_prefixsum_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  132|  132|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |      128|      128|         3|          1|          1|   127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     67|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    108|    -|
|Register         |        -|    -|      97|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      97|    175|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_108_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln12_fu_119_p2   |         +|   0|  0|  39|          32|          32|
    |icmp_ln10_fu_102_p2  |      icmp|   0|  0|  11|           8|           9|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  67|          49|          44|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |  14|          3|    1|          3|
    |i_reg_81                 |   9|          2|    8|         16|
    |in_r_address0            |  14|          3|    7|         21|
    |out_r_address0           |  14|          3|    7|         21|
    |out_r_d0                 |  14|          3|   32|         96|
    |store_forwarded_reg_92   |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         23|   89|        228|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_reg_81                         |   8|   0|    8|          0|
    |icmp_ln10_reg_135                |   1|   0|    1|          0|
    |icmp_ln10_reg_135_pp0_iter1_reg  |   1|   0|    1|          0|
    |in_load_1_reg_154                |  32|   0|   32|          0|
    |store_forwarded_reg_92           |  32|   0|   32|          0|
    |zext_ln10_reg_144                |   8|   0|   64|         56|
    |zext_ln10_reg_144_pp0_iter1_reg  |   8|   0|   64|         56|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  97|   0|  209|        112|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|     prefixsum|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|     prefixsum|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|     prefixsum|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|     prefixsum|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|     prefixsum|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|     prefixsum|  return value|
|in_r_address0   |  out|    7|   ap_memory|          in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0         |   in|   32|   ap_memory|          in_r|         array|
|out_r_address0  |  out|    7|   ap_memory|         out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0        |  out|   32|   ap_memory|         out_r|         array|
+----------------+-----+-----+------------+--------------+--------------+

