<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/processor/isa_mods/vector.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>vector.rs - source</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../../rsim/index.html'><div class='logo-container rust-logo'><img src='../../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../../../settings.html"><img src="../../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
<span id="761">761</span>
<span id="762">762</span>
<span id="763">763</span>
<span id="764">764</span>
<span id="765">765</span>
<span id="766">766</span>
<span id="767">767</span>
<span id="768">768</span>
<span id="769">769</span>
<span id="770">770</span>
<span id="771">771</span>
<span id="772">772</span>
<span id="773">773</span>
<span id="774">774</span>
<span id="775">775</span>
<span id="776">776</span>
<span id="777">777</span>
<span id="778">778</span>
<span id="779">779</span>
<span id="780">780</span>
<span id="781">781</span>
<span id="782">782</span>
<span id="783">783</span>
<span id="784">784</span>
<span id="785">785</span>
<span id="786">786</span>
<span id="787">787</span>
<span id="788">788</span>
<span id="789">789</span>
<span id="790">790</span>
<span id="791">791</span>
<span id="792">792</span>
<span id="793">793</span>
<span id="794">794</span>
<span id="795">795</span>
<span id="796">796</span>
<span id="797">797</span>
<span id="798">798</span>
<span id="799">799</span>
<span id="800">800</span>
<span id="801">801</span>
<span id="802">802</span>
<span id="803">803</span>
<span id="804">804</span>
<span id="805">805</span>
<span id="806">806</span>
<span id="807">807</span>
<span id="808">808</span>
<span id="809">809</span>
<span id="810">810</span>
<span id="811">811</span>
<span id="812">812</span>
<span id="813">813</span>
<span id="814">814</span>
<span id="815">815</span>
<span id="816">816</span>
<span id="817">817</span>
<span id="818">818</span>
<span id="819">819</span>
<span id="820">820</span>
<span id="821">821</span>
<span id="822">822</span>
<span id="823">823</span>
<span id="824">824</span>
<span id="825">825</span>
<span id="826">826</span>
<span id="827">827</span>
<span id="828">828</span>
<span id="829">829</span>
<span id="830">830</span>
<span id="831">831</span>
<span id="832">832</span>
<span id="833">833</span>
<span id="834">834</span>
<span id="835">835</span>
<span id="836">836</span>
<span id="837">837</span>
<span id="838">838</span>
<span id="839">839</span>
<span id="840">840</span>
<span id="841">841</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="attribute">#![<span class="ident">allow</span>(<span class="ident">non_camel_case_types</span>)]</span>

<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::processor::elements::cheri::SafeTaggedCap</span>;
<span class="kw">use</span> <span class="ident">std::ops::Range</span>;
<span class="kw">use</span> <span class="ident">std::marker::PhantomData</span>;
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::processor::isa_mods</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::processor::exceptions::IllegalInstructionException</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="kw">super</span><span class="ident">::csrs::CSRProvider</span>;
<span class="kw">use</span> <span class="ident">std::cmp::min</span>;
<span class="kw">use</span> <span class="ident">anyhow</span>::{<span class="ident">Context</span>, <span class="prelude-ty">Result</span>};

<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::processor::decode</span>::{<span class="ident">Opcode</span>,<span class="ident">InstructionBits</span>};

<span class="kw">mod</span> <span class="ident">types</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">types</span>::<span class="kw-2">*</span>;

<span class="kw">mod</span> <span class="ident">conns</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">conns</span>::<span class="kw-2">*</span>;

<span class="kw">mod</span> <span class="ident">decode</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">decode</span>::<span class="kw-2">*</span>;

<span class="kw">mod</span> <span class="ident">registers</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">registers</span>::<span class="kw-2">*</span>;

<span class="doccomment">/// The Vector Unit for the processor.</span>
<span class="doccomment">/// Stores all vector state, including registers.</span>
<span class="doccomment">/// This requires a [VecMemInterface&lt;uXLEN, TElem&gt;] and [VecRegInterface&lt;uXLEN&gt;] to access other resources.</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Rvv</span><span class="op">&lt;</span><span class="ident">uXLEN</span>: <span class="ident">PossibleXlen</span>, <span class="ident">TElem</span><span class="op">&gt;</span> {
    <span class="ident">vreg</span>: <span class="ident">Box</span><span class="op">&lt;</span><span class="kw">dyn</span> <span class="ident">VectorRegisterFile</span><span class="op">&lt;</span><span class="ident">TElem</span><span class="op">&gt;</span><span class="op">&gt;</span>,

    <span class="ident">vtype</span>: <span class="ident">VType</span>,
    <span class="ident">vl</span>: <span class="ident">u32</span>,

    <span class="doccomment">/// This is used by the hardware to support resuming vector instructions after traps.</span>
    <span class="doccomment">/// e.g. if a vector load hits a page fault at element #N, set vstart to N before taking the trap,</span>
    <span class="doccomment">/// and the load will resume from vstart when you get back.</span>
    <span class="doccomment">/// Reset to zero after every vector load instruction.</span>
    <span class="doccomment">/// </span>
    <span class="doccomment">/// This potentially impacts fast paths, </span>
    <span class="doccomment">/// e.g. if a fast-path load pulls full lines from memory into a vector register, vstart must be 0.</span>
    <span class="ident">vstart</span>: <span class="ident">u32</span>,

    <span class="ident">_phantom_xlen</span>: <span class="ident">PhantomData</span><span class="op">&lt;</span><span class="ident">uXLEN</span><span class="op">&gt;</span>,
}
<span class="doccomment">/// RISC-V Vector unit for RV32 ISAs</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">Rv32v</span> <span class="op">=</span> <span class="ident">Rvv</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">u128</span><span class="op">&gt;</span>;
<span class="doccomment">/// RISC-V Vector unit for RV64 non-CHERI ISAs</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">Rv64v</span> <span class="op">=</span> <span class="ident">Rvv</span><span class="op">&lt;</span><span class="ident">u64</span>, <span class="ident">u128</span><span class="op">&gt;</span>;
<span class="doccomment">/// RISC-V Vector unit for RV64 + CHERI ISAs</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">Rv64Cheriv</span> <span class="op">=</span> <span class="ident">Rvv</span><span class="op">&lt;</span><span class="ident">u64</span>, <span class="ident">SafeTaggedCap</span><span class="op">&gt;</span>;

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">uXLEN</span>: <span class="ident">PossibleXlen</span>, <span class="ident">TElem</span><span class="op">&gt;</span> <span class="ident">Rvv</span><span class="op">&lt;</span><span class="ident">uXLEN</span>, <span class="ident">TElem</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Returns an initialized vector unit.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">vreg</span>: <span class="ident">Box</span><span class="op">&lt;</span><span class="kw">dyn</span> <span class="ident">VectorRegisterFile</span><span class="op">&lt;</span><span class="ident">TElem</span><span class="op">&gt;</span><span class="op">&gt;</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="ident">Rvv</span> {
            <span class="ident">vreg</span>,

            <span class="ident">vtype</span>: <span class="ident">VType::illegal</span>(),
            <span class="ident">vl</span>: <span class="number">0</span>,
            <span class="ident">vstart</span>: <span class="number">0</span>,

            <span class="ident">_phantom_xlen</span>: <span class="ident">PhantomData</span>,
        }
    }

    <span class="doccomment">/// Reset the vector unit&#39;s state</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">reset</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) {
        <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">reset</span>();
        <span class="self">self</span>.<span class="ident">vtype</span> <span class="op">=</span> <span class="ident">VType::illegal</span>();
        <span class="self">self</span>.<span class="ident">vl</span> <span class="op">=</span> <span class="number">0</span>;
        <span class="self">self</span>.<span class="ident">vstart</span> <span class="op">=</span> <span class="number">0</span>;
    }

    <span class="doccomment">/// (Internal) Execute a configuration instruction, e.g. vsetvli family</span>
    <span class="doccomment">/// Requires a [VecRegInterface].</span>
    <span class="doccomment">/// </span>
    <span class="doccomment">/// # Arguments</span>
    <span class="doccomment">/// </span>
    <span class="doccomment">/// * `inst_kind` - Which kind of configuration instruction to execute</span>
    <span class="doccomment">/// * `inst` - Decoded instruction bits</span>
    <span class="doccomment">/// * `conn` - Connection to external resources</span>
    <span class="kw">fn</span> <span class="ident">exec_config</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">inst_kind</span>: <span class="ident">ConfigKind</span>, <span class="ident">inst</span>: <span class="ident">InstructionBits</span>, <span class="ident">sreg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="kw">dyn</span> <span class="ident">VecRegInterface</span><span class="op">&lt;</span><span class="ident">uXLEN</span><span class="op">&gt;</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span>()<span class="op">&gt;</span> {
        <span class="kw">if</span> <span class="kw">let</span> <span class="ident">InstructionBits::VType</span>{<span class="ident">rd</span>, <span class="ident">funct3</span>, <span class="ident">rs1</span>, <span class="ident">rs2</span>, <span class="ident">zimm11</span>, <span class="ident">zimm10</span>, ..} <span class="op">=</span> <span class="ident">inst</span> {
            <span class="macro">assert_eq!</span>(<span class="ident">funct3</span>, <span class="number">0b111</span>);

            <span class="comment">// avl = application vector length</span>
            <span class="comment">// e.g. the total number of elements to process</span>
            <span class="comment">// Either read it from a register, or from an immediate.</span>
            <span class="comment">// See Section 6.2 of the spec.</span>
            <span class="kw">let</span> <span class="ident">avl</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">inst_kind</span> {
                <span class="ident">ConfigKind::vsetvli</span> <span class="op">|</span> <span class="ident">ConfigKind::vsetvl</span> <span class="op">=</span><span class="op">&gt;</span> { <span class="comment">// vsetvli, vsetvl</span>
                    <span class="comment">// Read AVL from a register</span>
                    <span class="kw">if</span> <span class="ident">rs1</span> <span class="op">!</span><span class="op">=</span> <span class="number">0</span> {
                        <span class="comment">// default case, just read it out</span>
                        <span class="ident">sreg</span>.<span class="ident">sreg_read_xlen</span>(<span class="ident">rs1</span>)<span class="question-mark">?</span>.<span class="ident">into</span>()
                    } <span class="kw">else</span> {
                        <span class="kw">if</span> <span class="ident">rd</span> <span class="op">!</span><span class="op">=</span> <span class="number">0</span> {
                            <span class="comment">// rs1 == 0, rd != 0</span>
                            <span class="comment">// =&gt; set the AVL to the maximum possible value,</span>
                            <span class="comment">// use that to calculate the maximum number of elements in this configuration,</span>
                            <span class="comment">// which will get written out to rd.</span>
                            <span class="ident">u64::MAX</span>
                        } <span class="kw">else</span> {
                            <span class="comment">// Request the same vector length, even if the vtype is changing.</span>
                            <span class="self">self</span>.<span class="ident">vl</span> <span class="kw">as</span> <span class="ident">u64</span>
                        }
                    }
                } ,
                <span class="ident">ConfigKind::vsetivli</span> <span class="op">=</span><span class="op">&gt;</span> { <span class="comment">// vsetivli</span>
                    <span class="comment">// Read AVL from an immediate</span>
                    <span class="comment">// Use rs1 as a 5-bit immediate</span>
                    <span class="ident">rs1</span> <span class="kw">as</span> <span class="ident">u64</span>
                }
            };

            <span class="comment">// Depending on the instruction, the vtype selection is different</span>
            <span class="comment">// See RISC-V V spec, section 6</span>
            <span class="kw">let</span> <span class="ident">vtype_bits</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">inst_kind</span> {
                <span class="ident">ConfigKind::vsetvli</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="ident">zimm11</span> <span class="kw">as</span> <span class="ident">u64</span>
                },
                <span class="ident">ConfigKind::vsetivli</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="ident">zimm10</span> <span class="kw">as</span> <span class="ident">u64</span>
                },
                <span class="ident">ConfigKind::vsetvl</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="ident">sreg</span>.<span class="ident">sreg_read_xlen</span>(<span class="ident">rs2</span>)<span class="question-mark">?</span>.<span class="ident">into</span>()
                },
            };
            <span class="comment">// Try to parse vtype bits</span>
            <span class="kw">let</span> <span class="ident">req_vtype</span> <span class="op">=</span> <span class="ident">VType::decode</span>(<span class="ident">vtype_bits</span> <span class="kw">as</span> <span class="ident">u32</span>)<span class="question-mark">?</span>;

            <span class="comment">// Calculate the maximum number of elements per register group</span>
            <span class="comment">// (under some configurations, e.g. Sew=8,Lmul=1/4,Vlen=32, this could be &lt; 1 which is illegal)</span>
            <span class="kw">let</span> <span class="ident">elems_per_group</span> <span class="op">=</span> <span class="ident">req_vtype</span>.<span class="ident">elems_per_group</span>();

            <span class="kw">let</span> <span class="ident">vtype_supported</span> <span class="op">=</span> <span class="ident">elems_per_group</span> <span class="op">&gt;</span> <span class="number">0</span>;

            <span class="kw">if</span> <span class="ident">vtype_supported</span> {
                <span class="self">self</span>.<span class="ident">vtype</span> <span class="op">=</span> <span class="ident">req_vtype</span>;
                <span class="comment">// TODO - section 6.3 shows more constraints on setting VL</span>
                <span class="self">self</span>.<span class="ident">vl</span> <span class="op">=</span> <span class="ident">min</span>(<span class="ident">elems_per_group</span>, <span class="ident">avl</span> <span class="kw">as</span> <span class="ident">u32</span>);

                <span class="ident">sreg</span>.<span class="ident">sreg_write_xlen</span>(<span class="ident">rd</span>, <span class="self">self</span>.<span class="ident">vl</span>.<span class="ident">into</span>())<span class="question-mark">?</span>;
            } <span class="kw">else</span> {
                <span class="self">self</span>.<span class="ident">vtype</span> <span class="op">=</span> <span class="ident">VType::illegal</span>();
                <span class="comment">// TODO - move this bail to the next vector instruction that executes</span>
                <span class="comment">// Setting vtype to an illegal type is fine, but trying to do anything (other than reconfigure) with invalid vtype isn&#39;t</span>
                <span class="macro">bail!</span>(<span class="string">&quot;Valid but unsupported vtype: {:b} -&gt; {:?}, elems_per_group {}&quot;</span>, <span class="ident">vtype_bits</span>, <span class="ident">req_vtype</span>, <span class="ident">elems_per_group</span>);
            }

            <span class="prelude-val">Ok</span>(())
        } <span class="kw">else</span> {
            <span class="macro">unreachable!</span>(<span class="string">&quot;vector::exec_config instruction MUST be InstructionBits::VType, got {:?} instead&quot;</span>, <span class="ident">inst</span>);
        }
    }

    <span class="doccomment">/// Find the last segment index that isn&#39;t masked out.</span>
    <span class="doccomment">/// Used to find a tight range of the segments/elements that will actually be processed.</span>
    <span class="kw">fn</span> <span class="ident">get_active_segment_range</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">vm</span>: <span class="ident">bool</span>, <span class="ident">evl</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">Range</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span><span class="op">&gt;</span> {
        <span class="comment">// Find the smallest not-masked-out segments &gt;= vreg</span>
        <span class="comment">// Find the largest not-masked-out segments &lt; evl</span>

        <span class="comment">// Take range vstart-evl</span>
        <span class="comment">// remove masked-out segments</span>
        <span class="comment">// take minimum</span>
        <span class="comment">// In theory, this could be replaced with a lowest-bit detection (with a shift to remove segments &lt; vstart)</span>
        <span class="kw">let</span> <span class="ident">start</span> <span class="op">=</span> (<span class="self">self</span>.<span class="ident">vstart</span>..<span class="ident">evl</span>)
            .<span class="ident">filter_map</span>(<span class="op">|</span><span class="ident">i</span><span class="op">|</span> <span class="kw">match</span> <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">seg_masked_out</span>(<span class="ident">vm</span>, <span class="ident">i</span>) {
                <span class="bool-val">true</span> <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">None</span>,
                <span class="bool-val">false</span> <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">Some</span>(<span class="ident">i</span> <span class="kw">as</span> <span class="ident">u32</span>)
            })
            .<span class="ident">min</span>();

        <span class="comment">// Take range vstart-evl</span>
        <span class="comment">// remove masked-out segments</span>
        <span class="comment">// take maximum</span>
        <span class="comment">// In theory, this could be replaced with a highest-bit detection (with some kind of mask/shift to remove segments &gt;= than evl?)</span>
        <span class="kw">let</span> <span class="ident">final_accessed</span> <span class="op">=</span> (<span class="self">self</span>.<span class="ident">vstart</span>..<span class="ident">evl</span>)
            .<span class="ident">filter_map</span>(<span class="op">|</span><span class="ident">i</span><span class="op">|</span> <span class="kw">match</span> <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">seg_masked_out</span>(<span class="ident">vm</span>, <span class="ident">i</span>) {
                <span class="bool-val">true</span> <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">None</span>,
                <span class="bool-val">false</span> <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">Some</span>(<span class="ident">i</span> <span class="kw">as</span> <span class="ident">u32</span>)
            })
            .<span class="ident">max</span>();

        <span class="comment">// If the ranges weren&#39;t empty, i.e. at least one element in vstart..evl is active, return a range containing that segment.</span>
        <span class="comment">// Otherwise no segments will be accessed.</span>
        <span class="kw">match</span> (<span class="ident">start</span>, <span class="ident">final_accessed</span>) {
            (<span class="prelude-val">Some</span>(<span class="ident">start</span>), <span class="prelude-val">Some</span>(<span class="ident">final_accessed</span>)) <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">Some</span>(<span class="ident">Range</span>::<span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span> {
                <span class="ident">start</span>,
                <span class="ident">end</span>: <span class="ident">final_accessed</span> <span class="op">+</span> <span class="number">1</span> <span class="comment">// Exclusive range, needs to contain final_accessed</span>
            }),
            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">None</span>
        }
    }

    <span class="doccomment">/// Try doing fast-path capability checks for accesses for a vector load/store.</span>
    <span class="doccomment">/// Fast-paths exist for all accesses, although in hardware some may not be as fast as others.</span>
    <span class="doccomment">/// Return values:</span>
    <span class="doccomment">/// - Ok(true) if the fast-path check raised no capability exceptions</span>
    <span class="doccomment">///   - Therefore the full access should not raise any capability exceptions</span>
    <span class="doccomment">/// - Ok(false) if the fast-path check failed in a tolerable manner </span>
    <span class="doccomment">///   - Therefore the full access *may* raise a capability exception</span>
    <span class="doccomment">///   - A tolerable fast-path failure = fault-only-first, which might absorb the exception.</span>
    <span class="doccomment">/// - Err() if the fast-path check failed in a not-tolerable manner</span>
    <span class="doccomment">/// panics if all elements are masked out</span>
    <span class="kw">fn</span> <span class="ident">fast_check_load_store</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">addr_provenance</span>: (<span class="ident">u64</span>, <span class="ident">Provenance</span>), <span class="ident">rs2</span>: <span class="ident">u8</span>, <span class="ident">vm</span>: <span class="ident">bool</span>, <span class="ident">op</span>: <span class="ident">DecodedMemOp</span>, <span class="ident">sreg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="kw">dyn</span> <span class="ident">VecRegInterface</span><span class="op">&lt;</span><span class="ident">uXLEN</span><span class="op">&gt;</span>) <span class="op">-</span><span class="op">&gt;</span> (<span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">bool</span><span class="op">&gt;</span>, <span class="ident">Range</span><span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span>) {
        <span class="kw">let</span> (<span class="ident">base_addr</span>, <span class="ident">provenance</span>) <span class="op">=</span> <span class="ident">addr_provenance</span>;

        <span class="kw">use</span> <span class="ident">DecodedMemOp</span>::<span class="kw-2">*</span>;
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">is_fault_only_first</span> <span class="op">=</span> <span class="bool-val">false</span>;
        <span class="comment">// Calculate an address range that tightly encompasses the access.</span>
        <span class="kw">let</span> <span class="ident">addr_range</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
            <span class="ident">Strided</span>{<span class="ident">stride</span>, <span class="ident">eew</span>, <span class="ident">evl</span>, <span class="ident">nf</span>, ..} <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// Calculate the range of not-masked-out segments</span>
                <span class="comment">// active_vstart = the smallest segment &gt;= vstart that isn&#39;t masked out</span>
                <span class="comment">// active_evl = (the largest segment &lt; evl that isn&#39;t masked out) + 1</span>
                <span class="kw">let</span> <span class="ident">Range</span>{ <span class="ident">start</span>: <span class="ident">active_vstart</span>, <span class="ident">end</span>: <span class="ident">active_evl</span> } <span class="op">=</span> <span class="self">self</span>.<span class="ident">get_active_segment_range</span>(<span class="ident">vm</span>, <span class="ident">evl</span>).<span class="ident">unwrap</span>();

                <span class="comment">// todo!(&quot;negative range&quot;);</span>
                <span class="kw">let</span> <span class="ident">offset_range</span> <span class="op">=</span> <span class="ident">Range</span>::<span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span> {
                    <span class="ident">start</span>: <span class="ident">active_vstart</span> <span class="kw">as</span> <span class="ident">u64</span> <span class="op">*</span> <span class="ident">stride</span>,
                    <span class="comment">// The index of the final segment = (evl - 1)</span>
                    <span class="comment">// The start of the final segment = (evl - 1) * stride</span>
                    <span class="comment">// The end of the final segment = (evl - 1) * stride + (nf * eew)</span>
                    <span class="ident">end</span>: (<span class="ident">active_evl</span> <span class="kw">as</span> <span class="ident">u64</span> <span class="op">-</span> <span class="number">1</span>) <span class="op">*</span> <span class="ident">stride</span> <span class="op">+</span> (<span class="ident">nf</span> <span class="kw">as</span> <span class="ident">u64</span>) <span class="op">*</span> <span class="ident">eew</span>.<span class="ident">width_in_bytes</span>()
                };
                <span class="ident">Range</span>::<span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span> {
                    <span class="ident">start</span>: <span class="ident">base_addr</span> <span class="op">+</span> <span class="ident">offset_range</span>.<span class="ident">start</span>,
                    <span class="ident">end</span>: <span class="ident">base_addr</span> <span class="op">+</span> <span class="ident">offset_range</span>.<span class="ident">end</span>,
                }
            },
            <span class="ident">FaultOnlyFirst</span>{<span class="ident">evl</span>, <span class="ident">nf</span>, <span class="ident">eew</span>, ..} <span class="op">=</span><span class="op">&gt;</span> {
                <span class="ident">is_fault_only_first</span> <span class="op">=</span> <span class="bool-val">true</span>;

                <span class="comment">// Calculate the range of not-masked-out segments</span>
                <span class="kw">let</span> <span class="ident">Range</span>{ <span class="ident">start</span>: <span class="ident">active_vstart</span>, <span class="ident">end</span>: <span class="ident">active_evl</span> } <span class="op">=</span> <span class="self">self</span>.<span class="ident">get_active_segment_range</span>(<span class="ident">vm</span>, <span class="ident">evl</span>).<span class="ident">unwrap</span>();

                <span class="kw">let</span> <span class="ident">offset_range</span> <span class="op">=</span> <span class="ident">Range</span>::<span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span> {
                    <span class="ident">start</span>: (<span class="ident">active_vstart</span> <span class="kw">as</span> <span class="ident">u64</span>) <span class="op">*</span> (<span class="ident">nf</span> <span class="kw">as</span> <span class="ident">u64</span>) <span class="op">*</span> <span class="ident">eew</span>.<span class="ident">width_in_bytes</span>(),
                    <span class="comment">// The index of the final segment = (evl - 1)</span>
                    <span class="comment">// The start of the final segment = (evl - 1) * stride</span>
                    <span class="comment">// The end of the final segment = (evl - 1) * stride + (nf * eew)</span>
                    <span class="comment">// stride = eew * nf</span>
                    <span class="comment">// =&gt; The end of the final segment = (evl - 1) * eew * nf + eew * nf</span>
                    <span class="comment">// = evl * eew * nf</span>
                    <span class="ident">end</span>:   (<span class="ident">active_evl</span> <span class="kw">as</span> <span class="ident">u64</span>)    <span class="op">*</span> (<span class="ident">nf</span> <span class="kw">as</span> <span class="ident">u64</span>) <span class="op">*</span> <span class="ident">eew</span>.<span class="ident">width_in_bytes</span>()
                };
                <span class="ident">Range</span>::<span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span> {
                    <span class="ident">start</span>: <span class="ident">base_addr</span> <span class="op">+</span> <span class="ident">offset_range</span>.<span class="ident">start</span>,
                    <span class="ident">end</span>: <span class="ident">base_addr</span> <span class="op">+</span> <span class="ident">offset_range</span>.<span class="ident">end</span>,
                }
            },
            <span class="ident">Indexed</span>{<span class="ident">evl</span>, <span class="ident">nf</span>, <span class="ident">eew</span>, <span class="ident">index_ew</span>, ..} <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// Calculate the range of not-masked-out segments</span>
                <span class="kw">let</span> <span class="ident">Range</span>{ <span class="ident">start</span>: <span class="ident">active_vstart</span>, <span class="ident">end</span>: <span class="ident">active_evl</span> } <span class="op">=</span> <span class="self">self</span>.<span class="ident">get_active_segment_range</span>(<span class="ident">vm</span>, <span class="ident">evl</span>).<span class="ident">unwrap</span>();

                <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">offsets</span> <span class="op">=</span> <span class="macro">vec!</span>[];
                <span class="kw">for</span> <span class="ident">i_segment</span> <span class="kw">in</span> <span class="ident">active_vstart</span>..<span class="ident">active_evl</span> {
                    <span class="ident">offsets</span>.<span class="ident">push</span>(<span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">load_vreg_elem_int</span>(<span class="ident">index_ew</span>, <span class="ident">rs2</span>, <span class="ident">i_segment</span>).<span class="ident">unwrap</span>());
                }

                <span class="kw">let</span> <span class="ident">offset_range</span> <span class="op">=</span> <span class="ident">Range</span>::<span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span> {
                    <span class="ident">start</span>: <span class="kw-2">*</span><span class="ident">offsets</span>.<span class="ident">iter</span>().<span class="ident">min</span>().<span class="ident">unwrap</span>() <span class="kw">as</span> <span class="ident">u64</span>,
                    <span class="ident">end</span>: <span class="kw-2">*</span><span class="ident">offsets</span>.<span class="ident">iter</span>().<span class="ident">max</span>().<span class="ident">unwrap</span>() <span class="kw">as</span> <span class="ident">u64</span> <span class="op">+</span> (<span class="ident">nf</span> <span class="kw">as</span> <span class="ident">u64</span> <span class="op">*</span> <span class="ident">eew</span>.<span class="ident">width_in_bytes</span>()),
                };
                <span class="ident">Range</span>::<span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span> {
                    <span class="ident">start</span>: <span class="ident">base_addr</span> <span class="op">+</span> <span class="ident">offset_range</span>.<span class="ident">start</span>,
                    <span class="ident">end</span>: <span class="ident">base_addr</span> <span class="op">+</span> <span class="ident">offset_range</span>.<span class="ident">end</span>,
                }
            }
            <span class="ident">WholeRegister</span>{<span class="ident">eew</span>, ..} <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// Can&#39;t be masked out</span>
                <span class="comment">// op.evl() accounts for the number of registers</span>
                <span class="kw">let</span> <span class="ident">index_range</span> <span class="op">=</span> <span class="ident">Range</span>::<span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span> {
                    <span class="ident">start</span>: <span class="number">0</span>,
                    <span class="ident">end</span>: (<span class="ident">op</span>.<span class="ident">evl</span>() <span class="kw">as</span> <span class="ident">u64</span>)
                };
                <span class="ident">Range</span>::<span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span> {
                    <span class="ident">start</span>: <span class="ident">base_addr</span> <span class="op">+</span> <span class="ident">index_range</span>.<span class="ident">start</span> <span class="op">*</span> <span class="ident">eew</span>.<span class="ident">width_in_bytes</span>(),
                    <span class="ident">end</span>: <span class="ident">base_addr</span> <span class="op">+</span> <span class="ident">index_range</span>.<span class="ident">end</span> <span class="op">*</span> <span class="ident">eew</span>.<span class="ident">width_in_bytes</span>(),
                }
            }
            <span class="ident">ByteMask</span>{<span class="ident">evl</span>, ..} <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// Can&#39;t be masked out</span>
                <span class="comment">// bytemask does not have segment support</span>
                <span class="kw">let</span> <span class="ident">index_range</span> <span class="op">=</span> <span class="ident">Range</span>::<span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span> {
                    <span class="ident">start</span>: <span class="self">self</span>.<span class="ident">vstart</span> <span class="kw">as</span> <span class="ident">u64</span>,
                    <span class="ident">end</span>: (<span class="ident">evl</span> <span class="kw">as</span> <span class="ident">u64</span>)
                };
                <span class="ident">Range</span>::<span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span> {
                    <span class="ident">start</span>: <span class="ident">base_addr</span> <span class="op">+</span> <span class="ident">index_range</span>.<span class="ident">start</span>,
                    <span class="ident">end</span>: <span class="ident">base_addr</span> <span class="op">+</span> <span class="ident">index_range</span>.<span class="ident">end</span>,
                }
            }
        };

        <span class="kw">let</span> <span class="ident">check_result</span> <span class="op">=</span> <span class="ident">sreg</span>.<span class="ident">check_addr_range_against_provenance</span>(<span class="ident">addr_range</span>.<span class="ident">clone</span>(), <span class="ident">provenance</span>, <span class="ident">op</span>.<span class="ident">dir</span>());
        <span class="kw">match</span> <span class="ident">check_result</span> {
            <span class="prelude-val">Ok</span>(()) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// if that range check succeeded, we can return true</span>
                <span class="kw">return</span> (<span class="prelude-val">Ok</span>(<span class="bool-val">true</span>), <span class="ident">addr_range</span>);
            }
            <span class="prelude-val">Err</span>(<span class="ident">e</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// the full range encountered a capability exception</span>
                <span class="comment">// if this is a fault-only-first operation, that&#39;s ok - it will handle that</span>
                <span class="kw">if</span> <span class="ident">is_fault_only_first</span> {
                    <span class="kw">return</span> (<span class="prelude-val">Ok</span>(<span class="bool-val">false</span>), <span class="ident">addr_range</span>);
                }
                <span class="comment">// we aren&#39;t in a state that can tolerate errors.</span>
                <span class="comment">// this instruction will not succeed.</span>
                <span class="comment">// raise the exception.</span>
                <span class="kw">return</span> (<span class="prelude-val">Err</span>(<span class="ident">e</span>), <span class="ident">addr_range</span>);
            }
        }
    }

    <span class="doccomment">/// Converts a decoded memory operation to the list of accesses it performs.</span>
    <span class="kw">fn</span> <span class="ident">get_load_store_accesses</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">rd</span>: <span class="ident">u8</span>, <span class="ident">addr_p</span>: (<span class="ident">u64</span>, <span class="ident">Provenance</span>), <span class="ident">rs2</span>: <span class="ident">u8</span>, <span class="ident">vm</span>: <span class="ident">bool</span>, <span class="ident">op</span>: <span class="ident">DecodedMemOp</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">Vec</span><span class="op">&lt;</span>(<span class="ident">VectorElem</span>, <span class="ident">u64</span>)<span class="op">&gt;</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">map</span> <span class="op">=</span> <span class="macro">vec!</span>[];

        <span class="kw">let</span> (<span class="ident">base_addr</span>, <span class="kw">_</span>) <span class="op">=</span> <span class="ident">addr_p</span>;

        <span class="kw">use</span> <span class="ident">DecodedMemOp</span>::<span class="kw-2">*</span>;
        <span class="kw">match</span> <span class="ident">op</span> {
            <span class="ident">Strided</span>{<span class="ident">stride</span>, <span class="ident">evl</span>, <span class="ident">nf</span>, <span class="ident">eew</span>, <span class="ident">emul</span>, ..} <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// For each segment</span>
                <span class="kw">for</span> <span class="ident">i_segment</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">vstart</span>..<span class="ident">evl</span> {
                    <span class="kw">let</span> <span class="ident">seg_addr</span> <span class="op">=</span> <span class="ident">base_addr</span> <span class="op">+</span> (<span class="ident">i_segment</span> <span class="kw">as</span> <span class="ident">u64</span> <span class="op">*</span> <span class="ident">stride</span>);

                    <span class="comment">// If we aren&#39;t masked out...</span>
                    <span class="kw">if</span> <span class="op">!</span><span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">seg_masked_out</span>(<span class="ident">vm</span>, <span class="ident">i_segment</span>) {
                        <span class="comment">// For each field</span>
                        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">field_addr</span> <span class="op">=</span> <span class="ident">seg_addr</span>;
                        <span class="kw">for</span> <span class="ident">i_field</span> <span class="kw">in</span> <span class="number">0</span>..<span class="ident">nf</span> {
                            <span class="comment">// ... perform the access</span>
                            <span class="kw">let</span> <span class="ident">vec_elem</span> <span class="op">=</span> <span class="ident">VectorElem::check_with_lmul</span>(
                                <span class="ident">rd</span> <span class="op">+</span> (<span class="ident">i_field</span> <span class="op">*</span> <span class="ident">emul</span>.<span class="ident">num_registers_consumed</span>()),
                                <span class="ident">eew</span>, <span class="ident">emul</span>,
                                <span class="ident">i_segment</span>
                            );
                            <span class="ident">map</span>.<span class="ident">push</span>((<span class="ident">vec_elem</span>, <span class="ident">field_addr</span>));
                            <span class="comment">// and increment the address</span>
                            <span class="ident">field_addr</span> <span class="op">+</span><span class="op">=</span> <span class="ident">eew</span>.<span class="ident">width_in_bytes</span>();
                        }
                    }
                }
            }
            <span class="ident">FaultOnlyFirst</span>{<span class="ident">evl</span>, <span class="ident">nf</span>, <span class="ident">eew</span>, <span class="ident">emul</span>} <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// We don&#39;t handle the exceptions here</span>
                <span class="comment">// This just lists the accesses that will be attempted</span>
                <span class="comment">// This is exactly the same code as for Strided, but it calculates the stride</span>
                <span class="kw">let</span> <span class="ident">stride</span> <span class="op">=</span> <span class="ident">eew</span>.<span class="ident">width_in_bytes</span>() <span class="op">*</span> (<span class="ident">nf</span> <span class="kw">as</span> <span class="ident">u64</span>);

                <span class="comment">// For each segment</span>
                <span class="kw">for</span> <span class="ident">i_segment</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">vstart</span>..<span class="ident">evl</span> {
                    <span class="kw">let</span> <span class="ident">seg_addr</span> <span class="op">=</span> <span class="ident">base_addr</span> <span class="op">+</span> (<span class="ident">i_segment</span> <span class="kw">as</span> <span class="ident">u64</span> <span class="op">*</span> <span class="ident">stride</span>);

                    <span class="comment">// If we aren&#39;t masked out...</span>
                    <span class="kw">if</span> <span class="op">!</span><span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">seg_masked_out</span>(<span class="ident">vm</span>, <span class="ident">i_segment</span>) {
                        <span class="comment">// For each field</span>
                        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">field_addr</span> <span class="op">=</span> <span class="ident">seg_addr</span>;
                        <span class="kw">for</span> <span class="ident">i_field</span> <span class="kw">in</span> <span class="number">0</span>..<span class="ident">nf</span> {
                            <span class="comment">// ... perform the access</span>
                            <span class="kw">let</span> <span class="ident">vec_elem</span> <span class="op">=</span> <span class="ident">VectorElem::check_with_lmul</span>(
                                <span class="ident">rd</span> <span class="op">+</span> (<span class="ident">i_field</span> <span class="op">*</span> <span class="ident">emul</span>.<span class="ident">num_registers_consumed</span>()),
                                <span class="ident">eew</span>, <span class="ident">emul</span>,
                                <span class="ident">i_segment</span>
                            );
                            <span class="ident">map</span>.<span class="ident">push</span>((<span class="ident">vec_elem</span>, <span class="ident">field_addr</span>));
                            <span class="comment">// and increment the address</span>
                            <span class="ident">field_addr</span> <span class="op">+</span><span class="op">=</span> <span class="ident">eew</span>.<span class="ident">width_in_bytes</span>();
                        }
                    }
                }
            }
            <span class="ident">Indexed</span>{<span class="ident">index_ew</span>, <span class="ident">evl</span>, <span class="ident">nf</span>, <span class="ident">eew</span>, <span class="ident">emul</span>, ..} <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// i = element index in logical vector (which includes groups)</span>
                <span class="kw">for</span> <span class="ident">i_segment</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">vstart</span>..<span class="ident">evl</span> {
                    <span class="comment">// Get our index</span>
                    <span class="kw">let</span> <span class="ident">seg_offset</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">load_vreg_elem_int</span>(<span class="ident">index_ew</span>, <span class="ident">rs2</span>, <span class="ident">i_segment</span>)<span class="question-mark">?</span>;
                    <span class="kw">let</span> <span class="ident">seg_addr</span> <span class="op">=</span> <span class="ident">base_addr</span> <span class="op">+</span> <span class="ident">seg_offset</span> <span class="kw">as</span> <span class="ident">u64</span>;

                    <span class="comment">// If we aren&#39;t masked out...</span>
                    <span class="kw">if</span> <span class="op">!</span><span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">seg_masked_out</span>(<span class="ident">vm</span>, <span class="ident">i_segment</span>) {
                        <span class="comment">// For each field</span>
                        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">field_addr</span> <span class="op">=</span> <span class="ident">seg_addr</span>;
                        <span class="kw">for</span> <span class="ident">i_field</span> <span class="kw">in</span> <span class="number">0</span>..<span class="ident">nf</span> {
                            <span class="comment">// ... perform the access</span>
                            <span class="kw">let</span> <span class="ident">vec_elem</span> <span class="op">=</span> <span class="ident">VectorElem::check_with_lmul</span>(
                                <span class="ident">rd</span> <span class="op">+</span> (<span class="ident">i_field</span> <span class="op">*</span> <span class="ident">emul</span>.<span class="ident">num_registers_consumed</span>()),
                                <span class="ident">eew</span>, <span class="ident">emul</span>,
                                <span class="ident">i_segment</span>
                            );
                            <span class="ident">map</span>.<span class="ident">push</span>((<span class="ident">vec_elem</span>, <span class="ident">field_addr</span>));
                            <span class="comment">// and increment the address</span>
                            <span class="ident">field_addr</span> <span class="op">+</span><span class="op">=</span> <span class="ident">eew</span>.<span class="ident">width_in_bytes</span>();
                        }
                    }
                }
            }
            <span class="ident">WholeRegister</span>{<span class="ident">num_regs</span>, <span class="ident">eew</span>, ..} <span class="op">=</span><span class="op">&gt;</span> {
                <span class="kw">if</span> <span class="ident">vm</span> <span class="op">=</span><span class="op">=</span> <span class="bool-val">false</span> {
                    <span class="comment">// There are no masked variants of this instruction</span>
                    <span class="macro">bail!</span>(<span class="string">&quot;WholeRegister operations cannot be masked&quot;</span>)
                }

                <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">addr</span> <span class="op">=</span> <span class="ident">base_addr</span>;
                <span class="kw">let</span> <span class="ident">vl</span> <span class="op">=</span> <span class="ident">op</span>.<span class="ident">evl</span>();
                <span class="kw">for</span> <span class="ident">i</span> <span class="kw">in</span> <span class="number">0</span>..<span class="ident">vl</span> {
                    <span class="kw">let</span> <span class="ident">vec_elem</span> <span class="op">=</span> <span class="ident">VectorElem::check_with_num_regs</span>(<span class="ident">rd</span>, <span class="ident">eew</span>, <span class="ident">num_regs</span>, <span class="ident">i</span> <span class="kw">as</span> <span class="ident">u32</span>);
                    <span class="ident">map</span>.<span class="ident">push</span>((<span class="ident">vec_elem</span>, <span class="ident">addr</span>));
                    <span class="ident">addr</span> <span class="op">+</span><span class="op">=</span> <span class="ident">eew</span>.<span class="ident">width_in_bytes</span>();
                }
            }
            <span class="ident">ByteMask</span>{<span class="ident">evl</span>, ..} <span class="op">=</span><span class="op">&gt;</span> {
                <span class="kw">if</span> <span class="ident">vm</span> <span class="op">=</span><span class="op">=</span> <span class="bool-val">false</span> {
                    <span class="comment">// vlm, vsm cannot be masked out</span>
                    <span class="macro">bail!</span>(<span class="string">&quot;ByteMask operations cannot be masked&quot;</span>)
                }

                <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">addr</span> <span class="op">=</span> <span class="ident">base_addr</span>;
                <span class="kw">for</span> <span class="ident">i</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">vstart</span>..<span class="ident">evl</span> {
                    <span class="kw">let</span> <span class="ident">vec_elem</span> <span class="op">=</span> <span class="ident">VectorElem::check_with_lmul</span>(
                        <span class="ident">rd</span>,
                        <span class="ident">Sew::e8</span>, <span class="ident">Lmul::e1</span>,
                        <span class="ident">i</span>
                    );
                    <span class="ident">map</span>.<span class="ident">push</span>((<span class="ident">vec_elem</span>, <span class="ident">addr</span>));
                    <span class="ident">addr</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;
                }
            }
        };

        <span class="prelude-val">Ok</span>(<span class="ident">map</span>)
    }

    <span class="doccomment">/// Execute a decoded memory access, assuming all access checks have already been performed.</span>
    <span class="kw">fn</span> <span class="ident">exec_load_store</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">expected_addr_range</span>: <span class="ident">Range</span><span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span>, <span class="ident">rd</span>: <span class="ident">u8</span>, <span class="ident">rs1</span>: <span class="ident">u8</span>, <span class="ident">rs2</span>: <span class="ident">u8</span>, <span class="ident">vm</span>: <span class="ident">bool</span>, <span class="ident">op</span>: <span class="ident">DecodedMemOp</span>, <span class="ident">sreg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="kw">dyn</span> <span class="ident">VecRegInterface</span><span class="op">&lt;</span><span class="ident">uXLEN</span><span class="op">&gt;</span>, <span class="ident">mem</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="kw">dyn</span> <span class="ident">VecMemInterface</span><span class="op">&lt;</span><span class="ident">uXLEN</span>, <span class="ident">TElem</span><span class="op">&gt;</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span>()<span class="op">&gt;</span> {
        <span class="comment">// Determine which accesses we need to do</span>
        <span class="kw">let</span> <span class="ident">addr_p</span> <span class="op">=</span> <span class="ident">sreg</span>.<span class="ident">get_addr_provenance</span>(<span class="ident">rs1</span>)<span class="question-mark">?</span>;
        <span class="kw">let</span> <span class="ident">accesses</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">get_load_store_accesses</span>(<span class="ident">rd</span>, <span class="ident">addr_p</span>, <span class="ident">rs2</span>, <span class="ident">vm</span>, <span class="ident">op</span>)<span class="question-mark">?</span>;
        <span class="kw">let</span> (<span class="kw">_</span>, <span class="ident">provenance</span>) <span class="op">=</span> <span class="ident">addr_p</span>;

        <span class="comment">// Check the fast-path range is a tight range, equal to the min/max accessed addresses</span>
        <span class="comment">// Get minimum and maximum element access addresses</span>
        <span class="kw">let</span> <span class="ident">min_addr</span> <span class="op">=</span> <span class="ident">accesses</span>.<span class="ident">iter</span>().<span class="ident">map</span>(<span class="op">|</span>(<span class="kw">_</span>, <span class="ident">addr</span>)<span class="op">|</span> <span class="kw-2">*</span><span class="ident">addr</span>).<span class="ident">min</span>().<span class="ident">unwrap</span>();
        <span class="comment">// For the maximum, take the maximum of (address + width of element) to get the top of the exclusive range of accessed bytes</span>
        <span class="kw">let</span> <span class="ident">max_addr</span> <span class="op">=</span> <span class="ident">accesses</span>.<span class="ident">iter</span>().<span class="ident">map</span>(<span class="op">|</span>(<span class="ident">elem</span>, <span class="ident">addr</span>)<span class="op">|</span> <span class="ident">addr</span> <span class="op">+</span> <span class="ident">elem</span>.<span class="ident">eew</span>.<span class="ident">width_in_bytes</span>()).<span class="ident">max</span>().<span class="ident">unwrap</span>();
        <span class="kw">if</span> <span class="ident">expected_addr_range</span>.<span class="ident">start</span> <span class="op">!</span><span class="op">=</span> <span class="ident">min_addr</span> <span class="op">|</span><span class="op">|</span> <span class="ident">expected_addr_range</span>.<span class="ident">end</span> <span class="op">!</span><span class="op">=</span> <span class="ident">max_addr</span> {
            <span class="macro">bail!</span>(<span class="string">&quot;Computed fast-path address range 0x{:x}-{:x} doesn&#39;t match the min/max accessed addresses 0x{:x}-{:x}&quot;</span>,
                <span class="ident">expected_addr_range</span>.<span class="ident">start</span>, <span class="ident">expected_addr_range</span>.<span class="ident">end</span>,
                <span class="ident">min_addr</span>, <span class="ident">max_addr</span>
            );
        }

        <span class="kw">use</span> <span class="ident">DecodedMemOp</span>::<span class="kw-2">*</span>;
        <span class="kw">match</span> <span class="ident">op</span> {
            <span class="ident">Strided</span>{<span class="ident">dir</span>, ..} <span class="op">|</span> <span class="ident">Indexed</span>{<span class="ident">dir</span>, ..} <span class="op">|</span> <span class="ident">WholeRegister</span>{<span class="ident">dir</span>, ..} <span class="op">|</span> <span class="ident">ByteMask</span>{<span class="ident">dir</span>, ..} <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// For each access...</span>
                <span class="kw">for</span> (<span class="ident">VectorElem</span>{ <span class="ident">base_reg</span>, <span class="ident">eew</span>, <span class="ident">elem_within_group</span>, ..}, <span class="ident">addr</span>) <span class="kw">in</span> <span class="ident">accesses</span> {
                    <span class="kw">let</span> <span class="ident">addr_p</span> <span class="op">=</span> (<span class="ident">addr</span>, <span class="ident">provenance</span>);
                    <span class="comment">// Perform the access!</span>
                    <span class="kw">match</span> <span class="ident">dir</span> {
                        <span class="ident">MemOpDir::Load</span> <span class="op">=</span><span class="op">&gt;</span> <span class="self">self</span>.<span class="ident">load_to_vreg</span>(<span class="ident">mem</span>, <span class="ident">eew</span>, <span class="ident">addr_p</span>, <span class="ident">base_reg</span>, <span class="ident">elem_within_group</span>)
                            .<span class="ident">with_context</span>(<span class="op">|</span><span class="op">|</span> <span class="macro">format!</span>(<span class="string">&quot;Failure on element {}&quot;</span>, <span class="ident">elem_within_group</span>))<span class="question-mark">?</span>,
                        <span class="ident">MemOpDir::Store</span> <span class="op">=</span><span class="op">&gt;</span> <span class="self">self</span>.<span class="ident">store_to_mem</span>(<span class="ident">mem</span>, <span class="ident">eew</span>, <span class="ident">addr_p</span>, <span class="ident">base_reg</span>, <span class="ident">elem_within_group</span>)
                            .<span class="ident">with_context</span>(<span class="op">|</span><span class="op">|</span> <span class="macro">format!</span>(<span class="string">&quot;Failure on element {}&quot;</span>, <span class="ident">elem_within_group</span>))<span class="question-mark">?</span>
                    }
                }
            }
            <span class="ident">FaultOnlyFirst</span>{..} <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// For each access...</span>
                <span class="kw">for</span> (<span class="ident">VectorElem</span>{ <span class="ident">base_reg</span>, <span class="ident">eew</span>, <span class="ident">elem_within_group</span>, ..}, <span class="ident">addr</span>) <span class="kw">in</span> <span class="ident">accesses</span> {
                    <span class="kw">let</span> <span class="ident">addr_p</span> <span class="op">=</span> (<span class="ident">addr</span>, <span class="ident">provenance</span>);
                    <span class="comment">// Perform the access</span>
                    <span class="kw">let</span> <span class="ident">load_fault</span>: <span class="prelude-ty">Result</span><span class="op">&lt;</span>()<span class="op">&gt;</span> <span class="op">=</span> 
                        <span class="self">self</span>.<span class="ident">load_to_vreg</span>(<span class="ident">mem</span>, <span class="ident">eew</span>, <span class="ident">addr_p</span>, <span class="ident">base_reg</span>, <span class="ident">elem_within_group</span>);
                    
                    <span class="comment">// Check for faults</span>
                    <span class="kw">if</span> <span class="ident">elem_within_group</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span> {
                        <span class="comment">// Any potentially faulted load should fault as normal if i == 0</span>
                        <span class="ident">load_fault</span><span class="question-mark">?</span>;
                    } <span class="kw">else</span> <span class="kw">if</span> <span class="ident">load_fault</span>.<span class="ident">is_err</span>() {
                        <span class="kw">use</span> <span class="kw">crate</span><span class="ident">::processor::exceptions</span>::{<span class="ident">MemoryException</span>, <span class="ident">CapabilityException</span>};
                        <span class="comment">// There was *some* error from the load, check if it was a memory fault</span>
                        <span class="kw">let</span> <span class="ident">load_err</span> <span class="op">=</span> <span class="ident">load_fault</span>.<span class="ident">unwrap_err</span>();
                        <span class="comment">// Only shrink the vlen if it&#39;s a MemoryException related to an invalid address...</span>
                        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">error_reduces_vlen</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">load_err</span>.<span class="ident">downcast_ref</span>::<span class="op">&lt;</span><span class="ident">MemoryException</span><span class="op">&gt;</span>() {
                            <span class="prelude-val">Some</span>(<span class="ident">MemoryException::AddressUnmapped</span>{..}) <span class="op">=</span><span class="op">&gt;</span> <span class="bool-val">true</span>,
                            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="bool-val">false</span>
                        };
                        <span class="comment">// .. or a CapabilityException</span>
                        <span class="kw">match</span> <span class="ident">load_err</span>.<span class="ident">downcast_ref</span>::<span class="op">&lt;</span><span class="ident">CapabilityException</span><span class="op">&gt;</span>() {
                            <span class="prelude-val">Some</span>(<span class="kw">_</span>) <span class="op">=</span><span class="op">&gt;</span> { <span class="ident">error_reduces_vlen</span> <span class="op">=</span> <span class="bool-val">true</span>; },
                            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> {}
                        };
                        <span class="kw">if</span> <span class="ident">error_reduces_vlen</span> {
                            <span class="comment">// &quot;vector length vl is reduced to the index of the </span>
                            <span class="comment">// element that would have raised an exception&quot;</span>
                            <span class="self">self</span>.<span class="ident">vl</span> <span class="op">=</span> <span class="ident">elem_within_group</span>;
                            <span class="comment">// exception received, finish instruction</span>
                            <span class="kw">break</span>;
                        } <span class="kw">else</span> {
                            <span class="comment">// Re-raise exception</span>
                            <span class="kw">return</span> <span class="prelude-val">Err</span>(<span class="ident">load_err</span>)
                        }
                    }
                }
            }
        };
        <span class="prelude-val">Ok</span>(())
    }

    <span class="doccomment">/// Load a value of width `eew` from a given address `addr` </span>
    <span class="doccomment">/// into a specific element `idx_from_base` of a vector register group starting at `vd_base`</span>
    <span class="kw">fn</span> <span class="ident">load_to_vreg</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">mem</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="kw">dyn</span> <span class="ident">VecMemInterface</span><span class="op">&lt;</span><span class="ident">uXLEN</span>, <span class="ident">TElem</span><span class="op">&gt;</span>, <span class="ident">eew</span>: <span class="ident">Sew</span>, <span class="ident">addr_provenance</span>: (<span class="ident">u64</span>, <span class="ident">Provenance</span>), <span class="ident">vd_base</span>: <span class="ident">u8</span>, <span class="ident">idx_from_base</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span>()<span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">val</span> <span class="op">=</span> <span class="ident">mem</span>.<span class="ident">load_from_memory</span>(<span class="ident">eew</span>, <span class="ident">addr_provenance</span>)<span class="question-mark">?</span>;
        <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">store_vreg_elem</span>(<span class="ident">eew</span>, <span class="ident">vd_base</span>, <span class="ident">idx_from_base</span>, <span class="ident">val</span>)<span class="question-mark">?</span>;
        <span class="prelude-val">Ok</span>(())
    }
    <span class="doccomment">/// Stores a value of width `eew` from a specific element `idx_from_base` of a </span>
    <span class="doccomment">/// vector register group starting at `vd_base` into a given address `addr` </span>
    <span class="kw">fn</span> <span class="ident">store_to_mem</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">mem</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="kw">dyn</span> <span class="ident">VecMemInterface</span><span class="op">&lt;</span><span class="ident">uXLEN</span>, <span class="ident">TElem</span><span class="op">&gt;</span>, <span class="ident">eew</span>: <span class="ident">Sew</span>, <span class="ident">addr_provenance</span>: (<span class="ident">u64</span>, <span class="ident">Provenance</span>), <span class="ident">vd_base</span>: <span class="ident">u8</span>, <span class="ident">idx_from_base</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span>()<span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">val</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">load_vreg_elem</span>(<span class="ident">eew</span>, <span class="ident">vd_base</span>, <span class="ident">idx_from_base</span>)<span class="question-mark">?</span>;
        <span class="ident">mem</span>.<span class="ident">store_to_memory</span>(<span class="ident">eew</span>, <span class="ident">val</span>, <span class="ident">addr_provenance</span>)<span class="question-mark">?</span>;
        <span class="prelude-val">Ok</span>(())
    }

    <span class="doccomment">/// Dump vector unit state to standard output.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">dump</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">dump</span>();
        <span class="macro">println!</span>(<span class="string">&quot;vl: {}\nvtype: {:?}&quot;</span>, <span class="self">self</span>.<span class="ident">vl</span>, <span class="self">self</span>.<span class="ident">vtype</span>);
    }
}

<span class="doccomment">/// Helper type combining [VecRegInterface] and [VecMemInterface]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">VecInterface</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span>, <span class="ident">uXLEN</span>, <span class="ident">TElem</span><span class="op">&gt;</span> <span class="op">=</span> (
    <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="kw">dyn</span> <span class="ident">VecRegInterface</span><span class="op">&lt;</span><span class="ident">uXLEN</span><span class="op">&gt;</span>,
    <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="kw">dyn</span> <span class="ident">VecMemInterface</span><span class="op">&lt;</span><span class="ident">uXLEN</span>, <span class="ident">TElem</span><span class="op">&gt;</span>
);

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">uXLEN</span>: <span class="ident">PossibleXlen</span>, <span class="ident">TElem</span><span class="op">&gt;</span> <span class="ident">IsaMod</span><span class="op">&lt;</span><span class="ident">VecInterface</span><span class="op">&lt;</span><span class="lifetime">&#39;_</span>, <span class="ident">uXLEN</span>, <span class="ident">TElem</span><span class="op">&gt;</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">Rvv</span><span class="op">&lt;</span><span class="ident">uXLEN</span>, <span class="ident">TElem</span><span class="op">&gt;</span> {
    <span class="kw">type</span> <span class="ident">Pc</span> <span class="op">=</span> ();
    <span class="kw">fn</span> <span class="ident">will_handle</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">opcode</span>: <span class="ident">Opcode</span>, <span class="ident">inst</span>: <span class="ident">InstructionBits</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
        <span class="kw">use</span> <span class="kw">crate</span><span class="ident">::processor::decode::Opcode</span>::<span class="kw-2">*</span>;
        <span class="kw">match</span> (<span class="ident">opcode</span>, <span class="ident">inst</span>) {
            <span class="comment">// Delegate all instructions under the Vector opcode to the vector unit</span>
            (<span class="ident">Vector</span>, <span class="kw">_</span>) <span class="op">=</span><span class="op">&gt;</span> <span class="bool-val">true</span>,

            (<span class="ident">LoadFP</span> <span class="op">|</span> <span class="ident">StoreFP</span>, <span class="ident">InstructionBits::FLdStType</span>{<span class="ident">width</span>, ..}) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// Check the access width</span>
                <span class="kw">match</span> <span class="ident">width</span> {
                    <span class="number">0b0001</span> <span class="op">|</span> <span class="number">0b0010</span> <span class="op">|</span> <span class="number">0b0011</span> <span class="op">|</span> <span class="number">0b0100</span> <span class="op">=</span><span class="op">&gt;</span> <span class="bool-val">false</span>,
                    <span class="number">0b1000</span>..<span class="op">=</span><span class="number">0b1111</span> <span class="op">=</span><span class="op">&gt;</span> <span class="bool-val">false</span>,

                    <span class="comment">// This width corresponds to a vector, delegate this instruction to the vector unit</span>
                    <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="bool-val">true</span>
                }
            },

            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="bool-val">false</span>
        }
    }
    
    <span class="doccomment">/// Execute a vector-specific instruction, e.g. vector arithmetic, loads, configuration</span>
    <span class="doccomment">/// Requires a [VecRegInterface] and a [VecMemInterface].</span>
    <span class="doccomment">/// </span>
    <span class="doccomment">/// # Arguments</span>
    <span class="doccomment">/// </span>
    <span class="doccomment">/// * `opcode` - The major opcode of the instruction</span>
    <span class="doccomment">/// * `inst` - Decoded instruction bits</span>
    <span class="doccomment">/// * `inst_bits` - Raw instruction bits (TODO - we shouldn&#39;t need this)</span>
    <span class="doccomment">/// * `conn` - Connection to external resources</span>
    <span class="kw">fn</span> <span class="ident">execute</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">opcode</span>: <span class="ident">Opcode</span>, <span class="ident">inst</span>: <span class="ident">InstructionBits</span>, <span class="ident">inst_bits</span>: <span class="ident">u32</span>, <span class="ident">conn</span>: <span class="ident">VecInterface</span><span class="op">&lt;</span><span class="lifetime">&#39;_</span>, <span class="ident">uXLEN</span>, <span class="ident">TElem</span><span class="op">&gt;</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">ProcessorResult</span><span class="op">&lt;</span><span class="prelude-ty">Option</span><span class="op">&lt;</span>()<span class="op">&gt;</span><span class="op">&gt;</span> {
        <span class="kw">let</span> (<span class="ident">sreg</span>, <span class="ident">mem</span>) <span class="op">=</span> <span class="ident">conn</span>;
        <span class="kw">use</span> <span class="ident">Opcode</span>::<span class="kw-2">*</span>;
        <span class="kw">match</span> (<span class="ident">opcode</span>, <span class="ident">inst</span>) {
            (<span class="ident">Vector</span>, <span class="ident">InstructionBits::VType</span>{<span class="ident">funct3</span>, <span class="ident">funct6</span>, <span class="ident">rs1</span>, <span class="ident">rs2</span>, <span class="ident">rd</span>, <span class="ident">vm</span>, ..}) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="kw">match</span> <span class="ident">funct3</span> {
                    <span class="number">0b111</span> <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="comment">// Configuration family - vsetvli etc.</span>
                        <span class="kw">let</span> <span class="ident">inst_kind</span> <span class="op">=</span> <span class="kw">match</span> <span class="macro">bits!</span>(<span class="ident">inst_bits</span>, <span class="number">30</span>:<span class="number">31</span>) {
                            <span class="number">0b00</span> <span class="op">|</span> <span class="number">0b01</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">ConfigKind::vsetvli</span>,
                            <span class="number">0b11</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">ConfigKind::vsetivli</span>,
                            <span class="number">0b10</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">ConfigKind::vsetvl</span>,

                            <span class="ident">invalid</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;impossible top 2 bits {:2b}&quot;</span>, <span class="ident">invalid</span>)
                        };
                        <span class="self">self</span>.<span class="ident">exec_config</span>(<span class="ident">inst_kind</span>, <span class="ident">inst</span>, <span class="ident">sreg</span>)<span class="question-mark">?</span>
                    }

                    <span class="number">0b000</span> <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="comment">// Vector-Vector int</span>
                        <span class="kw">let</span> <span class="ident">vs1</span> <span class="op">=</span> <span class="ident">rs1</span>;
                        <span class="kw">let</span> <span class="ident">vd</span> <span class="op">=</span> <span class="ident">rd</span>;

                        <span class="kw">match</span> <span class="ident">funct6</span> {
                            <span class="number">0b010111</span> <span class="op">=</span><span class="op">&gt;</span> {
                                <span class="comment">// vmv.v.v</span>
                                <span class="kw">if</span> <span class="op">!</span><span class="ident">vm</span> {
                                    <span class="macro">bail!</span>(<span class="string">&quot;vector-vector move can&#39;t be masked&quot;</span>);
                                }

                                <span class="kw">for</span> <span class="ident">i</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">vstart</span>..<span class="self">self</span>.<span class="ident">vl</span> {
                                    <span class="kw">let</span> <span class="ident">val</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">load_vreg_elem</span>(<span class="self">self</span>.<span class="ident">vtype</span>.<span class="ident">vsew</span>, <span class="ident">vs1</span>, <span class="ident">i</span>)<span class="question-mark">?</span>;
                                    <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">store_vreg_elem</span>(<span class="self">self</span>.<span class="ident">vtype</span>.<span class="ident">vsew</span>, <span class="ident">vd</span>, <span class="ident">i</span>, <span class="ident">val</span>)<span class="question-mark">?</span>;
                                }
                            }
                            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">bail!</span>(<span class="string">&quot;Unsupported OPIVV funct6 {:b}&quot;</span>, <span class="ident">funct6</span>)
                        }
                    }

                    <span class="comment">// 0b010 =&gt; {</span>
                    <span class="comment">//     // Vector-Vector Move</span>
                    <span class="comment">// }</span>

                    <span class="number">0b011</span> <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="comment">// Vector-immediate</span>
                        <span class="comment">// TODO - this assumes no sign extending?</span>
                        <span class="kw">let</span> <span class="ident">imm</span> <span class="op">=</span> <span class="ident">rs1</span> <span class="kw">as</span> <span class="ident">u128</span>;

                        <span class="kw">match</span> <span class="ident">funct6</span> {
                            <span class="number">0b011000</span> <span class="op">=</span><span class="op">&gt;</span> {
                                <span class="comment">// VMSEQ</span>
                                <span class="comment">// Mask Set-if-EQual</span>
                                <span class="comment">// This cannot itself be masked</span>
                                <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">val</span>: <span class="ident">uVLEN</span> <span class="op">=</span> <span class="number">0</span>;
                                <span class="kw">for</span> <span class="ident">i</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">vstart</span>..<span class="self">self</span>.<span class="ident">vl</span> {
                                    <span class="kw">let</span> <span class="ident">reg_val</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">load_vreg_elem_int</span>(<span class="self">self</span>.<span class="ident">vtype</span>.<span class="ident">vsew</span>, <span class="ident">rs2</span>, <span class="ident">i</span>)<span class="question-mark">?</span>;
                                    <span class="kw">if</span> <span class="ident">reg_val</span> <span class="op">=</span><span class="op">=</span> <span class="ident">imm</span> {
                                        <span class="ident">val</span> <span class="op">|</span><span class="op">=</span> (<span class="number">1</span> <span class="kw">as</span> <span class="ident">uVLEN</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">i</span>;
                                    }
                                }
                                <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">store_vreg_int</span>(<span class="ident">rd</span>, <span class="ident">val</span>)<span class="question-mark">?</span>;
                            }
                            <span class="number">0b011001</span> <span class="op">=</span><span class="op">&gt;</span> {
                                <span class="comment">// VMSNE</span>
                                <span class="comment">// Mask Set-if-Not-Equal</span>
                                <span class="comment">// This cannot itself be masked</span>
                                <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">val</span>: <span class="ident">uVLEN</span> <span class="op">=</span> <span class="number">0</span>;
                                <span class="kw">for</span> <span class="ident">i</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">vstart</span>..<span class="self">self</span>.<span class="ident">vl</span> {
                                    <span class="kw">if</span> <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">load_vreg_elem_int</span>(<span class="self">self</span>.<span class="ident">vtype</span>.<span class="ident">vsew</span>, <span class="ident">rs2</span>, <span class="ident">i</span>)<span class="question-mark">?</span> <span class="op">!</span><span class="op">=</span> <span class="ident">imm</span> {
                                        <span class="ident">val</span> <span class="op">|</span><span class="op">=</span> (<span class="number">1</span> <span class="kw">as</span> <span class="ident">uVLEN</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">i</span>;
                                    }
                                }
                                <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">store_vreg_int</span>(<span class="ident">rd</span>, <span class="ident">val</span>)<span class="question-mark">?</span>;
                            }

                            <span class="number">0b010111</span> <span class="op">=</span><span class="op">&gt;</span> {
                                <span class="kw">if</span> (<span class="op">!</span><span class="ident">vm</span>) <span class="op">&amp;&amp;</span> <span class="ident">rd</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span> {
                                    <span class="macro">bail!</span>(<span class="ident">UnsupportedParam</span>(<span class="string">&quot;Can&#39;t handle vmerge on the mask register, because it uses the mask register :)&quot;</span>.<span class="ident">to_string</span>()));
                                }

                                <span class="comment">// vmerge or vmv</span>
                                <span class="comment">// if masked, vmerge, else vmv</span>
                                <span class="kw">for</span> <span class="ident">i</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">vstart</span>..<span class="self">self</span>.<span class="ident">vl</span> {
                                    <span class="kw">let</span> <span class="ident">val</span> <span class="op">=</span> <span class="kw">if</span> <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">seg_masked_out</span>(<span class="ident">vm</span>, <span class="ident">i</span>) {
                                        <span class="comment">// if masked out, this must be vmerge, write new value in</span>
                                        <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">load_vreg_elem_int</span>(<span class="self">self</span>.<span class="ident">vtype</span>.<span class="ident">vsew</span>, <span class="ident">rs2</span>, <span class="ident">i</span>)<span class="question-mark">?</span>
                                    } <span class="kw">else</span> {
                                        <span class="comment">// either vmerge + not masked, or vmv</span>
                                        <span class="comment">// either way, write immediate</span>
                                        <span class="ident">imm</span>
                                    };
                                    <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">store_vreg_elem_int</span>(<span class="self">self</span>.<span class="ident">vtype</span>.<span class="ident">vsew</span>, <span class="ident">rd</span>, <span class="ident">i</span>, <span class="ident">val</span>)<span class="question-mark">?</span>;
                                }
                            }

                            <span class="number">0b100111</span> <span class="op">=</span><span class="op">&gt;</span> {
                                <span class="kw">if</span> <span class="ident">vm</span> <span class="op">=</span><span class="op">=</span> <span class="bool-val">true</span> {
                                    <span class="comment">// vmv&lt;nr&gt;r.v (section 16.6)</span>
                                    <span class="comment">// copy whole registers/register groups</span>

                                    <span class="comment">// By the spec, nr = simm5?</span>
                                    <span class="comment">// No such field, but section 11.8  mentions it.</span>
                                    <span class="comment">// I imagine it&#39;s a leftover from a previous draft.</span>
                                    <span class="comment">// rs1 looks right for this case, but need to double check.</span>
                                    <span class="kw">let</span> <span class="ident">nr</span> <span class="op">=</span> <span class="ident">rs1</span> <span class="op">+</span> <span class="number">1</span>;
                                    <span class="kw">let</span> <span class="ident">emul</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">nr</span> {
                                        <span class="number">1</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">Lmul::e1</span>,
                                        <span class="number">2</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">Lmul::e2</span>,
                                        <span class="number">4</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">Lmul::e4</span>,
                                        <span class="number">8</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">Lmul::e8</span>,

                                        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">bail!</span>(<span class="ident">UnsupportedParam</span>(<span class="macro">format!</span>(<span class="string">&quot;Invalid nr encoding in vmv&lt;nr&gt;r.v: nr = {}&quot;</span>, <span class="ident">nr</span>)))
                                    };

                                    <span class="kw">let</span> <span class="ident">eew</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vtype</span>.<span class="ident">vsew</span>;

                                    <span class="kw">let</span> <span class="ident">evl</span> <span class="op">=</span> <span class="ident">val_times_lmul_over_sew</span>(<span class="ident">VLEN</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">eew</span>, <span class="ident">emul</span>);
                                    <span class="kw">if</span> <span class="self">self</span>.<span class="ident">vstart</span> <span class="op">&gt;</span><span class="op">=</span> <span class="ident">evl</span> {
                                        <span class="macro">bail!</span>(<span class="ident">UnsupportedParam</span>(<span class="macro">format!</span>(<span class="string">&quot;evl {} &lt;= vstart {} therefore vector move is no op&quot;</span>, <span class="ident">evl</span>, <span class="self">self</span>.<span class="ident">vstart</span>)))
                                    }
                                    <span class="kw">if</span> <span class="ident">rd</span> <span class="op">=</span><span class="op">=</span> <span class="ident">rs2</span> {
                                        <span class="comment">// architetural no-op</span>
                                        <span class="kw">return</span> <span class="prelude-val">Ok</span>(<span class="prelude-val">None</span>)
                                    }

                                    <span class="kw">for</span> <span class="ident">vx</span> <span class="kw">in</span> <span class="number">0</span>..<span class="ident">nr</span> {
                                        <span class="kw">let</span> <span class="ident">val</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">load_vreg</span>(<span class="ident">rs2</span> <span class="op">+</span> <span class="ident">vx</span>)<span class="question-mark">?</span>;
                                        <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">store_vreg</span>(<span class="ident">rd</span> <span class="op">+</span> <span class="ident">vx</span>, <span class="ident">val</span>)<span class="question-mark">?</span>;
                                    }
                                } <span class="kw">else</span> {
                                    <span class="macro">bail!</span>(<span class="ident">UnimplementedInstruction</span>(<span class="string">&quot;vsmul&quot;</span>));
                                }
                            }

                            <span class="number">0b000000</span> <span class="op">=</span><span class="op">&gt;</span> {
                                <span class="comment">// vadd</span>
                                <span class="kw">if</span> (<span class="op">!</span><span class="ident">vm</span>) <span class="op">&amp;&amp;</span> <span class="ident">rd</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span> {
                                    <span class="macro">bail!</span>(<span class="ident">UnsupportedParam</span>(<span class="string">&quot;Can&#39;t handle vadd on the mask register, because it uses the mask register :)&quot;</span>.<span class="ident">to_string</span>()));
                                }

                                <span class="kw">for</span> <span class="ident">i</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">vstart</span>..<span class="self">self</span>.<span class="ident">vl</span> {
                                    <span class="kw">if</span> <span class="op">!</span><span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">seg_masked_out</span>(<span class="ident">vm</span>, <span class="ident">i</span>) {
                                        <span class="kw">let</span> <span class="ident">val</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">load_vreg_elem_int</span>(<span class="self">self</span>.<span class="ident">vtype</span>.<span class="ident">vsew</span>, <span class="ident">rs2</span>, <span class="ident">i</span>)<span class="question-mark">?</span>;
                                        <span class="comment">// Cast the value down to the element type, do the wrapping addition, then cast it back up</span>
                                        <span class="kw">let</span> <span class="ident">val</span> <span class="op">=</span> <span class="kw">match</span> <span class="self">self</span>.<span class="ident">vtype</span>.<span class="ident">vsew</span> {
                                            <span class="ident">Sew::e8</span> <span class="op">=</span><span class="op">&gt;</span> {
                                                (<span class="ident">val</span> <span class="kw">as</span> <span class="ident">u8</span>).<span class="ident">wrapping_add</span>(<span class="ident">imm</span> <span class="kw">as</span> <span class="ident">u8</span>) <span class="kw">as</span> <span class="ident">u128</span>
                                            }
                                            <span class="ident">Sew::e16</span> <span class="op">=</span><span class="op">&gt;</span> {
                                                (<span class="ident">val</span> <span class="kw">as</span> <span class="ident">u16</span>).<span class="ident">wrapping_add</span>(<span class="ident">imm</span> <span class="kw">as</span> <span class="ident">u16</span>) <span class="kw">as</span> <span class="ident">u128</span>
                                            }
                                            <span class="ident">Sew::e32</span> <span class="op">=</span><span class="op">&gt;</span> {
                                                (<span class="ident">val</span> <span class="kw">as</span> <span class="ident">u32</span>).<span class="ident">wrapping_add</span>(<span class="ident">imm</span> <span class="kw">as</span> <span class="ident">u32</span>) <span class="kw">as</span> <span class="ident">u128</span>
                                            }
                                            <span class="ident">Sew::e64</span> <span class="op">=</span><span class="op">&gt;</span> {
                                                (<span class="ident">val</span> <span class="kw">as</span> <span class="ident">u64</span>).<span class="ident">wrapping_add</span>(<span class="ident">imm</span> <span class="kw">as</span> <span class="ident">u64</span>) <span class="kw">as</span> <span class="ident">u128</span>
                                            }
                                            <span class="ident">Sew::e128</span> <span class="op">=</span><span class="op">&gt;</span> {
                                                (<span class="ident">val</span> <span class="kw">as</span> <span class="ident">u128</span>).<span class="ident">wrapping_add</span>(<span class="ident">imm</span> <span class="kw">as</span> <span class="ident">u128</span>) <span class="kw">as</span> <span class="ident">u128</span>
                                            }
                                        };
                                        <span class="self">self</span>.<span class="ident">vreg</span>.<span class="ident">store_vreg_elem_int</span>(<span class="self">self</span>.<span class="ident">vtype</span>.<span class="ident">vsew</span>, <span class="ident">rd</span>, <span class="ident">i</span>, <span class="ident">val</span>)<span class="question-mark">?</span>;
                                    }
                                }
                            }

                            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">bail!</span>(<span class="ident">MiscDecodeException</span>(<span class="macro">format!</span>(
                                    <span class="string">&quot;Vector arithmetic funct3 {:03b} funct6 {:06b} not yet handled&quot;</span>, <span class="ident">funct3</span>, <span class="ident">funct6</span>)
                            ))
                        }
                    }

                    <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">bail!</span>(<span class="ident">UnsupportedParam</span>(<span class="macro">format!</span>(<span class="string">&quot;Vector arithmetic funct3 {:03b} currently not supported&quot;</span>, <span class="ident">funct3</span>)))
                }
            }

            (<span class="ident">LoadFP</span> <span class="op">|</span> <span class="ident">StoreFP</span>, <span class="ident">InstructionBits::FLdStType</span>{<span class="ident">rd</span>, <span class="ident">rs1</span>, <span class="ident">rs2</span>, <span class="ident">vm</span>, ..}) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="kw">let</span> <span class="ident">op</span> <span class="op">=</span> <span class="ident">DecodedMemOp::decode_load_store</span>(<span class="ident">opcode</span>, <span class="ident">inst</span>, <span class="self">self</span>.<span class="ident">vtype</span>, <span class="self">self</span>.<span class="ident">vl</span>, <span class="ident">sreg</span>)<span class="question-mark">?</span>;

                <span class="comment">// Pre-check that the mem-op doesn&#39;t do anything dumb</span>
                <span class="kw">if</span> <span class="ident">op</span>.<span class="ident">dir</span>() <span class="op">=</span><span class="op">=</span> <span class="ident">MemOpDir::Load</span> <span class="op">&amp;&amp;</span> (<span class="op">!</span><span class="ident">vm</span>) <span class="op">&amp;&amp;</span> <span class="ident">rd</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span> {
                    <span class="comment">// If we&#39;re masked, we can&#39;t load over v0 as that&#39;s the mask register</span>
                    <span class="macro">bail!</span>(<span class="string">&quot;Masked instruction cannot load into v0&quot;</span>);
                }
                <span class="comment">// Check for no-op</span>
                <span class="kw">if</span> <span class="ident">op</span>.<span class="ident">evl</span>() <span class="op">&lt;</span><span class="op">=</span> <span class="self">self</span>.<span class="ident">vstart</span> {
                    <span class="macro">println!</span>(<span class="string">&quot;EVL {} &lt;= vstart {} =&gt; vector {:?} is no-op&quot;</span>, <span class="ident">op</span>.<span class="ident">evl</span>(), <span class="self">self</span>.<span class="ident">vstart</span>, <span class="ident">op</span>.<span class="ident">dir</span>());
                    <span class="kw">return</span> <span class="prelude-val">Ok</span>(<span class="prelude-val">None</span>)
                }

                <span class="kw">let</span> <span class="ident">addr_provenance</span> <span class="op">=</span> <span class="ident">sreg</span>.<span class="ident">get_addr_provenance</span>(<span class="ident">rs1</span>)<span class="question-mark">?</span>;

                <span class="comment">// Any exception at this point does not set the vstart CSR</span>
                <span class="comment">// In the fast-path Success or Indeterminate cases the access is still executed,</span>
                <span class="comment">// and the element index is reported to the user through the context string.</span>

                <span class="comment">// Pre-check capability access</span>
                <span class="kw">let</span> (<span class="ident">fast_check_result</span>, <span class="ident">addr_range</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">fast_check_load_store</span>(<span class="ident">addr_provenance</span>, <span class="ident">rs2</span>, <span class="ident">vm</span>, <span class="ident">op</span>, <span class="ident">sreg</span>);
                <span class="kw">match</span> <span class="ident">fast_check_result</span> {
                    <span class="comment">// There was a fast path that didn&#39;t raise an exception</span>
                    <span class="prelude-val">Ok</span>(<span class="bool-val">true</span>) <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="self">self</span>.<span class="ident">exec_load_store</span>(<span class="ident">addr_range</span>, <span class="ident">rd</span>, <span class="ident">rs1</span>, <span class="ident">rs2</span>, <span class="ident">vm</span>, <span class="ident">op</span>, <span class="ident">sreg</span>, <span class="ident">mem</span>)
                            .<span class="ident">context</span>(<span class="string">&quot;Executing pre-checked vector access - shouldn&#39;t throw CapabilityExceptions under any circumstances&quot;</span>)
                    },
                    <span class="comment">// There was a fast path that raised an exception, re-raise it</span>
                    <span class="prelude-val">Err</span>(<span class="ident">e</span>) <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="comment">// This assumes imprecise error handling</span>
                        <span class="prelude-val">Err</span>(<span class="ident">e</span>)
                    }
                    <span class="comment">// There was no fast path, or it was uncertain if a CapabilityException would actually be raised</span>
                    <span class="prelude-val">Ok</span>(<span class="bool-val">false</span>) <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="self">self</span>.<span class="ident">exec_load_store</span>(<span class="ident">addr_range</span>, <span class="ident">rd</span>, <span class="ident">rs1</span>, <span class="ident">rs2</span>, <span class="ident">vm</span>, <span class="ident">op</span>, <span class="ident">sreg</span>, <span class="ident">mem</span>)
                            .<span class="ident">context</span>(<span class="string">&quot;Executing not-pre-checked vector access - may throw CapabilityException&quot;</span>)
                    },
                }.<span class="ident">context</span>(<span class="macro">format!</span>(<span class="string">&quot;Executing vector access {:?}&quot;</span>, <span class="ident">op</span>))<span class="question-mark">?</span>;
            }

            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">bail!</span>(<span class="string">&quot;Unexpected opcode/InstructionBits pair at vector unit&quot;</span>)
        }

        <span class="comment">// If we get this far, the vector instruction has completed</span>
        <span class="comment">// As per RVVspec 3.7, we &quot;reset the vstart CSR to zero at the end of execution&quot;</span>
        <span class="self">self</span>.<span class="ident">vstart</span> <span class="op">=</span> <span class="number">0</span>;

        <span class="prelude-val">Ok</span>(<span class="prelude-val">None</span>)
    }
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">uXLEN</span>: <span class="ident">PossibleXlen</span>, <span class="ident">TElem</span><span class="op">&gt;</span> <span class="ident">CSRProvider</span><span class="op">&lt;</span><span class="ident">uXLEN</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">Rvv</span><span class="op">&lt;</span><span class="ident">uXLEN</span>, <span class="ident">TElem</span><span class="op">&gt;</span> {
    <span class="kw">fn</span> <span class="ident">has_csr</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">csr</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
        <span class="kw">match</span> <span class="ident">csr</span> {
            <span class="comment">// Should be implemented, aren&#39;t yet</span>
            <span class="number">0x008</span> <span class="op">|</span> <span class="number">0x009</span> <span class="op">|</span> <span class="number">0x00A</span> <span class="op">|</span> <span class="number">0x00F</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">todo!</span>(),

            <span class="number">0xC20</span> <span class="op">|</span> <span class="number">0xC21</span> <span class="op">|</span> <span class="number">0xC22</span> <span class="op">=</span><span class="op">&gt;</span> <span class="bool-val">true</span>,

            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="bool-val">false</span>
        }
    }

    <span class="kw">fn</span> <span class="ident">csr_atomic_read_write</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">csr</span>: <span class="ident">u32</span>, <span class="ident">_need_read</span>: <span class="ident">bool</span>, <span class="ident">_write_val</span>: <span class="ident">uXLEN</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">uXLEN</span><span class="op">&gt;</span><span class="op">&gt;</span> {
        <span class="kw">match</span> <span class="ident">csr</span> {
            <span class="number">0xC20</span> <span class="op">|</span> <span class="number">0xC21</span> <span class="op">|</span> <span class="number">0xC22</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">bail!</span>(<span class="string">&quot;CSR 0x{:04x} is read-only, cannot atomic read/write&quot;</span>, <span class="ident">csr</span>),
            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">todo!</span>()
        }
    }

    <span class="kw">fn</span> <span class="ident">csr_atomic_read_set</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">csr</span>: <span class="ident">u32</span>, <span class="ident">set_bits</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">uXLEN</span><span class="op">&gt;</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">uXLEN</span><span class="op">&gt;</span> {
        <span class="kw">if</span> <span class="ident">set_bits</span> <span class="op">!</span><span class="op">=</span> <span class="prelude-val">None</span> {
            <span class="kw">match</span> <span class="ident">csr</span> {
                <span class="number">0xC20</span> <span class="op">|</span> <span class="number">0xC21</span> <span class="op">|</span> <span class="number">0xC22</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">bail!</span>(<span class="string">&quot;CSR 0x{:04x} is read-only, cannot atomic set&quot;</span>, <span class="ident">csr</span>),
                <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">todo!</span>()
            }
        } <span class="kw">else</span> {
            <span class="kw">match</span> <span class="ident">csr</span> {
                <span class="number">0xC20</span> <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">Ok</span>(<span class="self">self</span>.<span class="ident">vl</span>.<span class="ident">into</span>()),
                <span class="number">0xC21</span> <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">Ok</span>(<span class="self">self</span>.<span class="ident">vtype</span>.<span class="ident">encode</span>().<span class="ident">into</span>()),
                <span class="number">0xC22</span> <span class="op">=</span><span class="op">&gt;</span> <span class="prelude-val">Ok</span>(((<span class="ident">VLEN</span><span class="op">/</span><span class="number">8</span>) <span class="kw">as</span> <span class="ident">u32</span>).<span class="ident">into</span>()),

                <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">todo!</span>()
            }
        }
    }
    <span class="kw">fn</span> <span class="ident">csr_atomic_read_clear</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">_csr</span>: <span class="ident">u32</span>, <span class="ident">_clear_bits</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">uXLEN</span><span class="op">&gt;</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">uXLEN</span><span class="op">&gt;</span> {
        <span class="macro">todo!</span>()
    }
}
</pre></div>
</section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="rsim" data-search-index-js="../../../../search-index.js" data-search-js="../../../../search.js"></div>
    <script src="../../../../main.js"></script><script src="../../../../source-script.js"></script><script src="../../../../source-files.js"></script></body></html>