# Salt-and-pepper-noise
You should not synthesize this code because it is not designed for running on FPGA, but rather for functional verification purposes.

Using Modelsim.
