{COMPONENT S:\GITHUB\FRE80\2 - CPU AND MEMORY CARD WITH THE ESSENTIALS (REV 2)\SIMULTATION AND PLD\CPU_CARD_BANK_LOGIC.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Fri Aug 18 11:25:45 2023 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P BANKWR {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P D0 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P D1 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P D2 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P D3 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P D4 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P D5 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P D6 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P D7 {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P A15 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P RAMOE {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P RESET {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P RAMCS2 {Pt "I/O"}{Lq 0}{Ploc 320 20}}
   {P RAMCS1 {Pt "I/O"}{Lq 0}{Ploc 320 40}}
   {P BA22 {Pt "OUTPUT"}{Lq 0}{Ploc 320 60}}
   {P BA21 {Pt "OUTPUT"}{Lq 0}{Ploc 320 80}}
   {P BA20 {Pt "OUTPUT"}{Lq 0}{Ploc 320 100}}
   {P BA19 {Pt "OUTPUT"}{Lq 0}{Ploc 320 120}}
   {P BA18 {Pt "OUTPUT"}{Lq 0}{Ploc 320 140}}
   {P BA17 {Pt "OUTPUT"}{Lq 0}{Ploc 320 160}}
   {P BA16 {Pt "OUTPUT"}{Lq 0}{Ploc 320 180}}
   {P BA15 {Pt "OUTPUT"}{Lq 0}{Ploc 320 200}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 210 290}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 270}
   [Ts 15][Tj "RC"]
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 300 30}
   {Pnl 300 50}
   {Pnl 300 70}
   {Pnl 300 90}
   {Pnl 300 110}
   {Pnl 300 130}
   {Pnl 300 150}
   {Pnl 300 170}
   {Pnl 300 190}
   {Pnl 300 210}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 280 290 0}
   {L 130 260 100 260}
   {L 130 270 140 260 130 250}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 290 20 320 20}
   {L 290 40 320 40}
   {L 290 60 320 60}
   {L 290 80 320 80}
   {L 290 100 320 100}
   {L 290 120 320 120}
   {L 290 140 320 140}
   {L 290 160 320 160}
   {L 290 180 320 180}
   {L 290 200 320 200}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "BANKWR" 140 260}
   {T "D0" 140 220}
   {T "D1" 140 200}
   {T "D2" 140 180}
   {T "D3" 140 160}
   {T "D4" 140 140}
   {T "D5" 140 120}
   {T "D6" 140 100}
   {T "D7" 140 80}
   {T "A15" 140 60}
   {T "RAMOE" 140 40}
   {T "RESET" 140 20}
   [Tj "RC"]
   {T "RAMCS2" 280 20}
   {T "RAMCS1" 280 40}
   {T "BA22" 280 60}
   {T "BA21" 280 80}
   {T "BA20" 280 100}
   {T "BA19" 280 120}
   {T "BA18" 280 140}
   {T "BA17" 280 160}
   {T "BA16" 280 180}
   {T "BA15" 280 200}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 210 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD S:\GITHUB\FRE80\2 - CPU AND MEMORY CARD WITH THE ESSENTIALS (REV 2)\SIMULTATION AND PLD\CPU_CARD_BANK_LOGIC 210 280}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N BANKWR
   }
   {N D0
   }
   {N D1
   }
   {N D2
   }
   {N D3
   }
   {N D4
   }
   {N D5
   }
   {N D6
   }
   {N D7
   }
   {N A15
   }
   {N RAMOE
   }
   {N RESET
   }
   {N RAMCS2
   }
   {N RAMCS1
   }
   {N BA22
   }
   {N BA21
   }
   {N BA20
   }
   {N BA19
   }
   {N BA18
   }
   {N BA17
   }
   {N BA16
   }
   {N BA15
   }
  }

  {SUBCOMP
  }
 }
}
