#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* i_Up */
i_Up__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
i_Up__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
i_Up__INTC_MASK EQU 0x4000
i_Up__INTC_NUMBER EQU 14
i_Up__INTC_PRIOR_NUM EQU 7
i_Up__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_14
i_Up__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
i_Up__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Up_SW */
Up_SW__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Up_SW__0__MASK EQU 0x40
Up_SW__0__PC EQU CYREG_PRT2_PC6
Up_SW__0__PORT EQU 2
Up_SW__0__SHIFT EQU 6
Up_SW__AG EQU CYREG_PRT2_AG
Up_SW__AMUX EQU CYREG_PRT2_AMUX
Up_SW__BIE EQU CYREG_PRT2_BIE
Up_SW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Up_SW__BYP EQU CYREG_PRT2_BYP
Up_SW__CTL EQU CYREG_PRT2_CTL
Up_SW__DM0 EQU CYREG_PRT2_DM0
Up_SW__DM1 EQU CYREG_PRT2_DM1
Up_SW__DM2 EQU CYREG_PRT2_DM2
Up_SW__DR EQU CYREG_PRT2_DR
Up_SW__INP_DIS EQU CYREG_PRT2_INP_DIS
Up_SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Up_SW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Up_SW__LCD_EN EQU CYREG_PRT2_LCD_EN
Up_SW__MASK EQU 0x40
Up_SW__PORT EQU 2
Up_SW__PRT EQU CYREG_PRT2_PRT
Up_SW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Up_SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Up_SW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Up_SW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Up_SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Up_SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Up_SW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Up_SW__PS EQU CYREG_PRT2_PS
Up_SW__SHIFT EQU 6
Up_SW__SLW EQU CYREG_PRT2_SLW

/* D1_LED */
D1_LED__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
D1_LED__0__MASK EQU 0x08
D1_LED__0__PC EQU CYREG_PRT12_PC3
D1_LED__0__PORT EQU 12
D1_LED__0__SHIFT EQU 3
D1_LED__AG EQU CYREG_PRT12_AG
D1_LED__BIE EQU CYREG_PRT12_BIE
D1_LED__BIT_MASK EQU CYREG_PRT12_BIT_MASK
D1_LED__BYP EQU CYREG_PRT12_BYP
D1_LED__DM0 EQU CYREG_PRT12_DM0
D1_LED__DM1 EQU CYREG_PRT12_DM1
D1_LED__DM2 EQU CYREG_PRT12_DM2
D1_LED__DR EQU CYREG_PRT12_DR
D1_LED__INP_DIS EQU CYREG_PRT12_INP_DIS
D1_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
D1_LED__MASK EQU 0x08
D1_LED__PORT EQU 12
D1_LED__PRT EQU CYREG_PRT12_PRT
D1_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
D1_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
D1_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
D1_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
D1_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
D1_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
D1_LED__PS EQU CYREG_PRT12_PS
D1_LED__SHIFT EQU 3
D1_LED__SIO_CFG EQU CYREG_PRT12_SIO_CFG
D1_LED__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
D1_LED__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
D1_LED__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
D1_LED__SLW EQU CYREG_PRT12_SLW

/* D2_LED */
D2_LED__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
D2_LED__0__MASK EQU 0x04
D2_LED__0__PC EQU CYREG_PRT12_PC2
D2_LED__0__PORT EQU 12
D2_LED__0__SHIFT EQU 2
D2_LED__AG EQU CYREG_PRT12_AG
D2_LED__BIE EQU CYREG_PRT12_BIE
D2_LED__BIT_MASK EQU CYREG_PRT12_BIT_MASK
D2_LED__BYP EQU CYREG_PRT12_BYP
D2_LED__DM0 EQU CYREG_PRT12_DM0
D2_LED__DM1 EQU CYREG_PRT12_DM1
D2_LED__DM2 EQU CYREG_PRT12_DM2
D2_LED__DR EQU CYREG_PRT12_DR
D2_LED__INP_DIS EQU CYREG_PRT12_INP_DIS
D2_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
D2_LED__MASK EQU 0x04
D2_LED__PORT EQU 12
D2_LED__PRT EQU CYREG_PRT12_PRT
D2_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
D2_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
D2_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
D2_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
D2_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
D2_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
D2_LED__PS EQU CYREG_PRT12_PS
D2_LED__SHIFT EQU 2
D2_LED__SIO_CFG EQU CYREG_PRT12_SIO_CFG
D2_LED__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
D2_LED__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
D2_LED__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
D2_LED__SLW EQU CYREG_PRT12_SLW

/* D3_LED */
D3_LED__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
D3_LED__0__MASK EQU 0x10
D3_LED__0__PC EQU CYREG_PRT1_PC4
D3_LED__0__PORT EQU 1
D3_LED__0__SHIFT EQU 4
D3_LED__AG EQU CYREG_PRT1_AG
D3_LED__AMUX EQU CYREG_PRT1_AMUX
D3_LED__BIE EQU CYREG_PRT1_BIE
D3_LED__BIT_MASK EQU CYREG_PRT1_BIT_MASK
D3_LED__BYP EQU CYREG_PRT1_BYP
D3_LED__CTL EQU CYREG_PRT1_CTL
D3_LED__DM0 EQU CYREG_PRT1_DM0
D3_LED__DM1 EQU CYREG_PRT1_DM1
D3_LED__DM2 EQU CYREG_PRT1_DM2
D3_LED__DR EQU CYREG_PRT1_DR
D3_LED__INP_DIS EQU CYREG_PRT1_INP_DIS
D3_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
D3_LED__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
D3_LED__LCD_EN EQU CYREG_PRT1_LCD_EN
D3_LED__MASK EQU 0x10
D3_LED__PORT EQU 1
D3_LED__PRT EQU CYREG_PRT1_PRT
D3_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
D3_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
D3_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
D3_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
D3_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
D3_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
D3_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
D3_LED__PS EQU CYREG_PRT1_PS
D3_LED__SHIFT EQU 4
D3_LED__SLW EQU CYREG_PRT1_SLW

/* U1_LED */
U1_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
U1_LED__0__MASK EQU 0x08
U1_LED__0__PC EQU CYREG_PRT3_PC3
U1_LED__0__PORT EQU 3
U1_LED__0__SHIFT EQU 3
U1_LED__AG EQU CYREG_PRT3_AG
U1_LED__AMUX EQU CYREG_PRT3_AMUX
U1_LED__BIE EQU CYREG_PRT3_BIE
U1_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
U1_LED__BYP EQU CYREG_PRT3_BYP
U1_LED__CTL EQU CYREG_PRT3_CTL
U1_LED__DM0 EQU CYREG_PRT3_DM0
U1_LED__DM1 EQU CYREG_PRT3_DM1
U1_LED__DM2 EQU CYREG_PRT3_DM2
U1_LED__DR EQU CYREG_PRT3_DR
U1_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
U1_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
U1_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
U1_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
U1_LED__MASK EQU 0x08
U1_LED__PORT EQU 3
U1_LED__PRT EQU CYREG_PRT3_PRT
U1_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
U1_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
U1_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
U1_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
U1_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
U1_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
U1_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
U1_LED__PS EQU CYREG_PRT3_PS
U1_LED__SHIFT EQU 3
U1_LED__SLW EQU CYREG_PRT3_SLW

/* U2_LED */
U2_LED__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
U2_LED__0__MASK EQU 0x40
U2_LED__0__PC EQU CYREG_PRT1_PC6
U2_LED__0__PORT EQU 1
U2_LED__0__SHIFT EQU 6
U2_LED__AG EQU CYREG_PRT1_AG
U2_LED__AMUX EQU CYREG_PRT1_AMUX
U2_LED__BIE EQU CYREG_PRT1_BIE
U2_LED__BIT_MASK EQU CYREG_PRT1_BIT_MASK
U2_LED__BYP EQU CYREG_PRT1_BYP
U2_LED__CTL EQU CYREG_PRT1_CTL
U2_LED__DM0 EQU CYREG_PRT1_DM0
U2_LED__DM1 EQU CYREG_PRT1_DM1
U2_LED__DM2 EQU CYREG_PRT1_DM2
U2_LED__DR EQU CYREG_PRT1_DR
U2_LED__INP_DIS EQU CYREG_PRT1_INP_DIS
U2_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
U2_LED__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
U2_LED__LCD_EN EQU CYREG_PRT1_LCD_EN
U2_LED__MASK EQU 0x40
U2_LED__PORT EQU 1
U2_LED__PRT EQU CYREG_PRT1_PRT
U2_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
U2_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
U2_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
U2_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
U2_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
U2_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
U2_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
U2_LED__PS EQU CYREG_PRT1_PS
U2_LED__SHIFT EQU 6
U2_LED__SLW EQU CYREG_PRT1_SLW

/* U3_LED */
U3_LED__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
U3_LED__0__MASK EQU 0x80
U3_LED__0__PC EQU CYREG_PRT1_PC7
U3_LED__0__PORT EQU 1
U3_LED__0__SHIFT EQU 7
U3_LED__AG EQU CYREG_PRT1_AG
U3_LED__AMUX EQU CYREG_PRT1_AMUX
U3_LED__BIE EQU CYREG_PRT1_BIE
U3_LED__BIT_MASK EQU CYREG_PRT1_BIT_MASK
U3_LED__BYP EQU CYREG_PRT1_BYP
U3_LED__CTL EQU CYREG_PRT1_CTL
U3_LED__DM0 EQU CYREG_PRT1_DM0
U3_LED__DM1 EQU CYREG_PRT1_DM1
U3_LED__DM2 EQU CYREG_PRT1_DM2
U3_LED__DR EQU CYREG_PRT1_DR
U3_LED__INP_DIS EQU CYREG_PRT1_INP_DIS
U3_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
U3_LED__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
U3_LED__LCD_EN EQU CYREG_PRT1_LCD_EN
U3_LED__MASK EQU 0x80
U3_LED__PORT EQU 1
U3_LED__PRT EQU CYREG_PRT1_PRT
U3_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
U3_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
U3_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
U3_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
U3_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
U3_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
U3_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
U3_LED__PS EQU CYREG_PRT1_PS
U3_LED__SHIFT EQU 7
U3_LED__SLW EQU CYREG_PRT1_SLW

/* U4_LED */
U4_LED__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
U4_LED__0__MASK EQU 0x20
U4_LED__0__PC EQU CYREG_PRT1_PC5
U4_LED__0__PORT EQU 1
U4_LED__0__SHIFT EQU 5
U4_LED__AG EQU CYREG_PRT1_AG
U4_LED__AMUX EQU CYREG_PRT1_AMUX
U4_LED__BIE EQU CYREG_PRT1_BIE
U4_LED__BIT_MASK EQU CYREG_PRT1_BIT_MASK
U4_LED__BYP EQU CYREG_PRT1_BYP
U4_LED__CTL EQU CYREG_PRT1_CTL
U4_LED__DM0 EQU CYREG_PRT1_DM0
U4_LED__DM1 EQU CYREG_PRT1_DM1
U4_LED__DM2 EQU CYREG_PRT1_DM2
U4_LED__DR EQU CYREG_PRT1_DR
U4_LED__INP_DIS EQU CYREG_PRT1_INP_DIS
U4_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
U4_LED__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
U4_LED__LCD_EN EQU CYREG_PRT1_LCD_EN
U4_LED__MASK EQU 0x20
U4_LED__PORT EQU 1
U4_LED__PRT EQU CYREG_PRT1_PRT
U4_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
U4_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
U4_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
U4_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
U4_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
U4_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
U4_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
U4_LED__PS EQU CYREG_PRT1_PS
U4_LED__SHIFT EQU 5
U4_LED__SLW EQU CYREG_PRT1_SLW

/* U5_LED */
U5_LED__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
U5_LED__0__MASK EQU 0x20
U5_LED__0__PC EQU CYREG_PRT12_PC5
U5_LED__0__PORT EQU 12
U5_LED__0__SHIFT EQU 5
U5_LED__AG EQU CYREG_PRT12_AG
U5_LED__BIE EQU CYREG_PRT12_BIE
U5_LED__BIT_MASK EQU CYREG_PRT12_BIT_MASK
U5_LED__BYP EQU CYREG_PRT12_BYP
U5_LED__DM0 EQU CYREG_PRT12_DM0
U5_LED__DM1 EQU CYREG_PRT12_DM1
U5_LED__DM2 EQU CYREG_PRT12_DM2
U5_LED__DR EQU CYREG_PRT12_DR
U5_LED__INP_DIS EQU CYREG_PRT12_INP_DIS
U5_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
U5_LED__MASK EQU 0x20
U5_LED__PORT EQU 12
U5_LED__PRT EQU CYREG_PRT12_PRT
U5_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
U5_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
U5_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
U5_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
U5_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
U5_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
U5_LED__PS EQU CYREG_PRT12_PS
U5_LED__SHIFT EQU 5
U5_LED__SIO_CFG EQU CYREG_PRT12_SIO_CFG
U5_LED__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
U5_LED__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
U5_LED__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
U5_LED__SLW EQU CYREG_PRT12_SLW

/* U6_LED */
U6_LED__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
U6_LED__0__MASK EQU 0x04
U6_LED__0__PC EQU CYREG_PRT1_PC2
U6_LED__0__PORT EQU 1
U6_LED__0__SHIFT EQU 2
U6_LED__AG EQU CYREG_PRT1_AG
U6_LED__AMUX EQU CYREG_PRT1_AMUX
U6_LED__BIE EQU CYREG_PRT1_BIE
U6_LED__BIT_MASK EQU CYREG_PRT1_BIT_MASK
U6_LED__BYP EQU CYREG_PRT1_BYP
U6_LED__CTL EQU CYREG_PRT1_CTL
U6_LED__DM0 EQU CYREG_PRT1_DM0
U6_LED__DM1 EQU CYREG_PRT1_DM1
U6_LED__DM2 EQU CYREG_PRT1_DM2
U6_LED__DR EQU CYREG_PRT1_DR
U6_LED__INP_DIS EQU CYREG_PRT1_INP_DIS
U6_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
U6_LED__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
U6_LED__LCD_EN EQU CYREG_PRT1_LCD_EN
U6_LED__MASK EQU 0x04
U6_LED__PORT EQU 1
U6_LED__PRT EQU CYREG_PRT1_PRT
U6_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
U6_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
U6_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
U6_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
U6_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
U6_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
U6_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
U6_LED__PS EQU CYREG_PRT1_PS
U6_LED__SHIFT EQU 2
U6_LED__SLW EQU CYREG_PRT1_SLW

/* U7_LED */
U7_LED__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
U7_LED__0__MASK EQU 0x10
U7_LED__0__PC EQU CYREG_PRT12_PC4
U7_LED__0__PORT EQU 12
U7_LED__0__SHIFT EQU 4
U7_LED__AG EQU CYREG_PRT12_AG
U7_LED__BIE EQU CYREG_PRT12_BIE
U7_LED__BIT_MASK EQU CYREG_PRT12_BIT_MASK
U7_LED__BYP EQU CYREG_PRT12_BYP
U7_LED__DM0 EQU CYREG_PRT12_DM0
U7_LED__DM1 EQU CYREG_PRT12_DM1
U7_LED__DM2 EQU CYREG_PRT12_DM2
U7_LED__DR EQU CYREG_PRT12_DR
U7_LED__INP_DIS EQU CYREG_PRT12_INP_DIS
U7_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
U7_LED__MASK EQU 0x10
U7_LED__PORT EQU 12
U7_LED__PRT EQU CYREG_PRT12_PRT
U7_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
U7_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
U7_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
U7_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
U7_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
U7_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
U7_LED__PS EQU CYREG_PRT12_PS
U7_LED__SHIFT EQU 4
U7_LED__SIO_CFG EQU CYREG_PRT12_SIO_CFG
U7_LED__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
U7_LED__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
U7_LED__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
U7_LED__SLW EQU CYREG_PRT12_SLW

/* U8_LED */
U8_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
U8_LED__0__MASK EQU 0x10
U8_LED__0__PC EQU CYREG_PRT3_PC4
U8_LED__0__PORT EQU 3
U8_LED__0__SHIFT EQU 4
U8_LED__AG EQU CYREG_PRT3_AG
U8_LED__AMUX EQU CYREG_PRT3_AMUX
U8_LED__BIE EQU CYREG_PRT3_BIE
U8_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
U8_LED__BYP EQU CYREG_PRT3_BYP
U8_LED__CTL EQU CYREG_PRT3_CTL
U8_LED__DM0 EQU CYREG_PRT3_DM0
U8_LED__DM1 EQU CYREG_PRT3_DM1
U8_LED__DM2 EQU CYREG_PRT3_DM2
U8_LED__DR EQU CYREG_PRT3_DR
U8_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
U8_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
U8_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
U8_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
U8_LED__MASK EQU 0x10
U8_LED__PORT EQU 3
U8_LED__PRT EQU CYREG_PRT3_PRT
U8_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
U8_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
U8_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
U8_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
U8_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
U8_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
U8_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
U8_LED__PS EQU CYREG_PRT3_PS
U8_LED__SHIFT EQU 4
U8_LED__SLW EQU CYREG_PRT3_SLW

/* i_Down */
i_Down__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
i_Down__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
i_Down__INTC_MASK EQU 0x20
i_Down__INTC_NUMBER EQU 5
i_Down__INTC_PRIOR_NUM EQU 7
i_Down__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
i_Down__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
i_Down__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* i_Left */
i_Left__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
i_Left__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
i_Left__INTC_MASK EQU 0x200
i_Left__INTC_NUMBER EQU 9
i_Left__INTC_PRIOR_NUM EQU 7
i_Left__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
i_Left__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
i_Left__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* i_Mute */
i_Mute__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
i_Mute__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
i_Mute__INTC_MASK EQU 0x400
i_Mute__INTC_NUMBER EQU 10
i_Mute__INTC_PRIOR_NUM EQU 7
i_Mute__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
i_Mute__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
i_Mute__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Down_SW */
Down_SW__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Down_SW__0__MASK EQU 0x80
Down_SW__0__PC EQU CYREG_PRT2_PC7
Down_SW__0__PORT EQU 2
Down_SW__0__SHIFT EQU 7
Down_SW__AG EQU CYREG_PRT2_AG
Down_SW__AMUX EQU CYREG_PRT2_AMUX
Down_SW__BIE EQU CYREG_PRT2_BIE
Down_SW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Down_SW__BYP EQU CYREG_PRT2_BYP
Down_SW__CTL EQU CYREG_PRT2_CTL
Down_SW__DM0 EQU CYREG_PRT2_DM0
Down_SW__DM1 EQU CYREG_PRT2_DM1
Down_SW__DM2 EQU CYREG_PRT2_DM2
Down_SW__DR EQU CYREG_PRT2_DR
Down_SW__INP_DIS EQU CYREG_PRT2_INP_DIS
Down_SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Down_SW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Down_SW__LCD_EN EQU CYREG_PRT2_LCD_EN
Down_SW__MASK EQU 0x80
Down_SW__PORT EQU 2
Down_SW__PRT EQU CYREG_PRT2_PRT
Down_SW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Down_SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Down_SW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Down_SW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Down_SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Down_SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Down_SW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Down_SW__PS EQU CYREG_PRT2_PS
Down_SW__SHIFT EQU 7
Down_SW__SLW EQU CYREG_PRT2_SLW

/* Left_SW */
Left_SW__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Left_SW__0__MASK EQU 0x04
Left_SW__0__PC EQU CYREG_PRT2_PC2
Left_SW__0__PORT EQU 2
Left_SW__0__SHIFT EQU 2
Left_SW__AG EQU CYREG_PRT2_AG
Left_SW__AMUX EQU CYREG_PRT2_AMUX
Left_SW__BIE EQU CYREG_PRT2_BIE
Left_SW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Left_SW__BYP EQU CYREG_PRT2_BYP
Left_SW__CTL EQU CYREG_PRT2_CTL
Left_SW__DM0 EQU CYREG_PRT2_DM0
Left_SW__DM1 EQU CYREG_PRT2_DM1
Left_SW__DM2 EQU CYREG_PRT2_DM2
Left_SW__DR EQU CYREG_PRT2_DR
Left_SW__INP_DIS EQU CYREG_PRT2_INP_DIS
Left_SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Left_SW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Left_SW__LCD_EN EQU CYREG_PRT2_LCD_EN
Left_SW__MASK EQU 0x04
Left_SW__PORT EQU 2
Left_SW__PRT EQU CYREG_PRT2_PRT
Left_SW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Left_SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Left_SW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Left_SW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Left_SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Left_SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Left_SW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Left_SW__PS EQU CYREG_PRT2_PS
Left_SW__SHIFT EQU 2
Left_SW__SLW EQU CYREG_PRT2_SLW

/* Mute_SW */
Mute_SW__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Mute_SW__0__MASK EQU 0x20
Mute_SW__0__PC EQU CYREG_PRT2_PC5
Mute_SW__0__PORT EQU 2
Mute_SW__0__SHIFT EQU 5
Mute_SW__AG EQU CYREG_PRT2_AG
Mute_SW__AMUX EQU CYREG_PRT2_AMUX
Mute_SW__BIE EQU CYREG_PRT2_BIE
Mute_SW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Mute_SW__BYP EQU CYREG_PRT2_BYP
Mute_SW__CTL EQU CYREG_PRT2_CTL
Mute_SW__DM0 EQU CYREG_PRT2_DM0
Mute_SW__DM1 EQU CYREG_PRT2_DM1
Mute_SW__DM2 EQU CYREG_PRT2_DM2
Mute_SW__DR EQU CYREG_PRT2_DR
Mute_SW__INP_DIS EQU CYREG_PRT2_INP_DIS
Mute_SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Mute_SW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Mute_SW__LCD_EN EQU CYREG_PRT2_LCD_EN
Mute_SW__MASK EQU 0x20
Mute_SW__PORT EQU 2
Mute_SW__PRT EQU CYREG_PRT2_PRT
Mute_SW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Mute_SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Mute_SW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Mute_SW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Mute_SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Mute_SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Mute_SW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Mute_SW__PS EQU CYREG_PRT2_PS
Mute_SW__SHIFT EQU 5
Mute_SW__SLW EQU CYREG_PRT2_SLW

/* USBUART_arb_int */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_Dm */
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_Dp */
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x02
USBUART_ep_1__INTC_NUMBER EQU 1
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x04
USBUART_ep_2__INTC_NUMBER EQU 2
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x08
USBUART_ep_3__INTC_NUMBER EQU 3
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ord_int */
USBUART_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ord_int__INTC_MASK EQU 0x2000000
USBUART_ord_int__INTC_NUMBER EQU 25
USBUART_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_USB */
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* i_Enter */
i_Enter__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
i_Enter__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
i_Enter__INTC_MASK EQU 0x40
i_Enter__INTC_NUMBER EQU 6
i_Enter__INTC_PRIOR_NUM EQU 7
i_Enter__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
i_Enter__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
i_Enter__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* i_Power */
i_Power__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
i_Power__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
i_Power__INTC_MASK EQU 0x800
i_Power__INTC_NUMBER EQU 11
i_Power__INTC_PRIOR_NUM EQU 7
i_Power__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
i_Power__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
i_Power__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* i_Right */
i_Right__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
i_Right__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
i_Right__INTC_MASK EQU 0x2000
i_Right__INTC_NUMBER EQU 13
i_Right__INTC_PRIOR_NUM EQU 7
i_Right__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_13
i_Right__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
i_Right__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Enter_SW */
Enter_SW__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Enter_SW__0__MASK EQU 0x10
Enter_SW__0__PC EQU CYREG_PRT2_PC4
Enter_SW__0__PORT EQU 2
Enter_SW__0__SHIFT EQU 4
Enter_SW__AG EQU CYREG_PRT2_AG
Enter_SW__AMUX EQU CYREG_PRT2_AMUX
Enter_SW__BIE EQU CYREG_PRT2_BIE
Enter_SW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Enter_SW__BYP EQU CYREG_PRT2_BYP
Enter_SW__CTL EQU CYREG_PRT2_CTL
Enter_SW__DM0 EQU CYREG_PRT2_DM0
Enter_SW__DM1 EQU CYREG_PRT2_DM1
Enter_SW__DM2 EQU CYREG_PRT2_DM2
Enter_SW__DR EQU CYREG_PRT2_DR
Enter_SW__INP_DIS EQU CYREG_PRT2_INP_DIS
Enter_SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Enter_SW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Enter_SW__LCD_EN EQU CYREG_PRT2_LCD_EN
Enter_SW__MASK EQU 0x10
Enter_SW__PORT EQU 2
Enter_SW__PRT EQU CYREG_PRT2_PRT
Enter_SW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Enter_SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Enter_SW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Enter_SW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Enter_SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Enter_SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Enter_SW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Enter_SW__PS EQU CYREG_PRT2_PS
Enter_SW__SHIFT EQU 4
Enter_SW__SLW EQU CYREG_PRT2_SLW

/* Power_SW */
Power_SW__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Power_SW__0__MASK EQU 0x08
Power_SW__0__PC EQU CYREG_PRT2_PC3
Power_SW__0__PORT EQU 2
Power_SW__0__SHIFT EQU 3
Power_SW__AG EQU CYREG_PRT2_AG
Power_SW__AMUX EQU CYREG_PRT2_AMUX
Power_SW__BIE EQU CYREG_PRT2_BIE
Power_SW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Power_SW__BYP EQU CYREG_PRT2_BYP
Power_SW__CTL EQU CYREG_PRT2_CTL
Power_SW__DM0 EQU CYREG_PRT2_DM0
Power_SW__DM1 EQU CYREG_PRT2_DM1
Power_SW__DM2 EQU CYREG_PRT2_DM2
Power_SW__DR EQU CYREG_PRT2_DR
Power_SW__INP_DIS EQU CYREG_PRT2_INP_DIS
Power_SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Power_SW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Power_SW__LCD_EN EQU CYREG_PRT2_LCD_EN
Power_SW__MASK EQU 0x08
Power_SW__PORT EQU 2
Power_SW__PRT EQU CYREG_PRT2_PRT
Power_SW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Power_SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Power_SW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Power_SW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Power_SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Power_SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Power_SW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Power_SW__PS EQU CYREG_PRT2_PS
Power_SW__SHIFT EQU 3
Power_SW__SLW EQU CYREG_PRT2_SLW

/* Right_SW */
Right_SW__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Right_SW__0__MASK EQU 0x04
Right_SW__0__PC EQU CYREG_PRT0_PC2
Right_SW__0__PORT EQU 0
Right_SW__0__SHIFT EQU 2
Right_SW__AG EQU CYREG_PRT0_AG
Right_SW__AMUX EQU CYREG_PRT0_AMUX
Right_SW__BIE EQU CYREG_PRT0_BIE
Right_SW__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Right_SW__BYP EQU CYREG_PRT0_BYP
Right_SW__CTL EQU CYREG_PRT0_CTL
Right_SW__DM0 EQU CYREG_PRT0_DM0
Right_SW__DM1 EQU CYREG_PRT0_DM1
Right_SW__DM2 EQU CYREG_PRT0_DM2
Right_SW__DR EQU CYREG_PRT0_DR
Right_SW__INP_DIS EQU CYREG_PRT0_INP_DIS
Right_SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Right_SW__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Right_SW__LCD_EN EQU CYREG_PRT0_LCD_EN
Right_SW__MASK EQU 0x04
Right_SW__PORT EQU 0
Right_SW__PRT EQU CYREG_PRT0_PRT
Right_SW__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Right_SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Right_SW__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Right_SW__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Right_SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Right_SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Right_SW__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Right_SW__PS EQU CYREG_PRT0_PS
Right_SW__SHIFT EQU 2
Right_SW__SLW EQU CYREG_PRT0_SLW

/* Volume_1 */
Volume_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Volume_1__0__MASK EQU 0x01
Volume_1__0__PC EQU CYREG_PRT3_PC0
Volume_1__0__PORT EQU 3
Volume_1__0__SHIFT EQU 0
Volume_1__AG EQU CYREG_PRT3_AG
Volume_1__AMUX EQU CYREG_PRT3_AMUX
Volume_1__BIE EQU CYREG_PRT3_BIE
Volume_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Volume_1__BYP EQU CYREG_PRT3_BYP
Volume_1__CTL EQU CYREG_PRT3_CTL
Volume_1__DM0 EQU CYREG_PRT3_DM0
Volume_1__DM1 EQU CYREG_PRT3_DM1
Volume_1__DM2 EQU CYREG_PRT3_DM2
Volume_1__DR EQU CYREG_PRT3_DR
Volume_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Volume_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Volume_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Volume_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Volume_1__MASK EQU 0x01
Volume_1__PORT EQU 3
Volume_1__PRT EQU CYREG_PRT3_PRT
Volume_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Volume_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Volume_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Volume_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Volume_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Volume_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Volume_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Volume_1__PS EQU CYREG_PRT3_PS
Volume_1__SHIFT EQU 0
Volume_1__SLW EQU CYREG_PRT3_SLW

/* Volume_2 */
Volume_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Volume_2__0__MASK EQU 0x02
Volume_2__0__PC EQU CYREG_PRT3_PC1
Volume_2__0__PORT EQU 3
Volume_2__0__SHIFT EQU 1
Volume_2__AG EQU CYREG_PRT3_AG
Volume_2__AMUX EQU CYREG_PRT3_AMUX
Volume_2__BIE EQU CYREG_PRT3_BIE
Volume_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Volume_2__BYP EQU CYREG_PRT3_BYP
Volume_2__CTL EQU CYREG_PRT3_CTL
Volume_2__DM0 EQU CYREG_PRT3_DM0
Volume_2__DM1 EQU CYREG_PRT3_DM1
Volume_2__DM2 EQU CYREG_PRT3_DM2
Volume_2__DR EQU CYREG_PRT3_DR
Volume_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Volume_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Volume_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Volume_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Volume_2__MASK EQU 0x02
Volume_2__PORT EQU 3
Volume_2__PRT EQU CYREG_PRT3_PRT
Volume_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Volume_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Volume_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Volume_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Volume_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Volume_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Volume_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Volume_2__PS EQU CYREG_PRT3_PS
Volume_2__SHIFT EQU 1
Volume_2__SLW EQU CYREG_PRT3_SLW

/* Power_LED */
Power_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Power_LED__0__MASK EQU 0x20
Power_LED__0__PC EQU CYREG_PRT3_PC5
Power_LED__0__PORT EQU 3
Power_LED__0__SHIFT EQU 5
Power_LED__AG EQU CYREG_PRT3_AG
Power_LED__AMUX EQU CYREG_PRT3_AMUX
Power_LED__BIE EQU CYREG_PRT3_BIE
Power_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Power_LED__BYP EQU CYREG_PRT3_BYP
Power_LED__CTL EQU CYREG_PRT3_CTL
Power_LED__DM0 EQU CYREG_PRT3_DM0
Power_LED__DM1 EQU CYREG_PRT3_DM1
Power_LED__DM2 EQU CYREG_PRT3_DM2
Power_LED__DR EQU CYREG_PRT3_DR
Power_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
Power_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Power_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Power_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
Power_LED__MASK EQU 0x20
Power_LED__PORT EQU 3
Power_LED__PRT EQU CYREG_PRT3_PRT
Power_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Power_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Power_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Power_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Power_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Power_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Power_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Power_LED__PS EQU CYREG_PRT3_PS
Power_LED__SHIFT EQU 5
Power_LED__SLW EQU CYREG_PRT3_SLW

/* i_Input_1 */
i_Input_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
i_Input_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
i_Input_1__INTC_MASK EQU 0x80
i_Input_1__INTC_NUMBER EQU 7
i_Input_1__INTC_PRIOR_NUM EQU 7
i_Input_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
i_Input_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
i_Input_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* i_Input_2 */
i_Input_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
i_Input_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
i_Input_2__INTC_MASK EQU 0x100
i_Input_2__INTC_NUMBER EQU 8
i_Input_2__INTC_PRIOR_NUM EQU 7
i_Input_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
i_Input_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
i_Input_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Input_1_SW */
Input_1_SW__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Input_1_SW__0__MASK EQU 0x01
Input_1_SW__0__PC EQU CYREG_PRT2_PC0
Input_1_SW__0__PORT EQU 2
Input_1_SW__0__SHIFT EQU 0
Input_1_SW__AG EQU CYREG_PRT2_AG
Input_1_SW__AMUX EQU CYREG_PRT2_AMUX
Input_1_SW__BIE EQU CYREG_PRT2_BIE
Input_1_SW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Input_1_SW__BYP EQU CYREG_PRT2_BYP
Input_1_SW__CTL EQU CYREG_PRT2_CTL
Input_1_SW__DM0 EQU CYREG_PRT2_DM0
Input_1_SW__DM1 EQU CYREG_PRT2_DM1
Input_1_SW__DM2 EQU CYREG_PRT2_DM2
Input_1_SW__DR EQU CYREG_PRT2_DR
Input_1_SW__INP_DIS EQU CYREG_PRT2_INP_DIS
Input_1_SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Input_1_SW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Input_1_SW__LCD_EN EQU CYREG_PRT2_LCD_EN
Input_1_SW__MASK EQU 0x01
Input_1_SW__PORT EQU 2
Input_1_SW__PRT EQU CYREG_PRT2_PRT
Input_1_SW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Input_1_SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Input_1_SW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Input_1_SW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Input_1_SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Input_1_SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Input_1_SW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Input_1_SW__PS EQU CYREG_PRT2_PS
Input_1_SW__SHIFT EQU 0
Input_1_SW__SLW EQU CYREG_PRT2_SLW

/* Input_2_SW */
Input_2_SW__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Input_2_SW__0__MASK EQU 0x08
Input_2_SW__0__PC EQU CYREG_PRT0_PC3
Input_2_SW__0__PORT EQU 0
Input_2_SW__0__SHIFT EQU 3
Input_2_SW__AG EQU CYREG_PRT0_AG
Input_2_SW__AMUX EQU CYREG_PRT0_AMUX
Input_2_SW__BIE EQU CYREG_PRT0_BIE
Input_2_SW__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Input_2_SW__BYP EQU CYREG_PRT0_BYP
Input_2_SW__CTL EQU CYREG_PRT0_CTL
Input_2_SW__DM0 EQU CYREG_PRT0_DM0
Input_2_SW__DM1 EQU CYREG_PRT0_DM1
Input_2_SW__DM2 EQU CYREG_PRT0_DM2
Input_2_SW__DR EQU CYREG_PRT0_DR
Input_2_SW__INP_DIS EQU CYREG_PRT0_INP_DIS
Input_2_SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Input_2_SW__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Input_2_SW__LCD_EN EQU CYREG_PRT0_LCD_EN
Input_2_SW__MASK EQU 0x08
Input_2_SW__PORT EQU 0
Input_2_SW__PRT EQU CYREG_PRT0_PRT
Input_2_SW__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Input_2_SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Input_2_SW__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Input_2_SW__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Input_2_SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Input_2_SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Input_2_SW__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Input_2_SW__PS EQU CYREG_PRT0_PS
Input_2_SW__SHIFT EQU 3
Input_2_SW__SLW EQU CYREG_PRT0_SLW

/* Volume_ADC_ADC_SAR */
Volume_ADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
Volume_ADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
Volume_ADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
Volume_ADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
Volume_ADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
Volume_ADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
Volume_ADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
Volume_ADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
Volume_ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
Volume_ADC_ADC_SAR__PM_ACT_MSK EQU 0x02
Volume_ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
Volume_ADC_ADC_SAR__PM_STBY_MSK EQU 0x02
Volume_ADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
Volume_ADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
Volume_ADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
Volume_ADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
Volume_ADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
Volume_ADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
Volume_ADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
Volume_ADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* Volume_ADC_IRQ */
Volume_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Volume_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Volume_ADC_IRQ__INTC_MASK EQU 0x10
Volume_ADC_IRQ__INTC_NUMBER EQU 4
Volume_ADC_IRQ__INTC_PRIOR_NUM EQU 7
Volume_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
Volume_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Volume_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Volume_ADC_theACLK */
Volume_ADC_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Volume_ADC_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Volume_ADC_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Volume_ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
Volume_ADC_theACLK__INDEX EQU 0x00
Volume_ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Volume_ADC_theACLK__PM_ACT_MSK EQU 0x01
Volume_ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Volume_ADC_theACLK__PM_STBY_MSK EQU 0x01

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x02
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x04
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x04

/* timer_clock_1 */
timer_clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock_1__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_1__INDEX EQU 0x01
timer_clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_1__PM_ACT_MSK EQU 0x02
timer_clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_1__PM_STBY_MSK EQU 0x02

/* Button_Timer_Interrupt */
Button_Timer_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Button_Timer_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Button_Timer_Interrupt__INTC_MASK EQU 0x01
Button_Timer_Interrupt__INTC_NUMBER EQU 0
Button_Timer_Interrupt__INTC_PRIOR_NUM EQU 7
Button_Timer_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Button_Timer_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Button_Timer_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Button_Timer_TimerHW */
Button_Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Button_Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Button_Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Button_Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Button_Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Button_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Button_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Button_Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Button_Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Button_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Button_Timer_TimerHW__PM_ACT_MSK EQU 0x01
Button_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Button_Timer_TimerHW__PM_STBY_MSK EQU 0x01
Button_Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Button_Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Button_Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Volume_Input */
Volume_Input__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Volume_Input__0__MASK EQU 0x04
Volume_Input__0__PC EQU CYREG_PRT3_PC2
Volume_Input__0__PORT EQU 3
Volume_Input__0__SHIFT EQU 2
Volume_Input__AG EQU CYREG_PRT3_AG
Volume_Input__AMUX EQU CYREG_PRT3_AMUX
Volume_Input__BIE EQU CYREG_PRT3_BIE
Volume_Input__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Volume_Input__BYP EQU CYREG_PRT3_BYP
Volume_Input__CTL EQU CYREG_PRT3_CTL
Volume_Input__DM0 EQU CYREG_PRT3_DM0
Volume_Input__DM1 EQU CYREG_PRT3_DM1
Volume_Input__DM2 EQU CYREG_PRT3_DM2
Volume_Input__DR EQU CYREG_PRT3_DR
Volume_Input__INP_DIS EQU CYREG_PRT3_INP_DIS
Volume_Input__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Volume_Input__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Volume_Input__LCD_EN EQU CYREG_PRT3_LCD_EN
Volume_Input__MASK EQU 0x04
Volume_Input__PORT EQU 3
Volume_Input__PRT EQU CYREG_PRT3_PRT
Volume_Input__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Volume_Input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Volume_Input__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Volume_Input__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Volume_Input__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Volume_Input__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Volume_Input__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Volume_Input__PS EQU CYREG_PRT3_PS
Volume_Input__SHIFT EQU 2
Volume_Input__SLW EQU CYREG_PRT3_SLW

/* Volume_Timer_TimerUDB */
Volume_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Volume_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Volume_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Volume_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Volume_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Volume_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Volume_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Volume_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Volume_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Volume_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Volume_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Volume_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Volume_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Volume_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Volume_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Volume_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Volume_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Volume_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Volume_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Volume_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Volume_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Volume_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Volume_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Volume_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Volume_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Volume_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Volume_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Volume_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Volume_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Volume_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Volume_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Volume_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Volume_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Volume_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Volume_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Volume_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Volume_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Volume_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Volume_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Volume_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Volume_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Volume_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Volume_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Volume_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Volume_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Volume_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Volume_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Volume_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Volume_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Volume_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Volume_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Volume_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Volume_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

/* Protection_IN */
Protection_IN__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Protection_IN__0__MASK EQU 0x20
Protection_IN__0__PC EQU CYREG_IO_PC_PRT15_PC5
Protection_IN__0__PORT EQU 15
Protection_IN__0__SHIFT EQU 5
Protection_IN__AG EQU CYREG_PRT15_AG
Protection_IN__AMUX EQU CYREG_PRT15_AMUX
Protection_IN__BIE EQU CYREG_PRT15_BIE
Protection_IN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Protection_IN__BYP EQU CYREG_PRT15_BYP
Protection_IN__CTL EQU CYREG_PRT15_CTL
Protection_IN__DM0 EQU CYREG_PRT15_DM0
Protection_IN__DM1 EQU CYREG_PRT15_DM1
Protection_IN__DM2 EQU CYREG_PRT15_DM2
Protection_IN__DR EQU CYREG_PRT15_DR
Protection_IN__INP_DIS EQU CYREG_PRT15_INP_DIS
Protection_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Protection_IN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Protection_IN__LCD_EN EQU CYREG_PRT15_LCD_EN
Protection_IN__MASK EQU 0x20
Protection_IN__PORT EQU 15
Protection_IN__PRT EQU CYREG_PRT15_PRT
Protection_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Protection_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Protection_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Protection_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Protection_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Protection_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Protection_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Protection_IN__PS EQU CYREG_PRT15_PS
Protection_IN__SHIFT EQU 5
Protection_IN__SLW EQU CYREG_PRT15_SLW

/* Input_Relais_0 */
Input_Relais_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Input_Relais_0__0__MASK EQU 0x80
Input_Relais_0__0__PC EQU CYREG_PRT0_PC7
Input_Relais_0__0__PORT EQU 0
Input_Relais_0__0__SHIFT EQU 7
Input_Relais_0__AG EQU CYREG_PRT0_AG
Input_Relais_0__AMUX EQU CYREG_PRT0_AMUX
Input_Relais_0__BIE EQU CYREG_PRT0_BIE
Input_Relais_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Input_Relais_0__BYP EQU CYREG_PRT0_BYP
Input_Relais_0__CTL EQU CYREG_PRT0_CTL
Input_Relais_0__DM0 EQU CYREG_PRT0_DM0
Input_Relais_0__DM1 EQU CYREG_PRT0_DM1
Input_Relais_0__DM2 EQU CYREG_PRT0_DM2
Input_Relais_0__DR EQU CYREG_PRT0_DR
Input_Relais_0__INP_DIS EQU CYREG_PRT0_INP_DIS
Input_Relais_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Input_Relais_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Input_Relais_0__LCD_EN EQU CYREG_PRT0_LCD_EN
Input_Relais_0__MASK EQU 0x80
Input_Relais_0__PORT EQU 0
Input_Relais_0__PRT EQU CYREG_PRT0_PRT
Input_Relais_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Input_Relais_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Input_Relais_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Input_Relais_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Input_Relais_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Input_Relais_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Input_Relais_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Input_Relais_0__PS EQU CYREG_PRT0_PS
Input_Relais_0__SHIFT EQU 7
Input_Relais_0__SLW EQU CYREG_PRT0_SLW

/* Input_Relais_1 */
Input_Relais_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Input_Relais_1__0__MASK EQU 0x40
Input_Relais_1__0__PC EQU CYREG_PRT0_PC6
Input_Relais_1__0__PORT EQU 0
Input_Relais_1__0__SHIFT EQU 6
Input_Relais_1__AG EQU CYREG_PRT0_AG
Input_Relais_1__AMUX EQU CYREG_PRT0_AMUX
Input_Relais_1__BIE EQU CYREG_PRT0_BIE
Input_Relais_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Input_Relais_1__BYP EQU CYREG_PRT0_BYP
Input_Relais_1__CTL EQU CYREG_PRT0_CTL
Input_Relais_1__DM0 EQU CYREG_PRT0_DM0
Input_Relais_1__DM1 EQU CYREG_PRT0_DM1
Input_Relais_1__DM2 EQU CYREG_PRT0_DM2
Input_Relais_1__DR EQU CYREG_PRT0_DR
Input_Relais_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Input_Relais_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Input_Relais_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Input_Relais_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Input_Relais_1__MASK EQU 0x40
Input_Relais_1__PORT EQU 0
Input_Relais_1__PRT EQU CYREG_PRT0_PRT
Input_Relais_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Input_Relais_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Input_Relais_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Input_Relais_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Input_Relais_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Input_Relais_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Input_Relais_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Input_Relais_1__PS EQU CYREG_PRT0_PS
Input_Relais_1__SHIFT EQU 6
Input_Relais_1__SLW EQU CYREG_PRT0_SLW

/* Input_Relais_2 */
Input_Relais_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Input_Relais_2__0__MASK EQU 0x20
Input_Relais_2__0__PC EQU CYREG_PRT0_PC5
Input_Relais_2__0__PORT EQU 0
Input_Relais_2__0__SHIFT EQU 5
Input_Relais_2__AG EQU CYREG_PRT0_AG
Input_Relais_2__AMUX EQU CYREG_PRT0_AMUX
Input_Relais_2__BIE EQU CYREG_PRT0_BIE
Input_Relais_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Input_Relais_2__BYP EQU CYREG_PRT0_BYP
Input_Relais_2__CTL EQU CYREG_PRT0_CTL
Input_Relais_2__DM0 EQU CYREG_PRT0_DM0
Input_Relais_2__DM1 EQU CYREG_PRT0_DM1
Input_Relais_2__DM2 EQU CYREG_PRT0_DM2
Input_Relais_2__DR EQU CYREG_PRT0_DR
Input_Relais_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Input_Relais_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Input_Relais_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Input_Relais_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Input_Relais_2__MASK EQU 0x20
Input_Relais_2__PORT EQU 0
Input_Relais_2__PRT EQU CYREG_PRT0_PRT
Input_Relais_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Input_Relais_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Input_Relais_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Input_Relais_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Input_Relais_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Input_Relais_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Input_Relais_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Input_Relais_2__PS EQU CYREG_PRT0_PS
Input_Relais_2__SHIFT EQU 5
Input_Relais_2__SLW EQU CYREG_PRT0_SLW

/* Input_Relais_3 */
Input_Relais_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Input_Relais_3__0__MASK EQU 0x10
Input_Relais_3__0__PC EQU CYREG_PRT0_PC4
Input_Relais_3__0__PORT EQU 0
Input_Relais_3__0__SHIFT EQU 4
Input_Relais_3__AG EQU CYREG_PRT0_AG
Input_Relais_3__AMUX EQU CYREG_PRT0_AMUX
Input_Relais_3__BIE EQU CYREG_PRT0_BIE
Input_Relais_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Input_Relais_3__BYP EQU CYREG_PRT0_BYP
Input_Relais_3__CTL EQU CYREG_PRT0_CTL
Input_Relais_3__DM0 EQU CYREG_PRT0_DM0
Input_Relais_3__DM1 EQU CYREG_PRT0_DM1
Input_Relais_3__DM2 EQU CYREG_PRT0_DM2
Input_Relais_3__DR EQU CYREG_PRT0_DR
Input_Relais_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Input_Relais_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Input_Relais_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Input_Relais_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Input_Relais_3__MASK EQU 0x10
Input_Relais_3__PORT EQU 0
Input_Relais_3__PRT EQU CYREG_PRT0_PRT
Input_Relais_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Input_Relais_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Input_Relais_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Input_Relais_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Input_Relais_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Input_Relais_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Input_Relais_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Input_Relais_3__PS EQU CYREG_PRT0_PS
Input_Relais_3__SHIFT EQU 4
Input_Relais_3__SLW EQU CYREG_PRT0_SLW

/* Input_Relais_4 */
Input_Relais_4__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Input_Relais_4__0__MASK EQU 0x01
Input_Relais_4__0__PC EQU CYREG_IO_PC_PRT15_PC0
Input_Relais_4__0__PORT EQU 15
Input_Relais_4__0__SHIFT EQU 0
Input_Relais_4__AG EQU CYREG_PRT15_AG
Input_Relais_4__AMUX EQU CYREG_PRT15_AMUX
Input_Relais_4__BIE EQU CYREG_PRT15_BIE
Input_Relais_4__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Input_Relais_4__BYP EQU CYREG_PRT15_BYP
Input_Relais_4__CTL EQU CYREG_PRT15_CTL
Input_Relais_4__DM0 EQU CYREG_PRT15_DM0
Input_Relais_4__DM1 EQU CYREG_PRT15_DM1
Input_Relais_4__DM2 EQU CYREG_PRT15_DM2
Input_Relais_4__DR EQU CYREG_PRT15_DR
Input_Relais_4__INP_DIS EQU CYREG_PRT15_INP_DIS
Input_Relais_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Input_Relais_4__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Input_Relais_4__LCD_EN EQU CYREG_PRT15_LCD_EN
Input_Relais_4__MASK EQU 0x01
Input_Relais_4__PORT EQU 15
Input_Relais_4__PRT EQU CYREG_PRT15_PRT
Input_Relais_4__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Input_Relais_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Input_Relais_4__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Input_Relais_4__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Input_Relais_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Input_Relais_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Input_Relais_4__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Input_Relais_4__PS EQU CYREG_PRT15_PS
Input_Relais_4__SHIFT EQU 0
Input_Relais_4__SLW EQU CYREG_PRT15_SLW

/* Input_Relais_5 */
Input_Relais_5__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Input_Relais_5__0__MASK EQU 0x02
Input_Relais_5__0__PC EQU CYREG_IO_PC_PRT15_PC1
Input_Relais_5__0__PORT EQU 15
Input_Relais_5__0__SHIFT EQU 1
Input_Relais_5__AG EQU CYREG_PRT15_AG
Input_Relais_5__AMUX EQU CYREG_PRT15_AMUX
Input_Relais_5__BIE EQU CYREG_PRT15_BIE
Input_Relais_5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Input_Relais_5__BYP EQU CYREG_PRT15_BYP
Input_Relais_5__CTL EQU CYREG_PRT15_CTL
Input_Relais_5__DM0 EQU CYREG_PRT15_DM0
Input_Relais_5__DM1 EQU CYREG_PRT15_DM1
Input_Relais_5__DM2 EQU CYREG_PRT15_DM2
Input_Relais_5__DR EQU CYREG_PRT15_DR
Input_Relais_5__INP_DIS EQU CYREG_PRT15_INP_DIS
Input_Relais_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Input_Relais_5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Input_Relais_5__LCD_EN EQU CYREG_PRT15_LCD_EN
Input_Relais_5__MASK EQU 0x02
Input_Relais_5__PORT EQU 15
Input_Relais_5__PRT EQU CYREG_PRT15_PRT
Input_Relais_5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Input_Relais_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Input_Relais_5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Input_Relais_5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Input_Relais_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Input_Relais_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Input_Relais_5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Input_Relais_5__PS EQU CYREG_PRT15_PS
Input_Relais_5__SHIFT EQU 1
Input_Relais_5__SLW EQU CYREG_PRT15_SLW

/* Input_Relais_6 */
Input_Relais_6__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Input_Relais_6__0__MASK EQU 0x04
Input_Relais_6__0__PC EQU CYREG_IO_PC_PRT15_PC2
Input_Relais_6__0__PORT EQU 15
Input_Relais_6__0__SHIFT EQU 2
Input_Relais_6__AG EQU CYREG_PRT15_AG
Input_Relais_6__AMUX EQU CYREG_PRT15_AMUX
Input_Relais_6__BIE EQU CYREG_PRT15_BIE
Input_Relais_6__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Input_Relais_6__BYP EQU CYREG_PRT15_BYP
Input_Relais_6__CTL EQU CYREG_PRT15_CTL
Input_Relais_6__DM0 EQU CYREG_PRT15_DM0
Input_Relais_6__DM1 EQU CYREG_PRT15_DM1
Input_Relais_6__DM2 EQU CYREG_PRT15_DM2
Input_Relais_6__DR EQU CYREG_PRT15_DR
Input_Relais_6__INP_DIS EQU CYREG_PRT15_INP_DIS
Input_Relais_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Input_Relais_6__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Input_Relais_6__LCD_EN EQU CYREG_PRT15_LCD_EN
Input_Relais_6__MASK EQU 0x04
Input_Relais_6__PORT EQU 15
Input_Relais_6__PRT EQU CYREG_PRT15_PRT
Input_Relais_6__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Input_Relais_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Input_Relais_6__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Input_Relais_6__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Input_Relais_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Input_Relais_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Input_Relais_6__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Input_Relais_6__PS EQU CYREG_PRT15_PS
Input_Relais_6__SHIFT EQU 2
Input_Relais_6__SLW EQU CYREG_PRT15_SLW

/* Input_Relais_7 */
Input_Relais_7__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Input_Relais_7__0__MASK EQU 0x08
Input_Relais_7__0__PC EQU CYREG_IO_PC_PRT15_PC3
Input_Relais_7__0__PORT EQU 15
Input_Relais_7__0__SHIFT EQU 3
Input_Relais_7__AG EQU CYREG_PRT15_AG
Input_Relais_7__AMUX EQU CYREG_PRT15_AMUX
Input_Relais_7__BIE EQU CYREG_PRT15_BIE
Input_Relais_7__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Input_Relais_7__BYP EQU CYREG_PRT15_BYP
Input_Relais_7__CTL EQU CYREG_PRT15_CTL
Input_Relais_7__DM0 EQU CYREG_PRT15_DM0
Input_Relais_7__DM1 EQU CYREG_PRT15_DM1
Input_Relais_7__DM2 EQU CYREG_PRT15_DM2
Input_Relais_7__DR EQU CYREG_PRT15_DR
Input_Relais_7__INP_DIS EQU CYREG_PRT15_INP_DIS
Input_Relais_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Input_Relais_7__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Input_Relais_7__LCD_EN EQU CYREG_PRT15_LCD_EN
Input_Relais_7__MASK EQU 0x08
Input_Relais_7__PORT EQU 15
Input_Relais_7__PRT EQU CYREG_PRT15_PRT
Input_Relais_7__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Input_Relais_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Input_Relais_7__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Input_Relais_7__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Input_Relais_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Input_Relais_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Input_Relais_7__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Input_Relais_7__PS EQU CYREG_PRT15_PS
Input_Relais_7__SHIFT EQU 3
Input_Relais_7__SLW EQU CYREG_PRT15_SLW

/* Protection_CLK */
Protection_CLK__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Protection_CLK__0__MASK EQU 0x02
Protection_CLK__0__PC EQU CYREG_PRT0_PC1
Protection_CLK__0__PORT EQU 0
Protection_CLK__0__SHIFT EQU 1
Protection_CLK__AG EQU CYREG_PRT0_AG
Protection_CLK__AMUX EQU CYREG_PRT0_AMUX
Protection_CLK__BIE EQU CYREG_PRT0_BIE
Protection_CLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Protection_CLK__BYP EQU CYREG_PRT0_BYP
Protection_CLK__CTL EQU CYREG_PRT0_CTL
Protection_CLK__DM0 EQU CYREG_PRT0_DM0
Protection_CLK__DM1 EQU CYREG_PRT0_DM1
Protection_CLK__DM2 EQU CYREG_PRT0_DM2
Protection_CLK__DR EQU CYREG_PRT0_DR
Protection_CLK__INP_DIS EQU CYREG_PRT0_INP_DIS
Protection_CLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Protection_CLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Protection_CLK__LCD_EN EQU CYREG_PRT0_LCD_EN
Protection_CLK__MASK EQU 0x02
Protection_CLK__PORT EQU 0
Protection_CLK__PRT EQU CYREG_PRT0_PRT
Protection_CLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Protection_CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Protection_CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Protection_CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Protection_CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Protection_CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Protection_CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Protection_CLK__PS EQU CYREG_PRT0_PS
Protection_CLK__SHIFT EQU 1
Protection_CLK__SLW EQU CYREG_PRT0_SLW

/* Protection_CLR */
Protection_CLR__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Protection_CLR__0__MASK EQU 0x01
Protection_CLR__0__PC EQU CYREG_PRT0_PC0
Protection_CLR__0__PORT EQU 0
Protection_CLR__0__SHIFT EQU 0
Protection_CLR__AG EQU CYREG_PRT0_AG
Protection_CLR__AMUX EQU CYREG_PRT0_AMUX
Protection_CLR__BIE EQU CYREG_PRT0_BIE
Protection_CLR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Protection_CLR__BYP EQU CYREG_PRT0_BYP
Protection_CLR__CTL EQU CYREG_PRT0_CTL
Protection_CLR__DM0 EQU CYREG_PRT0_DM0
Protection_CLR__DM1 EQU CYREG_PRT0_DM1
Protection_CLR__DM2 EQU CYREG_PRT0_DM2
Protection_CLR__DR EQU CYREG_PRT0_DR
Protection_CLR__INP_DIS EQU CYREG_PRT0_INP_DIS
Protection_CLR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Protection_CLR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Protection_CLR__LCD_EN EQU CYREG_PRT0_LCD_EN
Protection_CLR__MASK EQU 0x01
Protection_CLR__PORT EQU 0
Protection_CLR__PRT EQU CYREG_PRT0_PRT
Protection_CLR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Protection_CLR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Protection_CLR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Protection_CLR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Protection_CLR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Protection_CLR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Protection_CLR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Protection_CLR__PS EQU CYREG_PRT0_PS
Protection_CLR__SHIFT EQU 0
Protection_CLR__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00006FF0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
