<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Sun Nov 10 17:24:25 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt Pong_impl_1.tw1 Pong_impl_1_map.udb -gui

-----------------------------------------
Design:          pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock ref_clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock vga_clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

[IGNORED:]create_clock -name {pll_module/lscc_pll_inst/ref_clk_c} -period 83.3333333333333 [get_nets ref_clk_c]
create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]
create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>

Combinational Loops
-------------------
++++ Loop1
vga_controller/i22_4_lut/B	->	vga_controller/i22_4_lut/Z

++++ Loop2
vga_controller/i3509_2_lut/A	->	vga_controller/i3509_2_lut/Z

++++ Loop3
vga_controller/i3460_2_lut/B	->	vga_controller/i3460_2_lut/Z

++++ Loop4
vga_controller/i3505_2_lut_3_lut_4_lut/A	->	vga_controller/i3505_2_lut_3_lut_4_lut/Z

++++ Loop5
SLICE_105/D0	->	SLICE_105/F0

++++ Loop6
vga_controller/VGAHorizontalCounter/i3770_3_lut/A	->	vga_controller/VGAHorizontalCounter/i3770_3_lut/Z


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "ref_clk"</big></U></B>

create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock ref_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From ref_clk                           |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock ref_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "vga_clk"</big></U></B>

create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vga_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clk                           |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          29.684 ns |         33.688 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vga_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ref_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 20.5074%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {ref_clk} -period 83</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>.3333333333333 -waveform {0.000 41.666}</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1> [get_ports ref_clk]</A>                    |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_generated_clock -name {vga_clk} </A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>-source [get_pins {pll_module/lscc_pll_</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>inst/u_PLL_B/REFERENCECLK}] -multiply_b</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>y 67 -divide_by 32 [get_pins {pll_modul</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>e/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>   |   39.800 ns |   10.116 ns |   19   |   29.684 ns |  33.688 MHz |       67       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
game_tick_gen/counter_124__i17/D         |   10.117 ns 
game_tick_gen/counter_124__i16/D         |   12.470 ns 
game_tick_gen/counter_124__i15/D         |   12.748 ns 
game_tick_gen/counter_124__i14/D         |   15.101 ns 
game_tick_gen/counter_124__i13/D         |   15.379 ns 
game_tick_gen/counter_124__i12/D         |   17.732 ns 
game_tick_gen/counter_124__i11/D         |   18.010 ns 
game_tick_gen/counter_124__i10/D         |   20.363 ns 
vga_controller/VGAVerticalCounter/vcount_130__i9/D              
                                         |   20.641 ns 
vga_controller/VGAHorizontalCounter/hcount_128__i9/D              
                                         |   20.641 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {ref_clk} -period 83</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>.3333333333333 -waveform {0.000 41.666}</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1> [get_ports ref_clk]</A>                    |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {vga_clk} </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>-source [get_pins {pll_module/lscc_pll_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>inst/u_PLL_B/REFERENCECLK}] -multiply_b</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>y 67 -divide_by 32 [get_pins {pll_modul</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>e/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>   |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       67       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_controller/VGAVerticalCounter/vcount_130__i3/D              
                                         |    5.991 ns 
vga_controller/VGAVerticalCounter/vcount_130__i0/SP              
                                         |    5.991 ns 
vga_controller/VGAVerticalCounter/vcount_130__i9/SP              
                                         |    5.991 ns 
{vga_controller/VGAVerticalCounter/vcount_130__i7/SP   vga_controller/VGAVerticalCounter/vcount_130__i8/SP}              
                                         |    5.991 ns 
{vga_controller/VGAVerticalCounter/vcount_130__i5/SP   vga_controller/VGAVerticalCounter/vcount_130__i6/SP}              
                                         |    5.991 ns 
{vga_controller/VGAVerticalCounter/vcount_130__i3/SP   vga_controller/VGAVerticalCounter/vcount_130__i4/SP}              
                                         |    5.991 ns 
{vga_controller/VGAVerticalCounter/vcount_130__i1/SP   vga_controller/VGAVerticalCounter/vcount_130__i2/SP}              
                                         |    5.991 ns 
vga_controller/VGAVerticalCounter/vcount_130__i1/D              
                                         |    5.991 ns 
vga_controller/VGAVerticalCounter/vcount_130__i0/D              
                                         |    5.991 ns 
vga_controller/VGAVerticalCounter/vcount_130__i2/D              
                                         |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 5 Start or End Points      |           Type           
-------------------------------------------------------------------
hsync                                   |                    output
vsync                                   |                    output
red                                     |                    output
green                                   |                    output
blue                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         5
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
y_ball_res1_i5                          |                  No Clock
y_ball_res1_i6                          |                  No Clock
x_ball_res2_i0                          |                  No Clock
x_ball_res2_i3                          |                  No Clock
x_ball_res2_i4                          |                  No Clock
x_ball_res2_i5                          |                  No Clock
x_ball_res2_i6                          |                  No Clock
x_ball_res2_i1                          |                  No Clock
x_ball_res2_i2                          |                  No Clock
y_ball_res1_i9                          |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       116
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
67 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i17/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 10.116 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           29.485
-----------------------------------------   ------
End-of-path arrival time( ns )              34.295

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/CK",
        "phy_name":"SLICE_21/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/Q",
        "phy_name":"SLICE_21/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i17/D",
        "phy_name":"SLICE_12/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i0/CK",
            "phy_name":"SLICE_21/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i0/Q",
            "phy_name":"SLICE_21/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/C1",
            "phy_name":"SLICE_21/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/CO1",
            "phy_name":"SLICE_21/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2212",
            "phy_name":"game_tick_gen/n2212"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5451",
            "phy_name":"game_tick_gen/n5451"
        },
        "arrive":10.973,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":11.251,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2214",
            "phy_name":"game_tick_gen/n2214"
        },
        "arrive":13.326,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI0",
            "phy_name":"SLICE_19/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO0",
            "phy_name":"SLICE_19/COUT0"
        },
        "arrive":13.604,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5454",
            "phy_name":"game_tick_gen/n5454"
        },
        "arrive":13.604,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI1",
            "phy_name":"SLICE_19/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO1",
            "phy_name":"SLICE_19/COUT1"
        },
        "arrive":13.882,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2216",
            "phy_name":"game_tick_gen/n2216"
        },
        "arrive":15.957,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":16.235,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5457",
            "phy_name":"game_tick_gen/n5457"
        },
        "arrive":16.235,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":16.513,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2218",
            "phy_name":"game_tick_gen/n2218"
        },
        "arrive":18.588,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI0",
            "phy_name":"SLICE_17/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO0",
            "phy_name":"SLICE_17/COUT0"
        },
        "arrive":18.866,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5460",
            "phy_name":"game_tick_gen/n5460"
        },
        "arrive":18.866,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI1",
            "phy_name":"SLICE_17/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO1",
            "phy_name":"SLICE_17/COUT1"
        },
        "arrive":19.144,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2220",
            "phy_name":"game_tick_gen/n2220"
        },
        "arrive":21.219,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI0",
            "phy_name":"SLICE_16/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO0",
            "phy_name":"SLICE_16/COUT0"
        },
        "arrive":21.497,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5463",
            "phy_name":"game_tick_gen/n5463"
        },
        "arrive":21.497,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI1",
            "phy_name":"SLICE_16/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO1",
            "phy_name":"SLICE_16/COUT1"
        },
        "arrive":21.775,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2222",
            "phy_name":"game_tick_gen/n2222"
        },
        "arrive":23.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CI0",
            "phy_name":"SLICE_15/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CO0",
            "phy_name":"SLICE_15/COUT0"
        },
        "arrive":24.128,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5466",
            "phy_name":"game_tick_gen/n5466"
        },
        "arrive":24.128,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CI1",
            "phy_name":"SLICE_15/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CO1",
            "phy_name":"SLICE_15/COUT1"
        },
        "arrive":24.406,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2224",
            "phy_name":"game_tick_gen/n2224"
        },
        "arrive":26.481,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/CI0",
            "phy_name":"SLICE_14/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/CO0",
            "phy_name":"SLICE_14/COUT0"
        },
        "arrive":26.759,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5469",
            "phy_name":"game_tick_gen/n5469"
        },
        "arrive":26.759,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/CI1",
            "phy_name":"SLICE_14/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/CO1",
            "phy_name":"SLICE_14/COUT1"
        },
        "arrive":27.037,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2226",
            "phy_name":"game_tick_gen/n2226"
        },
        "arrive":29.112,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_17/CI0",
            "phy_name":"SLICE_13/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_17/CO0",
            "phy_name":"SLICE_13/COUT0"
        },
        "arrive":29.390,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5472",
            "phy_name":"game_tick_gen/n5472"
        },
        "arrive":29.390,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_17/CI1",
            "phy_name":"SLICE_13/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_17/CO1",
            "phy_name":"SLICE_13/COUT1"
        },
        "arrive":29.668,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2228",
            "phy_name":"game_tick_gen/n2228"
        },
        "arrive":31.743,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_19/D0",
            "phy_name":"SLICE_12/D0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_19/S0",
            "phy_name":"SLICE_12/F0"
        },
        "arrive":32.220,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[17]",
            "phy_name":"game_tick_gen/n77[17]"
        },
        "arrive":34.295,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/CI1->game_tick_gen/counter_124_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.775  2       
game_tick_gen/n2222                                       NET DELAY            2.075        23.850  1       
game_tick_gen/counter_124_add_4_13/CI0->game_tick_gen/counter_124_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        24.128  2       
game_tick_gen/n5466                                       NET DELAY            0.000        24.128  1       
game_tick_gen/counter_124_add_4_13/CI1->game_tick_gen/counter_124_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        24.406  2       
game_tick_gen/n2224                                       NET DELAY            2.075        26.481  1       
game_tick_gen/counter_124_add_4_15/CI0->game_tick_gen/counter_124_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.759  2       
game_tick_gen/n5469                                       NET DELAY            0.000        26.759  1       
game_tick_gen/counter_124_add_4_15/CI1->game_tick_gen/counter_124_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.037  2       
game_tick_gen/n2226                                       NET DELAY            2.075        29.112  1       
game_tick_gen/counter_124_add_4_17/CI0->game_tick_gen/counter_124_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.390  2       
game_tick_gen/n5472                                       NET DELAY            0.000        29.390  1       
game_tick_gen/counter_124_add_4_17/CI1->game_tick_gen/counter_124_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.668  2       
game_tick_gen/n2228                                       NET DELAY            2.075        31.743  1       
game_tick_gen/counter_124_add_4_19/D0->game_tick_gen/counter_124_add_4_19/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        32.220  1       
game_tick_gen/n77[17]                                     NET DELAY            2.075        34.295  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i17/CK",
        "phy_name":"SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i16/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 18
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 12.469 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           27.132
-----------------------------------------   ------
End-of-path arrival time( ns )              31.942

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/CK",
        "phy_name":"SLICE_21/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/Q",
        "phy_name":"SLICE_21/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i16/D",
        "phy_name":"SLICE_13/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i0/CK",
            "phy_name":"SLICE_21/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i0/Q",
            "phy_name":"SLICE_21/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/C1",
            "phy_name":"SLICE_21/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/CO1",
            "phy_name":"SLICE_21/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2212",
            "phy_name":"game_tick_gen/n2212"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5451",
            "phy_name":"game_tick_gen/n5451"
        },
        "arrive":10.973,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":11.251,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2214",
            "phy_name":"game_tick_gen/n2214"
        },
        "arrive":13.326,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI0",
            "phy_name":"SLICE_19/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO0",
            "phy_name":"SLICE_19/COUT0"
        },
        "arrive":13.604,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5454",
            "phy_name":"game_tick_gen/n5454"
        },
        "arrive":13.604,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI1",
            "phy_name":"SLICE_19/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO1",
            "phy_name":"SLICE_19/COUT1"
        },
        "arrive":13.882,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2216",
            "phy_name":"game_tick_gen/n2216"
        },
        "arrive":15.957,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":16.235,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5457",
            "phy_name":"game_tick_gen/n5457"
        },
        "arrive":16.235,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":16.513,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2218",
            "phy_name":"game_tick_gen/n2218"
        },
        "arrive":18.588,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI0",
            "phy_name":"SLICE_17/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO0",
            "phy_name":"SLICE_17/COUT0"
        },
        "arrive":18.866,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5460",
            "phy_name":"game_tick_gen/n5460"
        },
        "arrive":18.866,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI1",
            "phy_name":"SLICE_17/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO1",
            "phy_name":"SLICE_17/COUT1"
        },
        "arrive":19.144,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2220",
            "phy_name":"game_tick_gen/n2220"
        },
        "arrive":21.219,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI0",
            "phy_name":"SLICE_16/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO0",
            "phy_name":"SLICE_16/COUT0"
        },
        "arrive":21.497,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5463",
            "phy_name":"game_tick_gen/n5463"
        },
        "arrive":21.497,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI1",
            "phy_name":"SLICE_16/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO1",
            "phy_name":"SLICE_16/COUT1"
        },
        "arrive":21.775,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2222",
            "phy_name":"game_tick_gen/n2222"
        },
        "arrive":23.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CI0",
            "phy_name":"SLICE_15/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CO0",
            "phy_name":"SLICE_15/COUT0"
        },
        "arrive":24.128,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5466",
            "phy_name":"game_tick_gen/n5466"
        },
        "arrive":24.128,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CI1",
            "phy_name":"SLICE_15/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CO1",
            "phy_name":"SLICE_15/COUT1"
        },
        "arrive":24.406,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2224",
            "phy_name":"game_tick_gen/n2224"
        },
        "arrive":26.481,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/CI0",
            "phy_name":"SLICE_14/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/CO0",
            "phy_name":"SLICE_14/COUT0"
        },
        "arrive":26.759,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5469",
            "phy_name":"game_tick_gen/n5469"
        },
        "arrive":26.759,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/CI1",
            "phy_name":"SLICE_14/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/CO1",
            "phy_name":"SLICE_14/COUT1"
        },
        "arrive":27.037,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2226",
            "phy_name":"game_tick_gen/n2226"
        },
        "arrive":29.112,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_17/CI0",
            "phy_name":"SLICE_13/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_17/CO0",
            "phy_name":"SLICE_13/COUT0"
        },
        "arrive":29.390,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5472",
            "phy_name":"game_tick_gen/n5472"
        },
        "arrive":29.390,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_17/D1",
            "phy_name":"SLICE_13/D1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_17/S1",
            "phy_name":"SLICE_13/F1"
        },
        "arrive":29.867,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[16]",
            "phy_name":"game_tick_gen/n77[16]"
        },
        "arrive":31.942,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/CI1->game_tick_gen/counter_124_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.775  2       
game_tick_gen/n2222                                       NET DELAY            2.075        23.850  1       
game_tick_gen/counter_124_add_4_13/CI0->game_tick_gen/counter_124_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        24.128  2       
game_tick_gen/n5466                                       NET DELAY            0.000        24.128  1       
game_tick_gen/counter_124_add_4_13/CI1->game_tick_gen/counter_124_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        24.406  2       
game_tick_gen/n2224                                       NET DELAY            2.075        26.481  1       
game_tick_gen/counter_124_add_4_15/CI0->game_tick_gen/counter_124_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.759  2       
game_tick_gen/n5469                                       NET DELAY            0.000        26.759  1       
game_tick_gen/counter_124_add_4_15/CI1->game_tick_gen/counter_124_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.037  2       
game_tick_gen/n2226                                       NET DELAY            2.075        29.112  1       
game_tick_gen/counter_124_add_4_17/CI0->game_tick_gen/counter_124_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.390  2       
game_tick_gen/n5472                                       NET DELAY            0.000        29.390  1       
game_tick_gen/counter_124_add_4_17/D1->game_tick_gen/counter_124_add_4_17/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        29.867  1       
game_tick_gen/n77[16]                                     NET DELAY            2.075        31.942  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i15/CK",
        "phy_name":"SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i15/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 17
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 12.747 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           26.854
-----------------------------------------   ------
End-of-path arrival time( ns )              31.664

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/CK",
        "phy_name":"SLICE_21/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/Q",
        "phy_name":"SLICE_21/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i15/D",
        "phy_name":"SLICE_13/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i0/CK",
            "phy_name":"SLICE_21/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i0/Q",
            "phy_name":"SLICE_21/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/C1",
            "phy_name":"SLICE_21/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/CO1",
            "phy_name":"SLICE_21/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2212",
            "phy_name":"game_tick_gen/n2212"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5451",
            "phy_name":"game_tick_gen/n5451"
        },
        "arrive":10.973,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":11.251,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2214",
            "phy_name":"game_tick_gen/n2214"
        },
        "arrive":13.326,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI0",
            "phy_name":"SLICE_19/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO0",
            "phy_name":"SLICE_19/COUT0"
        },
        "arrive":13.604,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5454",
            "phy_name":"game_tick_gen/n5454"
        },
        "arrive":13.604,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI1",
            "phy_name":"SLICE_19/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO1",
            "phy_name":"SLICE_19/COUT1"
        },
        "arrive":13.882,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2216",
            "phy_name":"game_tick_gen/n2216"
        },
        "arrive":15.957,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":16.235,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5457",
            "phy_name":"game_tick_gen/n5457"
        },
        "arrive":16.235,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":16.513,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2218",
            "phy_name":"game_tick_gen/n2218"
        },
        "arrive":18.588,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI0",
            "phy_name":"SLICE_17/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO0",
            "phy_name":"SLICE_17/COUT0"
        },
        "arrive":18.866,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5460",
            "phy_name":"game_tick_gen/n5460"
        },
        "arrive":18.866,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI1",
            "phy_name":"SLICE_17/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO1",
            "phy_name":"SLICE_17/COUT1"
        },
        "arrive":19.144,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2220",
            "phy_name":"game_tick_gen/n2220"
        },
        "arrive":21.219,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI0",
            "phy_name":"SLICE_16/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO0",
            "phy_name":"SLICE_16/COUT0"
        },
        "arrive":21.497,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5463",
            "phy_name":"game_tick_gen/n5463"
        },
        "arrive":21.497,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI1",
            "phy_name":"SLICE_16/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO1",
            "phy_name":"SLICE_16/COUT1"
        },
        "arrive":21.775,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2222",
            "phy_name":"game_tick_gen/n2222"
        },
        "arrive":23.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CI0",
            "phy_name":"SLICE_15/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CO0",
            "phy_name":"SLICE_15/COUT0"
        },
        "arrive":24.128,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5466",
            "phy_name":"game_tick_gen/n5466"
        },
        "arrive":24.128,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CI1",
            "phy_name":"SLICE_15/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CO1",
            "phy_name":"SLICE_15/COUT1"
        },
        "arrive":24.406,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2224",
            "phy_name":"game_tick_gen/n2224"
        },
        "arrive":26.481,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/CI0",
            "phy_name":"SLICE_14/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/CO0",
            "phy_name":"SLICE_14/COUT0"
        },
        "arrive":26.759,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5469",
            "phy_name":"game_tick_gen/n5469"
        },
        "arrive":26.759,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/CI1",
            "phy_name":"SLICE_14/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/CO1",
            "phy_name":"SLICE_14/COUT1"
        },
        "arrive":27.037,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2226",
            "phy_name":"game_tick_gen/n2226"
        },
        "arrive":29.112,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_17/D0",
            "phy_name":"SLICE_13/D0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_17/S0",
            "phy_name":"SLICE_13/F0"
        },
        "arrive":29.589,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[15]",
            "phy_name":"game_tick_gen/n77[15]"
        },
        "arrive":31.664,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/CI1->game_tick_gen/counter_124_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.775  2       
game_tick_gen/n2222                                       NET DELAY            2.075        23.850  1       
game_tick_gen/counter_124_add_4_13/CI0->game_tick_gen/counter_124_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        24.128  2       
game_tick_gen/n5466                                       NET DELAY            0.000        24.128  1       
game_tick_gen/counter_124_add_4_13/CI1->game_tick_gen/counter_124_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        24.406  2       
game_tick_gen/n2224                                       NET DELAY            2.075        26.481  1       
game_tick_gen/counter_124_add_4_15/CI0->game_tick_gen/counter_124_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.759  2       
game_tick_gen/n5469                                       NET DELAY            0.000        26.759  1       
game_tick_gen/counter_124_add_4_15/CI1->game_tick_gen/counter_124_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.037  2       
game_tick_gen/n2226                                       NET DELAY            2.075        29.112  1       
game_tick_gen/counter_124_add_4_17/D0->game_tick_gen/counter_124_add_4_17/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        29.589  1       
game_tick_gen/n77[15]                                     NET DELAY            2.075        31.664  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i15/CK",
        "phy_name":"SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i14/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 16
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.100 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           24.501
-----------------------------------------   ------
End-of-path arrival time( ns )              29.311

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/CK",
        "phy_name":"SLICE_21/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/Q",
        "phy_name":"SLICE_21/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i14/D",
        "phy_name":"SLICE_14/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i0/CK",
            "phy_name":"SLICE_21/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i0/Q",
            "phy_name":"SLICE_21/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/C1",
            "phy_name":"SLICE_21/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/CO1",
            "phy_name":"SLICE_21/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2212",
            "phy_name":"game_tick_gen/n2212"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5451",
            "phy_name":"game_tick_gen/n5451"
        },
        "arrive":10.973,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":11.251,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2214",
            "phy_name":"game_tick_gen/n2214"
        },
        "arrive":13.326,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI0",
            "phy_name":"SLICE_19/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO0",
            "phy_name":"SLICE_19/COUT0"
        },
        "arrive":13.604,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5454",
            "phy_name":"game_tick_gen/n5454"
        },
        "arrive":13.604,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI1",
            "phy_name":"SLICE_19/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO1",
            "phy_name":"SLICE_19/COUT1"
        },
        "arrive":13.882,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2216",
            "phy_name":"game_tick_gen/n2216"
        },
        "arrive":15.957,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":16.235,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5457",
            "phy_name":"game_tick_gen/n5457"
        },
        "arrive":16.235,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":16.513,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2218",
            "phy_name":"game_tick_gen/n2218"
        },
        "arrive":18.588,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI0",
            "phy_name":"SLICE_17/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO0",
            "phy_name":"SLICE_17/COUT0"
        },
        "arrive":18.866,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5460",
            "phy_name":"game_tick_gen/n5460"
        },
        "arrive":18.866,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI1",
            "phy_name":"SLICE_17/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO1",
            "phy_name":"SLICE_17/COUT1"
        },
        "arrive":19.144,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2220",
            "phy_name":"game_tick_gen/n2220"
        },
        "arrive":21.219,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI0",
            "phy_name":"SLICE_16/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO0",
            "phy_name":"SLICE_16/COUT0"
        },
        "arrive":21.497,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5463",
            "phy_name":"game_tick_gen/n5463"
        },
        "arrive":21.497,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI1",
            "phy_name":"SLICE_16/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO1",
            "phy_name":"SLICE_16/COUT1"
        },
        "arrive":21.775,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2222",
            "phy_name":"game_tick_gen/n2222"
        },
        "arrive":23.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CI0",
            "phy_name":"SLICE_15/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CO0",
            "phy_name":"SLICE_15/COUT0"
        },
        "arrive":24.128,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5466",
            "phy_name":"game_tick_gen/n5466"
        },
        "arrive":24.128,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CI1",
            "phy_name":"SLICE_15/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CO1",
            "phy_name":"SLICE_15/COUT1"
        },
        "arrive":24.406,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2224",
            "phy_name":"game_tick_gen/n2224"
        },
        "arrive":26.481,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/CI0",
            "phy_name":"SLICE_14/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/CO0",
            "phy_name":"SLICE_14/COUT0"
        },
        "arrive":26.759,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5469",
            "phy_name":"game_tick_gen/n5469"
        },
        "arrive":26.759,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/D1",
            "phy_name":"SLICE_14/D1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/S1",
            "phy_name":"SLICE_14/F1"
        },
        "arrive":27.236,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[14]",
            "phy_name":"game_tick_gen/n77[14]"
        },
        "arrive":29.311,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/CI1->game_tick_gen/counter_124_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.775  2       
game_tick_gen/n2222                                       NET DELAY            2.075        23.850  1       
game_tick_gen/counter_124_add_4_13/CI0->game_tick_gen/counter_124_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        24.128  2       
game_tick_gen/n5466                                       NET DELAY            0.000        24.128  1       
game_tick_gen/counter_124_add_4_13/CI1->game_tick_gen/counter_124_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        24.406  2       
game_tick_gen/n2224                                       NET DELAY            2.075        26.481  1       
game_tick_gen/counter_124_add_4_15/CI0->game_tick_gen/counter_124_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.759  2       
game_tick_gen/n5469                                       NET DELAY            0.000        26.759  1       
game_tick_gen/counter_124_add_4_15/D1->game_tick_gen/counter_124_add_4_15/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        27.236  1       
game_tick_gen/n77[14]                                     NET DELAY            2.075        29.311  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i13/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i13/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 15
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.378 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           24.223
-----------------------------------------   ------
End-of-path arrival time( ns )              29.033

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/CK",
        "phy_name":"SLICE_21/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/Q",
        "phy_name":"SLICE_21/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i13/D",
        "phy_name":"SLICE_14/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i0/CK",
            "phy_name":"SLICE_21/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i0/Q",
            "phy_name":"SLICE_21/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/C1",
            "phy_name":"SLICE_21/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/CO1",
            "phy_name":"SLICE_21/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2212",
            "phy_name":"game_tick_gen/n2212"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5451",
            "phy_name":"game_tick_gen/n5451"
        },
        "arrive":10.973,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":11.251,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2214",
            "phy_name":"game_tick_gen/n2214"
        },
        "arrive":13.326,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI0",
            "phy_name":"SLICE_19/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO0",
            "phy_name":"SLICE_19/COUT0"
        },
        "arrive":13.604,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5454",
            "phy_name":"game_tick_gen/n5454"
        },
        "arrive":13.604,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI1",
            "phy_name":"SLICE_19/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO1",
            "phy_name":"SLICE_19/COUT1"
        },
        "arrive":13.882,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2216",
            "phy_name":"game_tick_gen/n2216"
        },
        "arrive":15.957,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":16.235,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5457",
            "phy_name":"game_tick_gen/n5457"
        },
        "arrive":16.235,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":16.513,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2218",
            "phy_name":"game_tick_gen/n2218"
        },
        "arrive":18.588,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI0",
            "phy_name":"SLICE_17/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO0",
            "phy_name":"SLICE_17/COUT0"
        },
        "arrive":18.866,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5460",
            "phy_name":"game_tick_gen/n5460"
        },
        "arrive":18.866,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI1",
            "phy_name":"SLICE_17/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO1",
            "phy_name":"SLICE_17/COUT1"
        },
        "arrive":19.144,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2220",
            "phy_name":"game_tick_gen/n2220"
        },
        "arrive":21.219,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI0",
            "phy_name":"SLICE_16/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO0",
            "phy_name":"SLICE_16/COUT0"
        },
        "arrive":21.497,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5463",
            "phy_name":"game_tick_gen/n5463"
        },
        "arrive":21.497,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI1",
            "phy_name":"SLICE_16/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO1",
            "phy_name":"SLICE_16/COUT1"
        },
        "arrive":21.775,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2222",
            "phy_name":"game_tick_gen/n2222"
        },
        "arrive":23.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CI0",
            "phy_name":"SLICE_15/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CO0",
            "phy_name":"SLICE_15/COUT0"
        },
        "arrive":24.128,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5466",
            "phy_name":"game_tick_gen/n5466"
        },
        "arrive":24.128,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CI1",
            "phy_name":"SLICE_15/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CO1",
            "phy_name":"SLICE_15/COUT1"
        },
        "arrive":24.406,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2224",
            "phy_name":"game_tick_gen/n2224"
        },
        "arrive":26.481,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/D0",
            "phy_name":"SLICE_14/D0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_15/S0",
            "phy_name":"SLICE_14/F0"
        },
        "arrive":26.958,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[13]",
            "phy_name":"game_tick_gen/n77[13]"
        },
        "arrive":29.033,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/CI1->game_tick_gen/counter_124_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.775  2       
game_tick_gen/n2222                                       NET DELAY            2.075        23.850  1       
game_tick_gen/counter_124_add_4_13/CI0->game_tick_gen/counter_124_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        24.128  2       
game_tick_gen/n5466                                       NET DELAY            0.000        24.128  1       
game_tick_gen/counter_124_add_4_13/CI1->game_tick_gen/counter_124_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        24.406  2       
game_tick_gen/n2224                                       NET DELAY            2.075        26.481  1       
game_tick_gen/counter_124_add_4_15/D0->game_tick_gen/counter_124_add_4_15/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.958  1       
game_tick_gen/n77[13]                                     NET DELAY            2.075        29.033  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i13/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i12/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 14
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 17.731 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           21.870
-----------------------------------------   ------
End-of-path arrival time( ns )              26.680

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/CK",
        "phy_name":"SLICE_21/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/Q",
        "phy_name":"SLICE_21/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i12/D",
        "phy_name":"SLICE_15/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i0/CK",
            "phy_name":"SLICE_21/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i0/Q",
            "phy_name":"SLICE_21/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/C1",
            "phy_name":"SLICE_21/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/CO1",
            "phy_name":"SLICE_21/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2212",
            "phy_name":"game_tick_gen/n2212"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5451",
            "phy_name":"game_tick_gen/n5451"
        },
        "arrive":10.973,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":11.251,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2214",
            "phy_name":"game_tick_gen/n2214"
        },
        "arrive":13.326,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI0",
            "phy_name":"SLICE_19/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO0",
            "phy_name":"SLICE_19/COUT0"
        },
        "arrive":13.604,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5454",
            "phy_name":"game_tick_gen/n5454"
        },
        "arrive":13.604,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI1",
            "phy_name":"SLICE_19/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO1",
            "phy_name":"SLICE_19/COUT1"
        },
        "arrive":13.882,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2216",
            "phy_name":"game_tick_gen/n2216"
        },
        "arrive":15.957,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":16.235,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5457",
            "phy_name":"game_tick_gen/n5457"
        },
        "arrive":16.235,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":16.513,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2218",
            "phy_name":"game_tick_gen/n2218"
        },
        "arrive":18.588,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI0",
            "phy_name":"SLICE_17/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO0",
            "phy_name":"SLICE_17/COUT0"
        },
        "arrive":18.866,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5460",
            "phy_name":"game_tick_gen/n5460"
        },
        "arrive":18.866,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI1",
            "phy_name":"SLICE_17/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO1",
            "phy_name":"SLICE_17/COUT1"
        },
        "arrive":19.144,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2220",
            "phy_name":"game_tick_gen/n2220"
        },
        "arrive":21.219,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI0",
            "phy_name":"SLICE_16/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO0",
            "phy_name":"SLICE_16/COUT0"
        },
        "arrive":21.497,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5463",
            "phy_name":"game_tick_gen/n5463"
        },
        "arrive":21.497,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI1",
            "phy_name":"SLICE_16/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO1",
            "phy_name":"SLICE_16/COUT1"
        },
        "arrive":21.775,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2222",
            "phy_name":"game_tick_gen/n2222"
        },
        "arrive":23.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CI0",
            "phy_name":"SLICE_15/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/CO0",
            "phy_name":"SLICE_15/COUT0"
        },
        "arrive":24.128,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5466",
            "phy_name":"game_tick_gen/n5466"
        },
        "arrive":24.128,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/D1",
            "phy_name":"SLICE_15/D1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/S1",
            "phy_name":"SLICE_15/F1"
        },
        "arrive":24.605,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[12]",
            "phy_name":"game_tick_gen/n77[12]"
        },
        "arrive":26.680,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/CI1->game_tick_gen/counter_124_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.775  2       
game_tick_gen/n2222                                       NET DELAY            2.075        23.850  1       
game_tick_gen/counter_124_add_4_13/CI0->game_tick_gen/counter_124_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        24.128  2       
game_tick_gen/n5466                                       NET DELAY            0.000        24.128  1       
game_tick_gen/counter_124_add_4_13/D1->game_tick_gen/counter_124_add_4_13/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        24.605  1       
game_tick_gen/n77[12]                                     NET DELAY            2.075        26.680  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i11/CK",
        "phy_name":"SLICE_15/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i11/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 13
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 18.009 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           21.592
-----------------------------------------   ------
End-of-path arrival time( ns )              26.402

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/CK",
        "phy_name":"SLICE_21/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/Q",
        "phy_name":"SLICE_21/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i11/D",
        "phy_name":"SLICE_15/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i0/CK",
            "phy_name":"SLICE_21/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i0/Q",
            "phy_name":"SLICE_21/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/C1",
            "phy_name":"SLICE_21/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/CO1",
            "phy_name":"SLICE_21/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2212",
            "phy_name":"game_tick_gen/n2212"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5451",
            "phy_name":"game_tick_gen/n5451"
        },
        "arrive":10.973,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":11.251,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2214",
            "phy_name":"game_tick_gen/n2214"
        },
        "arrive":13.326,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI0",
            "phy_name":"SLICE_19/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO0",
            "phy_name":"SLICE_19/COUT0"
        },
        "arrive":13.604,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5454",
            "phy_name":"game_tick_gen/n5454"
        },
        "arrive":13.604,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI1",
            "phy_name":"SLICE_19/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO1",
            "phy_name":"SLICE_19/COUT1"
        },
        "arrive":13.882,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2216",
            "phy_name":"game_tick_gen/n2216"
        },
        "arrive":15.957,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":16.235,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5457",
            "phy_name":"game_tick_gen/n5457"
        },
        "arrive":16.235,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":16.513,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2218",
            "phy_name":"game_tick_gen/n2218"
        },
        "arrive":18.588,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI0",
            "phy_name":"SLICE_17/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO0",
            "phy_name":"SLICE_17/COUT0"
        },
        "arrive":18.866,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5460",
            "phy_name":"game_tick_gen/n5460"
        },
        "arrive":18.866,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI1",
            "phy_name":"SLICE_17/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO1",
            "phy_name":"SLICE_17/COUT1"
        },
        "arrive":19.144,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2220",
            "phy_name":"game_tick_gen/n2220"
        },
        "arrive":21.219,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI0",
            "phy_name":"SLICE_16/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO0",
            "phy_name":"SLICE_16/COUT0"
        },
        "arrive":21.497,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5463",
            "phy_name":"game_tick_gen/n5463"
        },
        "arrive":21.497,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI1",
            "phy_name":"SLICE_16/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO1",
            "phy_name":"SLICE_16/COUT1"
        },
        "arrive":21.775,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2222",
            "phy_name":"game_tick_gen/n2222"
        },
        "arrive":23.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/D0",
            "phy_name":"SLICE_15/D0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_13/S0",
            "phy_name":"SLICE_15/F0"
        },
        "arrive":24.327,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[11]",
            "phy_name":"game_tick_gen/n77[11]"
        },
        "arrive":26.402,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/CI1->game_tick_gen/counter_124_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.775  2       
game_tick_gen/n2222                                       NET DELAY            2.075        23.850  1       
game_tick_gen/counter_124_add_4_13/D0->game_tick_gen/counter_124_add_4_13/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        24.327  1       
game_tick_gen/n77[11]                                     NET DELAY            2.075        26.402  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i11/CK",
        "phy_name":"SLICE_15/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i10/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 12
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.362 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           19.239
-----------------------------------------   ------
End-of-path arrival time( ns )              24.049

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/CK",
        "phy_name":"SLICE_21/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/Q",
        "phy_name":"SLICE_21/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i10/D",
        "phy_name":"SLICE_16/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i0/CK",
            "phy_name":"SLICE_21/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i0/Q",
            "phy_name":"SLICE_21/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/C1",
            "phy_name":"SLICE_21/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/CO1",
            "phy_name":"SLICE_21/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2212",
            "phy_name":"game_tick_gen/n2212"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5451",
            "phy_name":"game_tick_gen/n5451"
        },
        "arrive":10.973,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":11.251,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2214",
            "phy_name":"game_tick_gen/n2214"
        },
        "arrive":13.326,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI0",
            "phy_name":"SLICE_19/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO0",
            "phy_name":"SLICE_19/COUT0"
        },
        "arrive":13.604,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5454",
            "phy_name":"game_tick_gen/n5454"
        },
        "arrive":13.604,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI1",
            "phy_name":"SLICE_19/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO1",
            "phy_name":"SLICE_19/COUT1"
        },
        "arrive":13.882,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2216",
            "phy_name":"game_tick_gen/n2216"
        },
        "arrive":15.957,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":16.235,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5457",
            "phy_name":"game_tick_gen/n5457"
        },
        "arrive":16.235,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":16.513,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2218",
            "phy_name":"game_tick_gen/n2218"
        },
        "arrive":18.588,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI0",
            "phy_name":"SLICE_17/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO0",
            "phy_name":"SLICE_17/COUT0"
        },
        "arrive":18.866,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5460",
            "phy_name":"game_tick_gen/n5460"
        },
        "arrive":18.866,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI1",
            "phy_name":"SLICE_17/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO1",
            "phy_name":"SLICE_17/COUT1"
        },
        "arrive":19.144,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2220",
            "phy_name":"game_tick_gen/n2220"
        },
        "arrive":21.219,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CI0",
            "phy_name":"SLICE_16/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/CO0",
            "phy_name":"SLICE_16/COUT0"
        },
        "arrive":21.497,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5463",
            "phy_name":"game_tick_gen/n5463"
        },
        "arrive":21.497,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/D1",
            "phy_name":"SLICE_16/D1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/S1",
            "phy_name":"SLICE_16/F1"
        },
        "arrive":21.974,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[10]",
            "phy_name":"game_tick_gen/n77[10]"
        },
        "arrive":24.049,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/D1->game_tick_gen/counter_124_add_4_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.974  1       
game_tick_gen/n77[10]                                     NET DELAY            2.075        24.049  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i9/CK",
        "phy_name":"SLICE_16/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i9/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 11
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.640 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           18.961
-----------------------------------------   ------
End-of-path arrival time( ns )              23.771

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/CK",
        "phy_name":"SLICE_21/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/Q",
        "phy_name":"SLICE_21/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i9/D",
        "phy_name":"SLICE_16/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i0/CK",
            "phy_name":"SLICE_21/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i0/Q",
            "phy_name":"SLICE_21/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/C1",
            "phy_name":"SLICE_21/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/CO1",
            "phy_name":"SLICE_21/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2212",
            "phy_name":"game_tick_gen/n2212"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI0",
            "phy_name":"SLICE_20/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO0",
            "phy_name":"SLICE_20/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5451",
            "phy_name":"game_tick_gen/n5451"
        },
        "arrive":10.973,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CI1",
            "phy_name":"SLICE_20/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/CO1",
            "phy_name":"SLICE_20/COUT1"
        },
        "arrive":11.251,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2214",
            "phy_name":"game_tick_gen/n2214"
        },
        "arrive":13.326,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI0",
            "phy_name":"SLICE_19/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO0",
            "phy_name":"SLICE_19/COUT0"
        },
        "arrive":13.604,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5454",
            "phy_name":"game_tick_gen/n5454"
        },
        "arrive":13.604,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CI1",
            "phy_name":"SLICE_19/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/CO1",
            "phy_name":"SLICE_19/COUT1"
        },
        "arrive":13.882,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2216",
            "phy_name":"game_tick_gen/n2216"
        },
        "arrive":15.957,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI0",
            "phy_name":"SLICE_18/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO0",
            "phy_name":"SLICE_18/COUT0"
        },
        "arrive":16.235,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5457",
            "phy_name":"game_tick_gen/n5457"
        },
        "arrive":16.235,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CI1",
            "phy_name":"SLICE_18/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_7/CO1",
            "phy_name":"SLICE_18/COUT1"
        },
        "arrive":16.513,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2218",
            "phy_name":"game_tick_gen/n2218"
        },
        "arrive":18.588,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI0",
            "phy_name":"SLICE_17/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO0",
            "phy_name":"SLICE_17/COUT0"
        },
        "arrive":18.866,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5460",
            "phy_name":"game_tick_gen/n5460"
        },
        "arrive":18.866,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CI1",
            "phy_name":"SLICE_17/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_9/CO1",
            "phy_name":"SLICE_17/COUT1"
        },
        "arrive":19.144,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n2220",
            "phy_name":"game_tick_gen/n2220"
        },
        "arrive":21.219,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/D0",
            "phy_name":"SLICE_16/D0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_11/S0",
            "phy_name":"SLICE_16/F0"
        },
        "arrive":21.696,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[9]",
            "phy_name":"game_tick_gen/n77[9]"
        },
        "arrive":23.771,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/D0->game_tick_gen/counter_124_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.696  1       
game_tick_gen/n77[9]                                      NET DELAY            2.075        23.771  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i9/CK",
        "phy_name":"SLICE_16/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_128__i0/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_128__i9/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 11
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.640 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           18.961
-----------------------------------------   ------
End-of-path arrival time( ns )              23.771

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/CK",
        "phy_name":"SLICE_6/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/Q",
        "phy_name":"SLICE_6/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i9/D",
        "phy_name":"SLICE_8/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/CK",
            "phy_name":"SLICE_6/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/Q",
            "phy_name":"SLICE_6/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"xpix[0]",
            "phy_name":"xpix[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/C1",
            "phy_name":"SLICE_6/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/CO1",
            "phy_name":"SLICE_6/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n2181",
            "phy_name":"vga_controller/VGAHorizontalCounter/n2181"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/CI0",
            "phy_name":"SLICE_11/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/CO0",
            "phy_name":"SLICE_11/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n5634",
            "phy_name":"vga_controller/VGAHorizontalCounter/n5634"
        },
        "arrive":10.973,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/CI1",
            "phy_name":"SLICE_11/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/CO1",
            "phy_name":"SLICE_11/COUT1"
        },
        "arrive":11.251,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n2183",
            "phy_name":"vga_controller/VGAHorizontalCounter/n2183"
        },
        "arrive":13.326,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_5/CI0",
            "phy_name":"SLICE_10/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_5/CO0",
            "phy_name":"SLICE_10/COUT0"
        },
        "arrive":13.604,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n5637",
            "phy_name":"vga_controller/VGAHorizontalCounter/n5637"
        },
        "arrive":13.604,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_5/CI1",
            "phy_name":"SLICE_10/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_5/CO1",
            "phy_name":"SLICE_10/COUT1"
        },
        "arrive":13.882,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n2185",
            "phy_name":"vga_controller/VGAHorizontalCounter/n2185"
        },
        "arrive":15.957,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_7/CI0",
            "phy_name":"SLICE_7/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_7/CO0",
            "phy_name":"SLICE_7/COUT0"
        },
        "arrive":16.235,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n5640",
            "phy_name":"vga_controller/VGAHorizontalCounter/n5640"
        },
        "arrive":16.235,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_7/CI1",
            "phy_name":"SLICE_7/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_7/CO1",
            "phy_name":"SLICE_7/COUT1"
        },
        "arrive":16.513,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n2187",
            "phy_name":"vga_controller/VGAHorizontalCounter/n2187"
        },
        "arrive":18.588,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_9/CI0",
            "phy_name":"SLICE_9/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_9/CO0",
            "phy_name":"SLICE_9/COUT0"
        },
        "arrive":18.866,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n5643",
            "phy_name":"vga_controller/VGAHorizontalCounter/n5643"
        },
        "arrive":18.866,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_9/CI1",
            "phy_name":"SLICE_9/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_9/CO1",
            "phy_name":"SLICE_9/COUT1"
        },
        "arrive":19.144,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n2189",
            "phy_name":"vga_controller/VGAHorizontalCounter/n2189"
        },
        "arrive":21.219,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_11/D0",
            "phy_name":"SLICE_8/D0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_11/S0",
            "phy_name":"SLICE_8/F0"
        },
        "arrive":21.696,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[9]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[9]"
        },
        "arrive":23.771,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_controller/VGAHorizontalCounter/hcount_128__i0/CK->vga_controller/VGAHorizontalCounter/hcount_128__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  4       
xpix[0]                                                   NET DELAY            2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/C1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
vga_controller/VGAHorizontalCounter/n2181
                                                          NET DELAY            2.075        10.695  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/CI0->vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
vga_controller/VGAHorizontalCounter/n5634
                                                          NET DELAY            0.000        10.973  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/CI1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
vga_controller/VGAHorizontalCounter/n2183
                                                          NET DELAY            2.075        13.326  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_5/CI0->vga_controller/VGAHorizontalCounter/hcount_128_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
vga_controller/VGAHorizontalCounter/n5637
                                                          NET DELAY            0.000        13.604  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_5/CI1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
vga_controller/VGAHorizontalCounter/n2185
                                                          NET DELAY            2.075        15.957  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_7/CI0->vga_controller/VGAHorizontalCounter/hcount_128_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
vga_controller/VGAHorizontalCounter/n5640
                                                          NET DELAY            0.000        16.235  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_7/CI1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
vga_controller/VGAHorizontalCounter/n2187
                                                          NET DELAY            2.075        18.588  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_9/CI0->vga_controller/VGAHorizontalCounter/hcount_128_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
vga_controller/VGAHorizontalCounter/n5643
                                                          NET DELAY            0.000        18.866  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_9/CI1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
vga_controller/VGAHorizontalCounter/n2189
                                                          NET DELAY            2.075        21.219  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_11/D0->vga_controller/VGAHorizontalCounter/hcount_128_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.696  1       
vga_controller/VGAHorizontalCounter/n45[9]
                                                          NET DELAY            2.075        23.771  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i9/CK",
        "phy_name":"SLICE_8/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
67 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/CK",
        "phy_name":"SLICE_21/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/Q",
        "phy_name":"SLICE_21/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/D",
        "phy_name":"SLICE_21/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i0/CK",
            "phy_name":"SLICE_21/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i0/Q",
            "phy_name":"SLICE_21/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/C1",
            "phy_name":"SLICE_21/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/S1",
            "phy_name":"SLICE_21/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[0]",
            "phy_name":"game_tick_gen/n77[0]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY        2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
game_tick_gen/n77[0]                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/CK",
        "phy_name":"SLICE_21/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_128__i0/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_128__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/CK",
        "phy_name":"SLICE_6/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/Q",
        "phy_name":"SLICE_6/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/D",
        "phy_name":"SLICE_6/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/CK",
            "phy_name":"SLICE_6/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/Q",
            "phy_name":"SLICE_6/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"xpix[0]",
            "phy_name":"xpix[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/C1",
            "phy_name":"SLICE_6/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/S1",
            "phy_name":"SLICE_6/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[0]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[0]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_controller/VGAHorizontalCounter/hcount_128__i0/CK->vga_controller/VGAHorizontalCounter/hcount_128__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  4       
xpix[0]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/C1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAHorizontalCounter/n45[0]
                                                          NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/CK",
        "phy_name":"SLICE_6/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_130__i0/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_130__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i0/CK",
        "phy_name":"SLICE_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i0/Q",
        "phy_name":"SLICE_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i0/D",
        "phy_name":"SLICE_0/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i0/CK",
            "phy_name":"SLICE_0/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i0/Q",
            "phy_name":"SLICE_0/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ypix[0]",
            "phy_name":"ypix[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130_add_4_1/C1",
            "phy_name":"SLICE_0/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130_add_4_1/S1",
            "phy_name":"SLICE_0/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/n45[0]",
            "phy_name":"vga_controller/VGAVerticalCounter/n45[0]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_controller/VGAVerticalCounter/vcount_130__i0/CK->vga_controller/VGAVerticalCounter/vcount_130__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  4       
ypix[0]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAVerticalCounter/vcount_130_add_4_1/C1->vga_controller/VGAVerticalCounter/vcount_130_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAVerticalCounter/n45[0]                  NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i0/CK",
        "phy_name":"SLICE_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i1/Q
Path End         : game_tick_gen/counter_124__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i1/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i1/Q",
        "phy_name":"SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i1/D",
        "phy_name":"SLICE_20/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i1/CK",
            "phy_name":"SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i1/Q",
            "phy_name":"SLICE_20/Q0"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[1]",
            "phy_name":"game_tick_gen/counter[1]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/C0",
            "phy_name":"SLICE_20/C0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/S0",
            "phy_name":"SLICE_20/F0"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[1]",
            "phy_name":"game_tick_gen/n77[1]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_tick_gen/counter_124__i1/CK   game_tick_gen/counter_124__i2/CK}->game_tick_gen/counter_124__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  2       
game_tick_gen/counter[1]                                  NET DELAY        2.075         8.276  1       
game_tick_gen/counter_124_add_4_3/C0->game_tick_gen/counter_124_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
game_tick_gen/n77[1]                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i1/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_128__i1/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_128__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i1/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i1/Q",
        "phy_name":"SLICE_11/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i1/D",
        "phy_name":"SLICE_11/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i1/CK",
            "phy_name":"SLICE_11/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i1/Q",
            "phy_name":"SLICE_11/Q0"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"xpix[1]",
            "phy_name":"xpix[1]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/C0",
            "phy_name":"SLICE_11/C0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/S0",
            "phy_name":"SLICE_11/F0"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[1]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[1]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_128__i1/CK   vga_controller/VGAHorizontalCounter/hcount_128__i2/CK}->vga_controller/VGAHorizontalCounter/hcount_128__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  4       
xpix[1]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/C0->vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
vga_controller/VGAHorizontalCounter/n45[1]
                                                          NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i1/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_130__i1/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_130__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i1/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i1/Q",
        "phy_name":"SLICE_5/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i1/D",
        "phy_name":"SLICE_5/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i1/CK",
            "phy_name":"SLICE_5/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i1/Q",
            "phy_name":"SLICE_5/Q0"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ypix[1]",
            "phy_name":"ypix[1]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130_add_4_3/C0",
            "phy_name":"SLICE_5/C0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130_add_4_3/S0",
            "phy_name":"SLICE_5/F0"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/n45[1]",
            "phy_name":"vga_controller/VGAVerticalCounter/n45[1]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAVerticalCounter/vcount_130__i1/CK   vga_controller/VGAVerticalCounter/vcount_130__i2/CK}->vga_controller/VGAVerticalCounter/vcount_130__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  5       
ypix[1]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAVerticalCounter/vcount_130_add_4_3/C0->vga_controller/VGAVerticalCounter/vcount_130_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
vga_controller/VGAVerticalCounter/n45[1]                  NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i1/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i2/Q
Path End         : game_tick_gen/counter_124__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i1/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i2/Q",
        "phy_name":"SLICE_20/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i2/D",
        "phy_name":"SLICE_20/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i2/CK",
            "phy_name":"SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i2/Q",
            "phy_name":"SLICE_20/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[2]",
            "phy_name":"game_tick_gen/counter[2]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/C1",
            "phy_name":"SLICE_20/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/S1",
            "phy_name":"SLICE_20/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[2]",
            "phy_name":"game_tick_gen/n77[2]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_tick_gen/counter_124__i1/CK   game_tick_gen/counter_124__i2/CK}->game_tick_gen/counter_124__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  2       
game_tick_gen/counter[2]                                  NET DELAY        2.075         8.276  1       
game_tick_gen/counter_124_add_4_3/C1->game_tick_gen/counter_124_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
game_tick_gen/n77[2]                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i1/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_128__i2/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_128__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i1/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i2/Q",
        "phy_name":"SLICE_11/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i2/D",
        "phy_name":"SLICE_11/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i2/CK",
            "phy_name":"SLICE_11/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i2/Q",
            "phy_name":"SLICE_11/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"xpix[2]",
            "phy_name":"xpix[2]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/C1",
            "phy_name":"SLICE_11/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/S1",
            "phy_name":"SLICE_11/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[2]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[2]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_128__i1/CK   vga_controller/VGAHorizontalCounter/hcount_128__i2/CK}->vga_controller/VGAHorizontalCounter/hcount_128__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  7       
xpix[2]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/C1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAHorizontalCounter/n45[2]
                                                          NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i1/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_130__i2/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_130__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i1/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i2/Q",
        "phy_name":"SLICE_5/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i2/D",
        "phy_name":"SLICE_5/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i2/CK",
            "phy_name":"SLICE_5/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i2/Q",
            "phy_name":"SLICE_5/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ypix[2]",
            "phy_name":"ypix[2]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130_add_4_3/C1",
            "phy_name":"SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130_add_4_3/S1",
            "phy_name":"SLICE_5/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/n45[2]",
            "phy_name":"vga_controller/VGAVerticalCounter/n45[2]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAVerticalCounter/vcount_130__i1/CK   vga_controller/VGAVerticalCounter/vcount_130__i2/CK}->vga_controller/VGAVerticalCounter/vcount_130__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  11      
ypix[2]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAVerticalCounter/vcount_130_add_4_3/C1->vga_controller/VGAVerticalCounter/vcount_130_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAVerticalCounter/n45[2]                  NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i1/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i3/Q
Path End         : game_tick_gen/counter_124__i3/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i3/CK",
        "phy_name":"SLICE_19/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i3/Q",
        "phy_name":"SLICE_19/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i3/D",
        "phy_name":"SLICE_19/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i3/CK",
            "phy_name":"SLICE_19/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i3/Q",
            "phy_name":"SLICE_19/Q0"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[3]",
            "phy_name":"game_tick_gen/counter[3]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/C0",
            "phy_name":"SLICE_19/C0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/S0",
            "phy_name":"SLICE_19/F0"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[3]",
            "phy_name":"game_tick_gen/n77[3]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_tick_gen/counter_124__i3/CK   game_tick_gen/counter_124__i4/CK}->game_tick_gen/counter_124__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  2       
game_tick_gen/counter[3]                                  NET DELAY        2.075         8.276  1       
game_tick_gen/counter_124_add_4_5/C0->game_tick_gen/counter_124_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
game_tick_gen/n77[3]                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i3/CK",
        "phy_name":"SLICE_19/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
