Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  d:/qurtusprime/quartus/bin64/
Quartus sim root      :  d:/qurtusprime/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  Generator.vho
Sim SDF file          :  Generator__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script d:/qurtusprime/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File Generator_run_msim_gate_vhdl.do already exists - backing up current file as Generator_run_msim_gate_vhdl.do.bak11
Probing transcript
ModelSim-Altera Info: # Reading D:/ModelSim18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do Generator_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying D:/ModelSim18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {Generator.vho}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 22:22:57 on Apr 20,2019
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work Generator.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneive_components
ModelSim-Altera Info: # -- Compiling entity hard_block
ModelSim-Altera Info: # -- Compiling architecture structure of hard_block
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Compiling entity uartRX
ModelSim-Altera Info: # -- Compiling architecture structure of uartRX
ModelSim-Altera Info: # End time: 22:22:57 on Apr 20,2019, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: vsim work.uartrx
ModelSim-Altera Info: # vsim work.uartrx 
ModelSim-Altera Info: # Start time: 22:23:59 on Apr 20,2019
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading altera.dffeas_pack
ModelSim-Altera Info: # Loading altera.altera_primitives_components
ModelSim-Altera Info: # Loading cycloneive.cycloneive_atom_pack(body)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_components
ModelSim-Altera Info: # Loading work.uartrx(structure)
ModelSim-Altera Info: # Loading work.hard_block(structure)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_obuf(arch)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_ibuf(arch)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_ena_reg(behave)
ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
ModelSim-Altera Warning: # ** Warning: Design size of 29148 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
ModelSim-Altera Info: # Expect performance to be adversely affected.
ModelSim-Altera Info: add wave -position end  sim:/uartrx/clk50
ModelSim-Altera Info: add wave -position end  sim:/uartrx/R
ModelSim-Altera Info: add wave -position end  sim:/uartrx/RX
ModelSim-Altera Info: add wave -position end  sim:/uartrx/RXOUT
ModelSim-Altera Info: add wave -position end  sim:/uartrx/ready
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: Yegor  Hostname: YEGORPC  ProcessID: 5028
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlfthz8z5s".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlfthz8z5s
ModelSim-Altera Info: force -freeze sim:/uartrx/clk50 1 0, 0 {10 ps} -r 20
ModelSim-Altera Info: force -freeze sim:/uartrx/R 0 0
ModelSim-Altera Info: force -freeze sim:/uartrx/RX 1 0
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: force -freeze sim:/uartrx/RX 1 0
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: force -freeze sim:/uartrx/RX 0 0
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: force -freeze sim:/uartrx/RX 1 0
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: # End time: 22:27:32 on Apr 20,2019, Elapsed time: 0:03:33
ModelSim-Altera Info: # Errors: 0, Warnings: 3
Info: NativeLink simulation flow was successful
