$date
	Sat Aug  2 14:35:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 4 ! Y [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 2 % sel [1:0] $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 2 ( sel [1:0] $end
$var reg 1 " Cout $end
$var reg 4 ) Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 )
b0 (
b1 '
b11 &
b0 %
b1 $
b11 #
0"
b100 !
$end
#10
b11 !
b11 )
b1 %
b1 (
b100 #
b100 &
#20
b1000 !
b1000 )
b10 %
b10 (
b1010 $
b1010 '
b1100 #
b1100 &
#30
b1110 !
b1110 )
b11 %
b11 (
#40
