20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
20	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_completo.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
21	 e:/repositories/rtl_fpga/verilog/aula15_mux/somador_1bit.vhd
