module d_latch(d, enable, q);
input d, enable;
output reg q;

always @ (d or enable)
begin
    if(enable)
        q = d;     // Transparent when enable = 1
    // else hold previous value automatically
end

endmodule
