
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.097884                       # Number of seconds simulated
sim_ticks                                 97884337000                       # Number of ticks simulated
final_tick                                97884337000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1456122                       # Simulator instruction rate (inst/s)
host_op_rate                                  1456122                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3323996617                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746696                       # Number of bytes of host memory used
host_seconds                                    29.45                       # Real time elapsed on the host
sim_insts                                    42879531                       # Number of instructions simulated
sim_ops                                      42879531                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         7252672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1736704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8989376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      7252672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7252672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       500000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          500000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           226646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            54272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              280918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         15625                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15625                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           74094306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           17742410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91836715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      74094306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         74094306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5108070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5108070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5108070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          74094306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          17742410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             96944785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      280918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15625                       # Number of write requests accepted
system.mem_ctrls.readBursts                    280918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15625                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               17324800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  653952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  323456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8989376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               500000                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  10218                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10546                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             61222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   97884268000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                280918                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                15625                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  270700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        92879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.987231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.830185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.530346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28024     30.17%     30.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37969     40.88%     71.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15456     16.64%     87.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6164      6.64%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4517      4.86%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          238      0.26%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           63      0.07%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           70      0.08%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          378      0.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        92879                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     926.866438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     74.105141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1688.528292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           219     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.34%     75.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.68%     76.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      1.03%     77.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.34%     77.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.68%     78.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.68%     78.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.34%     79.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.34%     79.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            7      2.40%     81.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           10      3.42%     85.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           12      4.11%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           10      3.42%     92.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      1.71%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            4      1.37%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            4      1.37%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            3      1.03%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.34%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            2      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           292                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.308219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.276483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.042499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              109     37.33%     37.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.68%     38.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              163     55.82%     93.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      6.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           292                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2451434750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7527059750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1353500000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9055.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27805.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       176.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   178196                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4674                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     330084.57                       # Average gap between requests
system.mem_ctrls.pageHitRate                    66.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    14579336250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      3268460000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     80033426250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                     96944785                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              272430                       # Transaction distribution
system.membus.trans_dist::ReadResp             272430                       # Transaction distribution
system.membus.trans_dist::Writeback             15625                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8488                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8488                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       577461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 577461                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port      9489376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             9489376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                9489376                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           361031500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1498496250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                    280403                       # number of replacements
system.l2.tags.tagsinuse                   497.844228                       # Cycle average of tags in use
system.l2.tags.total_refs                     2425566                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    280915                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.634519                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 121608000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      131.645118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        291.451557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         74.747553                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.257119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.569241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.145991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972352                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47684433                       # Number of tag accesses
system.l2.tags.data_accesses                 47684433                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst              1770203                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               283545                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2053748                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           380303                       # number of Writeback hits
system.l2.Writeback_hits::total                380303                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             232678                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                232678                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst               1770203                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                516223                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2286426                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1770203                       # number of overall hits
system.l2.overall_hits::cpu.data               516223                       # number of overall hits
system.l2.overall_hits::total                 2286426                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst             226646                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              45784                       # number of ReadReq misses
system.l2.ReadReq_misses::total                272430                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             8488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8488                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst              226646                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               54272                       # number of demand (read+write) misses
system.l2.demand_misses::total                 280918                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             226646                       # number of overall misses
system.l2.overall_misses::cpu.data              54272                       # number of overall misses
system.l2.overall_misses::total                280918                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst  15712638250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   3209346750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     18921985000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    444551750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     444551750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst   15712638250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    3653898500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19366536750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  15712638250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   3653898500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19366536750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst          1996849                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           329329                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2326178                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       380303                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            380303                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         241166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            241166                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1996849                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            570495                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2567344                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1996849                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           570495                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2567344                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.113502                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.139022                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.117115                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.035196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.035196                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.113502                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.095131                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.109420                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.113502                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.095131                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.109420                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 69326.783839                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 70097.561375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 69456.319054                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52374.145853                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52374.145853                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 69326.783839                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 67325.665168                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 68940.177383                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 69326.783839                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 67325.665168                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 68940.177383                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15625                       # number of writebacks
system.l2.writebacks::total                     15625                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst        226646                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         45784                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           272430                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         8488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8488                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         226646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          54272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            280918                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        226646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         54272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           280918                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst  12874726250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   2637572250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  15512298500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    340314250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    340314250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  12874726250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   2977886500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15852612750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  12874726250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   2977886500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15852612750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.113502                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.139022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.117115                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.035196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.035196                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.113502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.095131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.109420                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.113502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.095131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.109420                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 56805.442187                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 57609.039184                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56940.492971                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40093.573280                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40093.573280                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 56805.442187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 54869.665758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56431.459536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 56805.442187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 54869.665758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56431.459536                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   963634294                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2326178                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2326178                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           380303                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           241166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          241166                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3993698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1521293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5514991                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63899168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30425536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total           94324704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus              94324704                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         1663975000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2040371250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         575974500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      4900672                       # DTB read hits
system.cpu.dtb.read_misses                         12                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  4900684                       # DTB read accesses
system.cpu.dtb.write_hits                     2591623                       # DTB write hits
system.cpu.dtb.write_misses                         9                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 2591632                       # DTB write accesses
system.cpu.dtb.data_hits                      7492295                       # DTB hits
system.cpu.dtb.data_misses                         21                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  7492316                       # DTB accesses
system.cpu.itb.fetch_hits                    42879553                       # ITB hits
system.cpu.itb.fetch_misses                        31                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                42879584                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   20                       # Number of system calls
system.cpu.numCycles                        195768674                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    42879531                       # Number of instructions committed
system.cpu.committedOps                      42879531                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              40971885                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                1299602                       # Number of float alu accesses
system.cpu.num_func_calls                      813472                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      3056548                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     40971885                       # number of integer instructions
system.cpu.num_fp_insts                       1299602                       # number of float instructions
system.cpu.num_int_register_reads            67702107                       # number of times the integer registers were read
system.cpu.num_int_register_writes           34687122                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              1682060                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             1079658                       # number of times the floating registers were written
system.cpu.num_mem_refs                       7492316                       # number of memory refs
system.cpu.num_load_insts                     4900684                       # Number of load instructions
system.cpu.num_store_insts                    2591632                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  195768674                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           4157720                       # Number of branches fetched
system.cpu.op_class::No_OpClass                770129      1.80%      1.80% # Class of executed instruction
system.cpu.op_class::IntAlu                  33627141     78.42%     80.22% # Class of executed instruction
system.cpu.op_class::IntMult                   122812      0.29%     80.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     80.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                  532868      1.24%     81.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                   41813      0.10%     81.84% # Class of executed instruction
system.cpu.op_class::FloatCvt                   41919      0.10%     81.94% # Class of executed instruction
system.cpu.op_class::FloatMult                 225904      0.53%     82.47% # Class of executed instruction
system.cpu.op_class::FloatDiv                      13      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     82.47% # Class of executed instruction
system.cpu.op_class::MemRead                  4925320     11.49%     93.96% # Class of executed instruction
system.cpu.op_class::MemWrite                 2591633      6.04%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   42879552                       # Class of executed instruction
system.cpu.icache.tags.replacements           1996785                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.994268                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            40882704                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1996849                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.473608                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          27627250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.994268                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          44876402                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         44876402                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     40882704                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        40882704                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      40882704                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         40882704                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     40882704                       # number of overall hits
system.cpu.icache.overall_hits::total        40882704                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1996849                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1996849                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1996849                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1996849                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1996849                       # number of overall misses
system.cpu.icache.overall_misses::total       1996849                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  39492259750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  39492259750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  39492259750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  39492259750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  39492259750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  39492259750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     42879553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42879553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     42879553                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42879553                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     42879553                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42879553                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.046569                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.046569                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.046569                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.046569                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.046569                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.046569                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19777.288994                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19777.288994                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 19777.288994                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19777.288994                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 19777.288994                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19777.288994                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1996849                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1996849                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1996849                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1996849                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1996849                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1996849                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  35411517250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35411517250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  35411517250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35411517250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  35411517250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35411517250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.046569                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046569                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.046569                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046569                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.046569                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046569                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17733.698066                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17733.698066                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17733.698066                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17733.698066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17733.698066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17733.698066                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            570463                       # number of replacements
system.cpu.dcache.tags.tagsinuse            31.998972                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6921800                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            570495                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.132972                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          11116250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.998972                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15555085                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15555085                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      4551179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4551179                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2325821                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2325821                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        20164                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        20164                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        24636                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        24636                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       6877000                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6877000                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      6877000                       # number of overall hits
system.cpu.dcache.overall_hits::total         6877000                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       324857                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        324857                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       241166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       241166                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         4472                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4472                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       566023                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         566023                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       566023                       # number of overall misses
system.cpu.dcache.overall_misses::total        566023                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   6984190000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6984190000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3496007250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3496007250                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     58375250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     58375250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  10480197250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10480197250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  10480197250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10480197250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4876036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4876036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2566987                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566987                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        24636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        24636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        24636                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        24636                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      7443023                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7443023                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      7443023                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7443023                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.066623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.066623                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.093949                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.093949                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.181523                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.181523                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.076047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076047                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.076047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076047                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21499.275066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21499.275066                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14496.269167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14496.269167                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13053.499553                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13053.499553                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 18515.497162                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18515.497162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 18515.497162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18515.497162                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       380303                       # number of writebacks
system.cpu.dcache.writebacks::total            380303                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       324857                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       324857                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       241166                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       241166                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         4472                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4472                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       566023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       566023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       566023                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       566023                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6324696000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6324696000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3012497750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3012497750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     49429750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     49429750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9337193750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9337193750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9337193750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9337193750                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.066623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.093949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.093949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.181523                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.181523                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.076047                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.076047                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.076047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.076047                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19469.169512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19469.169512                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12491.386638                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12491.386638                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11053.164132                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11053.164132                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16496.138408                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16496.138408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16496.138408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16496.138408                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
