#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun May  4 22:51:28 2025
# Process ID: 9072
# Current directory: E:/Nano_Prosessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22788 E:\Nano_Prosessor\nanoprocessor.xpr
# Log file: E:/Nano_Prosessor/vivado.log
# Journal file: E:/Nano_Prosessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Nano_Prosessor/nanoprocessor.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Register_Bank [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Nano_Prosessor/nanoprocessor.srcs/sim_1/new/TB_Register_Bank.vhd w ]
add_files -fileset sim_1 E:/Nano_Prosessor/nanoprocessor.srcs/sim_1/new/TB_Register_Bank.vhd
update_compile_order -fileset sim_1
launch_simulation
source TB_Decoder_3_to_8.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_Register_Bank [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source TB_Register_Bank.tcl
close_sim
launch_simulation
source TB_Register_Bank.tcl
close_sim
launch_simulation
source TB_Register_Bank.tcl
close_sim
launch_simulation
source TB_Register_Bank.tcl
close_sim
close_sim
