// Seed: 4242460154
program module_0;
  final $signed(22);
  ;
endprogram
module module_1 #(
    parameter id_7 = 32'd46,
    parameter id_8 = 32'd68
) (
    input wor id_0,
    output supply1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri0 id_5
);
  module_0 modCall_1 ();
  wire _id_7;
  wire _id_8;
  wire [id_8  !=  id_8 : id_7] id_9;
  wire id_10;
endmodule
module module_2 #(
    parameter id_0 = 32'd89
) (
    input tri1 _id_0,
    input tri0 id_1,
    output wor id_2,
    input tri id_3,
    input tri id_4,
    input tri id_5,
    output uwire id_6,
    input tri1 id_7,
    input wire id_8,
    input wor id_9,
    output wor id_10,
    input supply0 id_11
);
  logic [id_0  -  !  id_0 : -1] id_13 = 1'b0;
  module_0 modCall_1 ();
endmodule
