module jk_flip_flop (
    input wire J,K,CLK,RESET,  
    output reg Q      
);
    always @(posedge CLK or posedge RESET) begin
        if (RESET) begin
            Q <= 1'b0;  
        end
        else begin
            case ({J, K})
                2'b00: Q <= Q;         
                2'b01: Q <= 1'b0;      
                2'b10: Q <= 1'b1;      
                2'b11: Q <= ~Q;        
            endcase
        end
    end
endmodule
