/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 13.0.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/bgm.v:1186.1-1675.10" *)
module post_norm(fpu_op, opas, sign, rmode, fract_in, exp_in, exp_ovf, opa_dn, opb_dn, rem_00, div_opa_ldz, output_zero, out, ine, overflow, underflow, f2i_out_sign);
  (* src = "../vtr/verilog/bgm.v:1529.2-1535.10" *)
  wire [7:0] _0000_;
  (* src = "../vtr/verilog/bgm.v:1537.2-1543.10" *)
  wire [22:0] _0001_;
  (* src = "../vtr/verilog/bgm.v:1529.2-1535.10" *)
  wire [7:0] _0002_;
  (* src = "../vtr/verilog/bgm.v:1537.2-1543.10" *)
  wire [22:0] _0003_;
  (* src = "../vtr/verilog/bgm.v:1339.25-1339.55" *)
  wire [23:0] _0004_;
  (* src = "../vtr/verilog/bgm.v:1351.22-1351.34" *)
  wire [7:0] _0005_;
  (* src = "../vtr/verilog/bgm.v:1352.22-1352.48" *)
  wire [7:0] _0006_;
  (* src = "../vtr/verilog/bgm.v:1422.25-1422.40" *)
  wire [7:0] _0007_;
  (* src = "../vtr/verilog/bgm.v:1424.25-1424.47" *)
  wire [8:0] _0008_;
  (* src = "../vtr/verilog/bgm.v:1455.21-1455.57" *)
  wire [6:0] _0009_;
  (* src = "../vtr/verilog/bgm.v:1460.21-1460.50" *)
  wire [8:0] _0010_;
  (* src = "../vtr/verilog/bgm.v:1463.21-1463.37" *)
  wire [7:0] _0011_;
  (* src = "../vtr/verilog/bgm.v:1314.21-1314.48" *)
  wire _0012_;
  (* src = "../vtr/verilog/bgm.v:1317.28-1317.55" *)
  wire _0013_;
  (* src = "../vtr/verilog/bgm.v:1330.14-1330.31" *)
  wire _0014_;
  (* src = "../vtr/verilog/bgm.v:1330.48-1330.78" *)
  wire _0015_;
  (* src = "../vtr/verilog/bgm.v:1330.14-1330.81" *)
  wire _0016_;
  (* src = "../vtr/verilog/bgm.v:1343.21-1343.46" *)
  wire _0017_;
  (* src = "../vtr/verilog/bgm.v:1343.51-1343.75" *)
  wire _0018_;
  (* src = "../vtr/verilog/bgm.v:1343.80-1343.104" *)
  wire _0019_;
  (* src = "../vtr/verilog/bgm.v:1343.80-1343.132" *)
  wire _0020_;
  (* src = "../vtr/verilog/bgm.v:1344.20-1344.45" *)
  wire _0021_;
  (* src = "../vtr/verilog/bgm.v:1344.50-1344.74" *)
  wire _0022_;
  (* src = "../vtr/verilog/bgm.v:1344.50-1344.89" *)
  wire _0023_;
  (* src = "../vtr/verilog/bgm.v:1344.50-1344.100" *)
  wire _0024_;
  (* src = "../vtr/verilog/bgm.v:1348.32-1348.55" *)
  wire _0025_;
  (* src = "../vtr/verilog/bgm.v:1355.21-1355.41" *)
  wire _0026_;
  (* src = "../vtr/verilog/bgm.v:1356.21-1356.39" *)
  wire _0027_;
  (* src = "../vtr/verilog/bgm.v:1356.21-1356.62" *)
  wire _0028_;
  (* src = "../vtr/verilog/bgm.v:1356.21-1356.82" *)
  wire _0029_;
  (* src = "../vtr/verilog/bgm.v:1363.20-1363.39" *)
  wire _0030_;
  (* src = "../vtr/verilog/bgm.v:1363.20-1363.52" *)
  wire _0031_;
  (* src = "../vtr/verilog/bgm.v:1364.6-1364.24" *)
  wire _0032_;
  (* src = "../vtr/verilog/bgm.v:1365.6-1365.26" *)
  wire _0033_;
  (* src = "../vtr/verilog/bgm.v:1366.6-1366.24" *)
  wire _0034_;
  (* src = "../vtr/verilog/bgm.v:1367.6-1367.25" *)
  wire _0035_;
  (* src = "../vtr/verilog/bgm.v:1367.6-1367.39" *)
  wire _0036_;
  (* src = "../vtr/verilog/bgm.v:1370.31-1370.54" *)
  wire _0037_;
  (* src = "../vtr/verilog/bgm.v:1371.6-1371.30" *)
  wire _0038_;
  (* src = "../vtr/verilog/bgm.v:1371.6-1371.59" *)
  wire _0039_;
  (* src = "../vtr/verilog/bgm.v:1384.6-1384.29" *)
  wire _0040_;
  (* src = "../vtr/verilog/bgm.v:1385.6-1385.30" *)
  wire _0041_;
  (* src = "../vtr/verilog/bgm.v:1385.6-1385.59" *)
  wire _0042_;
  (* src = "../vtr/verilog/bgm.v:1387.24-1387.42" *)
  wire _0043_;
  (* src = "../vtr/verilog/bgm.v:1387.47-1387.71" *)
  wire _0044_;
  (* src = "../vtr/verilog/bgm.v:1387.24-1387.72" *)
  wire _0045_;
  (* src = "../vtr/verilog/bgm.v:1388.6-1388.25" *)
  wire _0046_;
  (* src = "../vtr/verilog/bgm.v:1388.6-1388.39" *)
  wire _0047_;
  (* src = "../vtr/verilog/bgm.v:1390.23-1390.41" *)
  wire _0048_;
  (* src = "../vtr/verilog/bgm.v:1391.6-1391.26" *)
  wire _0049_;
  (* src = "../vtr/verilog/bgm.v:1411.49-1411.66" *)
  wire _0050_;
  (* src = "../vtr/verilog/bgm.v:1434.22-1434.46" *)
  wire _0051_;
  (* src = "../vtr/verilog/bgm.v:1434.22-1434.55" *)
  wire _0052_;
  (* src = "../vtr/verilog/bgm.v:1434.61-1434.81" *)
  wire _0053_;
  (* src = "../vtr/verilog/bgm.v:1465.19-1465.34" *)
  wire _0054_;
  (* src = "../vtr/verilog/bgm.v:1466.5-1466.63" *)
  wire _0055_;
  (* src = "../vtr/verilog/bgm.v:1467.15-1467.38" *)
  wire _0056_;
  (* src = "../vtr/verilog/bgm.v:1470.19-1470.35" *)
  wire _0057_;
  (* src = "../vtr/verilog/bgm.v:1470.19-1470.61" *)
  wire _0058_;
  (* src = "../vtr/verilog/bgm.v:1476.23-1476.80" *)
  wire _0059_;
  (* src = "../vtr/verilog/bgm.v:1479.28-1479.53" *)
  wire _0060_;
  (* src = "../vtr/verilog/bgm.v:1480.83-1480.107" *)
  wire _0061_;
  (* src = "../vtr/verilog/bgm.v:1483.18-1483.23" *)
  wire _0062_;
  (* src = "../vtr/verilog/bgm.v:1483.28-1483.33" *)
  wire _0063_;
  (* src = "../vtr/verilog/bgm.v:1486.16-1486.44" *)
  wire _0064_;
  (* src = "../vtr/verilog/bgm.v:1486.16-1486.54" *)
  wire _0065_;
  (* src = "../vtr/verilog/bgm.v:1489.27-1489.47" *)
  wire _0066_;
  (* src = "../vtr/verilog/bgm.v:1489.27-1489.53" *)
  wire _0067_;
  (* src = "../vtr/verilog/bgm.v:1489.27-1489.63" *)
  wire _0068_;
  (* src = "../vtr/verilog/bgm.v:1491.27-1491.32" *)
  wire _0069_;
  (* src = "../vtr/verilog/bgm.v:1491.27-1491.36" *)
  wire _0070_;
  (* src = "../vtr/verilog/bgm.v:1491.27-1491.48" *)
  wire _0071_;
  (* src = "../vtr/verilog/bgm.v:1491.97-1491.117" *)
  wire _0072_;
  (* src = "../vtr/verilog/bgm.v:1492.16-1492.32" *)
  wire _0073_;
  (* src = "../vtr/verilog/bgm.v:1497.54-1497.83" *)
  wire _0074_;
  (* src = "../vtr/verilog/bgm.v:1498.24-1498.41" *)
  wire _0075_;
  (* src = "../vtr/verilog/bgm.v:1498.61-1498.81" *)
  wire _0076_;
  (* src = "../vtr/verilog/bgm.v:1498.23-1498.83" *)
  wire _0077_;
  (* src = "../vtr/verilog/bgm.v:1500.23-1511.5" *)
  wire _0078_;
  (* src = "../vtr/verilog/bgm.v:1502.6-1502.31" *)
  wire _0079_;
  (* src = "../vtr/verilog/bgm.v:1502.6-1503.101" *)
  wire _0080_;
  (* src = "../vtr/verilog/bgm.v:1503.44-1503.60" *)
  wire _0081_;
  (* src = "../vtr/verilog/bgm.v:1503.9-1503.63" *)
  wire _0082_;
  (* src = "../vtr/verilog/bgm.v:1503.83-1503.99" *)
  wire _0083_;
  (* src = "../vtr/verilog/bgm.v:1506.16-1506.32" *)
  wire _0084_;
  (* src = "../vtr/verilog/bgm.v:1506.6-1509.8" *)
  wire _0085_;
  (* src = "../vtr/verilog/bgm.v:1507.9-1507.48" *)
  wire _0086_;
  (* src = "../vtr/verilog/bgm.v:1508.10-1508.34" *)
  wire _0087_;
  (* src = "../vtr/verilog/bgm.v:1508.10-1508.48" *)
  wire _0088_;
  (* src = "../vtr/verilog/bgm.v:1516.36-1516.57" *)
  wire _0089_;
  (* src = "../vtr/verilog/bgm.v:1516.36-1516.75" *)
  wire _0090_;
  (* src = "../vtr/verilog/bgm.v:1516.22-1516.94" *)
  wire _0091_;
  (* src = "../vtr/verilog/bgm.v:1521.44-1521.63" *)
  wire _0092_;
  (* src = "../vtr/verilog/bgm.v:1523.27-1523.46" *)
  wire _0093_;
  (* src = "../vtr/verilog/bgm.v:1523.27-1523.56" *)
  wire _0094_;
  (* src = "../vtr/verilog/bgm.v:1523.27-1523.62" *)
  wire _0095_;
  (* src = "../vtr/verilog/bgm.v:1523.27-1523.72" *)
  wire _0096_;
  (* src = "../vtr/verilog/bgm.v:1524.27-1524.46" *)
  wire _0097_;
  (* src = "../vtr/verilog/bgm.v:1524.27-1524.56" *)
  wire _0098_;
  (* src = "../vtr/verilog/bgm.v:1550.22-1550.52" *)
  wire _0099_;
  (* src = "../vtr/verilog/bgm.v:1550.22-1553.12" *)
  wire _0100_;
  (* src = "../vtr/verilog/bgm.v:1551.13-1551.37" *)
  wire _0101_;
  (* src = "../vtr/verilog/bgm.v:1552.12-1552.37" *)
  wire _0102_;
  (* src = "../vtr/verilog/bgm.v:1552.12-1552.49" *)
  wire _0103_;
  (* src = "../vtr/verilog/bgm.v:1552.12-1552.68" *)
  wire _0104_;
  (* src = "../vtr/verilog/bgm.v:1552.12-1552.87" *)
  wire _0105_;
  (* src = "../vtr/verilog/bgm.v:1556.9-1582.10" *)
  wire _0106_;
  (* src = "../vtr/verilog/bgm.v:1557.11-1560.9" *)
  wire _0107_;
  (* src = "../vtr/verilog/bgm.v:1558.11-1558.35" *)
  wire _0108_;
  (* src = "../vtr/verilog/bgm.v:1559.11-1559.35" *)
  wire _0109_;
  (* src = "../vtr/verilog/bgm.v:1563.11-1563.33" *)
  wire _0110_;
  (* src = "../vtr/verilog/bgm.v:1563.11-1580.17" *)
  wire _0111_;
  (* src = "../vtr/verilog/bgm.v:1564.15-1564.37" *)
  wire _0112_;
  (* src = "../vtr/verilog/bgm.v:1564.15-1564.46" *)
  wire _0113_;
  (* src = "../vtr/verilog/bgm.v:1564.15-1564.61" *)
  wire _0114_;
  (* src = "../vtr/verilog/bgm.v:1567.16-1572.13" *)
  wire _0115_;
  (* src = "../vtr/verilog/bgm.v:1568.13-1568.35" *)
  wire _0116_;
  (* src = "../vtr/verilog/bgm.v:1569.13-1569.40" *)
  wire _0117_;
  (* src = "../vtr/verilog/bgm.v:1569.13-1569.53" *)
  wire _0118_;
  (* src = "../vtr/verilog/bgm.v:1569.13-1569.70" *)
  wire _0119_;
  (* src = "../vtr/verilog/bgm.v:1570.13-1570.40" *)
  wire _0120_;
  (* src = "../vtr/verilog/bgm.v:1570.13-1570.49" *)
  wire _0121_;
  (* src = "../vtr/verilog/bgm.v:1570.13-1570.62" *)
  wire _0122_;
  (* src = "../vtr/verilog/bgm.v:1570.13-1570.70" *)
  wire _0123_;
  (* src = "../vtr/verilog/bgm.v:1570.13-1571.29" *)
  wire _0124_;
  (* src = "../vtr/verilog/bgm.v:1575.15-1575.33" *)
  wire _0125_;
  (* src = "../vtr/verilog/bgm.v:1575.15-1578.16" *)
  wire _0126_;
  (* src = "../vtr/verilog/bgm.v:1577.15-1577.34" *)
  wire _0127_;
  (* src = "../vtr/verilog/bgm.v:1577.15-1577.51" *)
  wire _0128_;
  (* src = "../vtr/verilog/bgm.v:1586.20-1586.48" *)
  wire _0129_;
  (* src = "../vtr/verilog/bgm.v:1586.20-1586.58" *)
  wire _0130_;
  (* src = "../vtr/verilog/bgm.v:1586.64-1586.83" *)
  wire _0131_;
  (* src = "../vtr/verilog/bgm.v:1586.20-1588.13" *)
  wire _0132_;
  (* src = "../vtr/verilog/bgm.v:1587.11-1587.34" *)
  wire _0133_;
  (* src = "../vtr/verilog/bgm.v:1587.11-1587.60" *)
  wire _0134_;
  (* src = "../vtr/verilog/bgm.v:1589.9-1589.25" *)
  wire _0135_;
  (* src = "../vtr/verilog/bgm.v:1589.9-1593.7" *)
  wire _0136_;
  (* src = "../vtr/verilog/bgm.v:1591.7-1591.28" *)
  wire _0137_;
  (* src = "../vtr/verilog/bgm.v:1591.7-1591.42" *)
  wire _0138_;
  (* src = "../vtr/verilog/bgm.v:1591.7-1591.56" *)
  wire _0139_;
  (* src = "../vtr/verilog/bgm.v:1591.7-1591.66" *)
  wire _0140_;
  (* src = "../vtr/verilog/bgm.v:1592.7-1592.29" *)
  wire _0141_;
  (* src = "../vtr/verilog/bgm.v:1592.7-1592.42" *)
  wire _0142_;
  (* src = "../vtr/verilog/bgm.v:1592.7-1592.54" *)
  wire _0143_;
  (* src = "../vtr/verilog/bgm.v:1592.7-1592.64" *)
  wire _0144_;
  (* src = "../vtr/verilog/bgm.v:1594.9-1594.26" *)
  wire _0145_;
  (* src = "../vtr/verilog/bgm.v:1594.9-1594.38" *)
  wire _0146_;
  (* src = "../vtr/verilog/bgm.v:1594.9-1594.46" *)
  wire _0147_;
  (* src = "../vtr/verilog/bgm.v:1594.9-1594.56" *)
  wire _0148_;
  (* src = "../vtr/verilog/bgm.v:1594.9-1594.77" *)
  wire _0149_;
  (* src = "../vtr/verilog/bgm.v:1594.9-1594.101" *)
  wire _0150_;
  (* src = "../vtr/verilog/bgm.v:1597.18-1597.34" *)
  wire _0151_;
  (* src = "../vtr/verilog/bgm.v:1600.27-1600.46" *)
  wire _0152_;
  (* src = "../vtr/verilog/bgm.v:1600.27-1600.60" *)
  wire _0153_;
  (* src = "../vtr/verilog/bgm.v:1601.7-1601.26" *)
  wire _0154_;
  (* src = "../vtr/verilog/bgm.v:1601.7-1601.40" *)
  wire _0155_;
  (* src = "../vtr/verilog/bgm.v:1601.7-1601.51" *)
  wire _0156_;
  (* src = "../vtr/verilog/bgm.v:1601.66-1601.82" *)
  wire _0157_;
  (* src = "../vtr/verilog/bgm.v:1619.6-1619.30" *)
  wire _0158_;
  (* src = "../vtr/verilog/bgm.v:1619.6-1619.59" *)
  wire _0159_;
  (* src = "../vtr/verilog/bgm.v:1621.28-1621.46" *)
  wire _0160_;
  (* src = "../vtr/verilog/bgm.v:1621.28-1621.59" *)
  wire _0161_;
  (* src = "../vtr/verilog/bgm.v:1622.6-1622.33" *)
  wire _0162_;
  (* src = "../vtr/verilog/bgm.v:1622.6-1622.46" *)
  wire _0163_;
  (* src = "../vtr/verilog/bgm.v:1625.26-1625.50" *)
  wire _0164_;
  (* src = "../vtr/verilog/bgm.v:1625.26-1625.61" *)
  wire _0165_;
  (* src = "../vtr/verilog/bgm.v:1625.24-1625.73" *)
  wire _0166_;
  (* src = "../vtr/verilog/bgm.v:1625.24-1625.84" *)
  wire _0167_;
  (* src = "../vtr/verilog/bgm.v:1625.24-1625.107" *)
  wire _0168_;
  (* src = "../vtr/verilog/bgm.v:1625.24-1653.6" *)
  wire _0169_;
  (* src = "../vtr/verilog/bgm.v:1627.6-1627.30" *)
  wire _0170_;
  (* src = "../vtr/verilog/bgm.v:1627.6-1633.11" *)
  wire _0171_;
  (* src = "../vtr/verilog/bgm.v:1628.11-1628.30" *)
  wire _0172_;
  (* src = "../vtr/verilog/bgm.v:1628.11-1628.43" *)
  wire _0173_;
  (* src = "../vtr/verilog/bgm.v:1629.11-1629.30" *)
  wire _0174_;
  (* src = "../vtr/verilog/bgm.v:1630.11-1630.32" *)
  wire _0175_;
  (* src = "../vtr/verilog/bgm.v:1637.7-1637.31" *)
  wire _0176_;
  (* src = "../vtr/verilog/bgm.v:1637.7-1643.10" *)
  wire _0177_;
  (* src = "../vtr/verilog/bgm.v:1638.12-1638.32" *)
  wire _0178_;
  (* src = "../vtr/verilog/bgm.v:1638.12-1638.47" *)
  wire _0179_;
  (* src = "../vtr/verilog/bgm.v:1639.12-1639.32" *)
  wire _0180_;
  (* src = "../vtr/verilog/bgm.v:1639.12-1639.47" *)
  wire _0181_;
  (* src = "../vtr/verilog/bgm.v:1639.12-1639.57" *)
  wire _0182_;
  (* src = "../vtr/verilog/bgm.v:1640.11-1640.43" *)
  wire _0183_;
  (* src = "../vtr/verilog/bgm.v:1640.11-1640.53" *)
  wire _0184_;
  (* src = "../vtr/verilog/bgm.v:1641.11-1641.29" *)
  wire _0185_;
  (* src = "../vtr/verilog/bgm.v:1641.11-1641.53" *)
  wire _0186_;
  (* src = "../vtr/verilog/bgm.v:1642.11-1642.32" *)
  wire _0187_;
  (* src = "../vtr/verilog/bgm.v:1642.11-1642.47" *)
  wire _0188_;
  (* src = "../vtr/verilog/bgm.v:1646.6-1646.31" *)
  wire _0189_;
  (* src = "../vtr/verilog/bgm.v:1646.6-1650.10" *)
  wire _0190_;
  (* src = "../vtr/verilog/bgm.v:1647.11-1647.31" *)
  wire _0191_;
  (* src = "../vtr/verilog/bgm.v:1647.11-1647.44" *)
  wire _0192_;
  (* src = "../vtr/verilog/bgm.v:1648.11-1648.30" *)
  wire _0193_;
  (* src = "../vtr/verilog/bgm.v:1649.11-1649.33" *)
  wire _0194_;
  (* src = "../vtr/verilog/bgm.v:1649.11-1649.49" *)
  wire _0195_;
  (* src = "../vtr/verilog/bgm.v:1649.11-1649.62" *)
  wire _0196_;
  (* src = "../vtr/verilog/bgm.v:1649.11-1649.72" *)
  wire _0197_;
  (* src = "../vtr/verilog/bgm.v:1655.72-1655.99" *)
  wire _0198_;
  (* src = "../vtr/verilog/bgm.v:1655.71-1655.106" *)
  wire _0199_;
  (* src = "../vtr/verilog/bgm.v:1658.6-1658.25" *)
  wire _0200_;
  (* src = "../vtr/verilog/bgm.v:1659.6-1659.23" *)
  wire _0201_;
  (* src = "../vtr/verilog/bgm.v:1659.6-1659.36" *)
  wire _0202_;
  (* src = "../vtr/verilog/bgm.v:1660.6-1660.44" *)
  wire _0203_;
  (* src = "../vtr/verilog/bgm.v:1665.20-1665.43" *)
  wire _0204_;
  (* src = "../vtr/verilog/bgm.v:1665.20-1665.51" *)
  wire _0205_;
  (* src = "../vtr/verilog/bgm.v:1667.6-1667.31" *)
  wire _0206_;
  (* src = "../vtr/verilog/bgm.v:1667.6-1667.38" *)
  wire _0207_;
  (* src = "../vtr/verilog/bgm.v:1667.6-1667.53" *)
  wire _0208_;
  (* src = "../vtr/verilog/bgm.v:1668.6-1668.24" *)
  wire _0209_;
  (* src = "../vtr/verilog/bgm.v:1668.6-1668.41" *)
  wire _0210_;
  (* src = "../vtr/verilog/bgm.v:1674.6-1674.13" *)
  wire _0211_;
  (* src = "../vtr/verilog/bgm.v:1674.18-1674.25" *)
  wire _0212_;
  (* src = "../vtr/verilog/bgm.v:1674.40-1674.56" *)
  wire _0213_;
  (* src = "../vtr/verilog/bgm.v:1294.19-1294.38" *)
  wire _0214_;
  (* src = "../vtr/verilog/bgm.v:1295.19-1295.38" *)
  wire _0215_;
  (* src = "../vtr/verilog/bgm.v:1296.19-1296.38" *)
  wire _0216_;
  (* src = "../vtr/verilog/bgm.v:1297.19-1297.38" *)
  wire _0217_;
  (* src = "../vtr/verilog/bgm.v:1324.21-1324.33" *)
  wire _0218_;
  (* src = "../vtr/verilog/bgm.v:1325.21-1325.33" *)
  wire _0219_;
  (* src = "../vtr/verilog/bgm.v:1326.21-1326.33" *)
  wire _0220_;
  (* src = "../vtr/verilog/bgm.v:1327.21-1327.33" *)
  wire _0221_;
  (* src = "../vtr/verilog/bgm.v:1640.21-1640.42" *)
  wire _0222_;
  (* src = "../vtr/verilog/bgm.v:1641.33-1641.52" *)
  wire _0223_;
  (* src = "../vtr/verilog/bgm.v:1649.36-1649.49" *)
  wire _0224_;
  (* src = "../vtr/verilog/bgm.v:1343.59-1343.74" *)
  wire _0225_;
  (* src = "../vtr/verilog/bgm.v:1344.29-1344.44" *)
  wire _0226_;
  (* src = "../vtr/verilog/bgm.v:1356.66-1356.81" *)
  wire _0227_;
  (* src = "../vtr/verilog/bgm.v:1438.62-1438.77" *)
  wire _0228_;
  (* src = "../vtr/verilog/bgm.v:1439.41-1439.56" *)
  wire _0229_;
  (* src = "../vtr/verilog/bgm.v:1466.46-1466.60" *)
  wire _0230_;
  (* src = "../vtr/verilog/bgm.v:1490.27-1490.39" *)
  wire _0231_;
  (* src = "../vtr/verilog/bgm.v:1571.14-1571.29" *)
  wire _0232_;
  (* src = "../vtr/verilog/bgm.v:1638.20-1638.32" *)
  wire _0233_;
  (* src = "../vtr/verilog/bgm.v:1642.35-1642.47" *)
  wire _0234_;
  (* src = "../vtr/verilog/bgm.v:1313.28-1313.38" *)
  wire _0235_;
  (* src = "../vtr/verilog/bgm.v:1314.33-1314.48" *)
  wire _0236_;
  (* src = "../vtr/verilog/bgm.v:1316.28-1316.39" *)
  wire _0237_;
  (* src = "../vtr/verilog/bgm.v:1317.44-1317.55" *)
  wire _0238_;
  (* src = "../vtr/verilog/bgm.v:1321.28-1321.41" *)
  wire _0239_;
  (* src = "../vtr/verilog/bgm.v:1322.28-1322.40" *)
  wire _0240_;
  (* src = "../vtr/verilog/bgm.v:1330.14-1330.21" *)
  wire _0241_;
  (* src = "../vtr/verilog/bgm.v:1330.24-1330.31" *)
  wire _0242_;
  (* src = "../vtr/verilog/bgm.v:1330.65-1330.78" *)
  wire _0243_;
  (* src = "../vtr/verilog/bgm.v:1343.21-1343.26" *)
  wire _0244_;
  (* src = "../vtr/verilog/bgm.v:1343.122-1343.131" *)
  wire _0245_;
  (* src = "../vtr/verilog/bgm.v:1344.20-1344.25" *)
  wire _0246_;
  (* src = "../vtr/verilog/bgm.v:1344.77-1344.89" *)
  wire _0247_;
  (* src = "../vtr/verilog/bgm.v:1348.32-1348.43" *)
  wire _0248_;
  (* src = "../vtr/verilog/bgm.v:1356.43-1356.62" *)
  wire _0249_;
  (* src = "../vtr/verilog/bgm.v:1363.28-1363.39" *)
  wire _0250_;
  (* src = "../vtr/verilog/bgm.v:1367.6-1367.12" *)
  wire _0251_;
  (* src = "../vtr/verilog/bgm.v:1367.28-1367.39" *)
  wire _0252_;
  (* src = "../vtr/verilog/bgm.v:1370.31-1370.42" *)
  wire _0253_;
  (* src = "../vtr/verilog/bgm.v:1371.6-1371.17" *)
  wire _0254_;
  (* src = "../vtr/verilog/bgm.v:1371.20-1371.30" *)
  wire _0255_;
  (* src = "../vtr/verilog/bgm.v:1384.6-1384.17" *)
  wire _0256_;
  (* src = "../vtr/verilog/bgm.v:1385.6-1385.17" *)
  wire _0257_;
  (* src = "../vtr/verilog/bgm.v:1385.20-1385.30" *)
  wire _0258_;
  (* src = "../vtr/verilog/bgm.v:1387.47-1387.58" *)
  wire _0259_;
  (* src = "../vtr/verilog/bgm.v:1387.45-1387.72" *)
  wire _0260_;
  (* src = "../vtr/verilog/bgm.v:1388.6-1388.12" *)
  wire _0261_;
  (* src = "../vtr/verilog/bgm.v:1388.28-1388.39" *)
  wire _0262_;
  (* src = "../vtr/verilog/bgm.v:1434.35-1434.46" *)
  wire _0263_;
  (* src = "../vtr/verilog/bgm.v:1438.25-1438.30" *)
  wire _0264_;
  (* src = "../vtr/verilog/bgm.v:1466.14-1466.63" *)
  wire _0265_;
  (* src = "../vtr/verilog/bgm.v:1467.27-1467.38" *)
  wire _0266_;
  (* src = "../vtr/verilog/bgm.v:1470.28-1470.35" *)
  wire _0267_;
  (* src = "../vtr/verilog/bgm.v:1479.46-1479.53" *)
  wire _0268_;
  (* src = "../vtr/verilog/bgm.v:1486.35-1486.44" *)
  wire _0269_;
  (* src = "../vtr/verilog/bgm.v:1486.47-1486.54" *)
  wire _0270_;
  (* src = "../vtr/verilog/bgm.v:1489.40-1489.47" *)
  wire _0271_;
  (* src = "../vtr/verilog/bgm.v:1489.50-1489.53" *)
  wire _0272_;
  (* src = "../vtr/verilog/bgm.v:1489.56-1489.63" *)
  wire _0273_;
  (* src = "../vtr/verilog/bgm.v:1491.110-1491.117" *)
  wire _0274_;
  (* src = "../vtr/verilog/bgm.v:1492.29-1492.32" *)
  wire _0275_;
  (* src = "../vtr/verilog/bgm.v:1497.19-1497.30" *)
  wire _0276_;
  (* src = "../vtr/verilog/bgm.v:1497.33-1497.50" *)
  wire _0277_;
  (* src = "../vtr/verilog/bgm.v:1498.34-1498.41" *)
  wire _0278_;
  (* src = "../vtr/verilog/bgm.v:1498.46-1498.57" *)
  wire _0279_;
  (* src = "../vtr/verilog/bgm.v:1500.23-1500.30" *)
  wire _0280_;
  (* src = "../vtr/verilog/bgm.v:1502.19-1502.31" *)
  wire _0281_;
  (* src = "../vtr/verilog/bgm.v:1503.10-1503.22" *)
  wire _0282_;
  (* src = "../vtr/verilog/bgm.v:1503.44-1503.51" *)
  wire _0283_;
  (* src = "../vtr/verilog/bgm.v:1503.83-1503.89" *)
  wire _0284_;
  (* src = "../vtr/verilog/bgm.v:1503.92-1503.99" *)
  wire _0285_;
  (* src = "../vtr/verilog/bgm.v:1506.16-1506.23" *)
  wire _0286_;
  (* src = "../vtr/verilog/bgm.v:1507.9-1507.20" *)
  wire _0287_;
  (* src = "../vtr/verilog/bgm.v:1507.36-1507.47" *)
  wire _0288_;
  (* src = "../vtr/verilog/bgm.v:1508.23-1508.34" *)
  wire _0289_;
  (* src = "../vtr/verilog/bgm.v:1516.52-1516.57" *)
  wire _0290_;
  (* src = "../vtr/verilog/bgm.v:1523.49-1523.56" *)
  wire _0291_;
  (* src = "../vtr/verilog/bgm.v:1523.59-1523.62" *)
  wire _0292_;
  (* src = "../vtr/verilog/bgm.v:1523.65-1523.72" *)
  wire _0293_;
  (* src = "../vtr/verilog/bgm.v:1524.49-1524.56" *)
  wire _0294_;
  (* src = "../vtr/verilog/bgm.v:1550.22-1550.31" *)
  wire _0295_;
  (* src = "../vtr/verilog/bgm.v:1552.12-1552.23" *)
  wire _0296_;
  (* src = "../vtr/verilog/bgm.v:1552.26-1552.37" *)
  wire _0297_;
  (* src = "../vtr/verilog/bgm.v:1558.24-1558.35" *)
  wire _0298_;
  (* src = "../vtr/verilog/bgm.v:1563.22-1563.33" *)
  wire _0299_;
  (* src = "../vtr/verilog/bgm.v:1569.25-1569.40" *)
  wire _0300_;
  (* src = "../vtr/verilog/bgm.v:1569.43-1569.53" *)
  wire _0301_;
  (* src = "../vtr/verilog/bgm.v:1586.51-1586.58" *)
  wire _0302_;
  (* src = "../vtr/verilog/bgm.v:1586.76-1586.83" *)
  wire _0303_;
  (* src = "../vtr/verilog/bgm.v:1591.18-1591.28" *)
  wire _0304_;
  (* src = "../vtr/verilog/bgm.v:1591.31-1591.42" *)
  wire _0305_;
  (* src = "../vtr/verilog/bgm.v:1591.45-1591.56" *)
  wire _0306_;
  (* src = "../vtr/verilog/bgm.v:1591.59-1591.66" *)
  wire _0307_;
  (* src = "../vtr/verilog/bgm.v:1592.18-1592.29" *)
  wire _0308_;
  (* src = "../vtr/verilog/bgm.v:1592.57-1592.64" *)
  wire _0309_;
  (* src = "../vtr/verilog/bgm.v:1594.49-1594.56" *)
  wire _0310_;
  (* src = "../vtr/verilog/bgm.v:1600.49-1600.60" *)
  wire _0311_;
  (* src = "../vtr/verilog/bgm.v:1619.6-1619.17" *)
  wire _0312_;
  (* src = "../vtr/verilog/bgm.v:1619.20-1619.30" *)
  wire _0313_;
  (* src = "../vtr/verilog/bgm.v:1621.49-1621.59" *)
  wire _0314_;
  (* src = "../vtr/verilog/bgm.v:1622.21-1622.33" *)
  wire _0315_;
  (* src = "../vtr/verilog/bgm.v:1625.24-1625.62" *)
  wire _0316_;
  (* src = "../vtr/verilog/bgm.v:1625.65-1625.73" *)
  wire _0317_;
  (* src = "../vtr/verilog/bgm.v:1625.76-1625.84" *)
  wire _0318_;
  (* src = "../vtr/verilog/bgm.v:1627.23-1627.30" *)
  wire _0319_;
  (* src = "../vtr/verilog/bgm.v:1628.19-1628.30" *)
  wire _0320_;
  (* src = "../vtr/verilog/bgm.v:1637.20-1637.31" *)
  wire _0321_;
  (* src = "../vtr/verilog/bgm.v:1639.50-1639.57" *)
  wire _0322_;
  (* src = "../vtr/verilog/bgm.v:1640.11-1640.17" *)
  wire _0323_;
  (* src = "../vtr/verilog/bgm.v:1640.46-1640.53" *)
  wire _0324_;
  (* src = "../vtr/verilog/bgm.v:1641.11-1641.17" *)
  wire _0325_;
  (* src = "../vtr/verilog/bgm.v:1642.11-1642.17" *)
  wire _0326_;
  (* src = "../vtr/verilog/bgm.v:1646.6-1646.17" *)
  wire _0327_;
  (* src = "../vtr/verilog/bgm.v:1646.20-1646.31" *)
  wire _0328_;
  (* src = "../vtr/verilog/bgm.v:1648.23-1648.30" *)
  wire _0329_;
  (* src = "../vtr/verilog/bgm.v:1649.11-1649.17" *)
  wire _0330_;
  (* src = "../vtr/verilog/bgm.v:1649.65-1649.72" *)
  wire _0331_;
  (* src = "../vtr/verilog/bgm.v:1655.72-1655.85" *)
  wire _0332_;
  (* src = "../vtr/verilog/bgm.v:1655.103-1655.106" *)
  wire _0333_;
  (* src = "../vtr/verilog/bgm.v:1658.6-1658.15" *)
  wire _0334_;
  (* src = "../vtr/verilog/bgm.v:1665.31-1665.43" *)
  wire _0335_;
  (* src = "../vtr/verilog/bgm.v:1665.46-1665.51" *)
  wire _0336_;
  (* src = "../vtr/verilog/bgm.v:1667.41-1667.53" *)
  wire _0337_;
  (* src = "../vtr/verilog/bgm.v:1674.10-1674.13" *)
  wire _0338_;
  (* src = "../vtr/verilog/bgm.v:1674.22-1674.25" *)
  wire _0339_;
  (* src = "../vtr/verilog/bgm.v:1674.49-1674.56" *)
  wire _0340_;
  (* src = "../vtr/verilog/bgm.v:1343.30-1343.45" *)
  wire _0341_;
  (* src = "../vtr/verilog/bgm.v:1343.88-1343.103" *)
  wire _0342_;
  (* src = "../vtr/verilog/bgm.v:1344.58-1344.73" *)
  wire _0343_;
  (* src = "../vtr/verilog/bgm.v:1438.35-1438.50" *)
  wire _0344_;
  (* src = "../vtr/verilog/bgm.v:1439.14-1439.29" *)
  wire _0345_;
  (* src = "../vtr/verilog/bgm.v:1466.18-1466.41" *)
  wire _0346_;
  (* src = "../vtr/verilog/bgm.v:1470.39-1470.60" *)
  wire _0347_;
  (* src = "../vtr/verilog/bgm.v:1516.61-1516.73" *)
  wire _0348_;
  (* src = "../vtr/verilog/bgm.v:1552.53-1552.67" *)
  wire _0349_;
  (* src = "../vtr/verilog/bgm.v:1577.37-1577.51" *)
  wire _0350_;
  (* src = "../vtr/verilog/bgm.v:1594.60-1594.76" *)
  wire _0351_;
  (* src = "../vtr/verilog/bgm.v:1638.35-1638.47" *)
  wire _0352_;
  (* src = "../vtr/verilog/bgm.v:1639.20-1639.32" *)
  wire _0353_;
  (* src = "../vtr/verilog/bgm.v:1639.35-1639.47" *)
  wire _0354_;
  (* src = "../vtr/verilog/bgm.v:1642.20-1642.32" *)
  wire _0355_;
  (* src = "../vtr/verilog/bgm.v:1647.19-1647.31" *)
  wire _0356_;
  (* src = "../vtr/verilog/bgm.v:1649.20-1649.33" *)
  wire _0357_;
  (* src = "../vtr/verilog/bgm.v:1667.18-1667.30" *)
  wire _0358_;
  (* src = "../vtr/verilog/bgm.v:1668.28-1668.40" *)
  wire _0359_;
  (* src = "../vtr/verilog/bgm.v:1552.72-1552.86" *)
  wire _0360_;
  (* src = "../vtr/verilog/bgm.v:1569.56-1569.70" *)
  wire _0361_;
  (* src = "../vtr/verilog/bgm.v:1594.82-1594.100" *)
  wire _0362_;
  (* src = "../vtr/verilog/bgm.v:1625.87-1625.107" *)
  wire _0363_;
  (* src = "../vtr/verilog/bgm.v:1298.18-1298.33" *)
  wire _0364_;
  (* src = "../vtr/verilog/bgm.v:1330.35-1330.79" *)
  wire _0365_;
  (* src = "../vtr/verilog/bgm.v:1343.20-1343.76" *)
  wire _0366_;
  (* src = "../vtr/verilog/bgm.v:1343.108-1343.131" *)
  wire _0367_;
  (* src = "../vtr/verilog/bgm.v:1343.20-1343.133" *)
  wire _0368_;
  (* src = "../vtr/verilog/bgm.v:1344.19-1344.101" *)
  wire _0369_;
  (* src = "../vtr/verilog/bgm.v:1370.20-1370.55" *)
  wire _0370_;
  (* src = "../vtr/verilog/bgm.v:1370.20-1371.61" *)
  wire _0371_;
  (* src = "../vtr/verilog/bgm.v:1371.34-1371.58" *)
  wire _0372_;
  (* src = "../vtr/verilog/bgm.v:1372.7-1372.29" *)
  wire _0373_;
  (* src = "../vtr/verilog/bgm.v:1376.24-1376.39" *)
  wire _0374_;
  (* src = "../vtr/verilog/bgm.v:1381.66-1381.81" *)
  wire _0375_;
  (* src = "../vtr/verilog/bgm.v:1383.23-1384.30" *)
  wire _0376_;
  (* src = "../vtr/verilog/bgm.v:1383.23-1385.60" *)
  wire _0377_;
  (* src = "../vtr/verilog/bgm.v:1385.34-1385.58" *)
  wire _0378_;
  (* src = "../vtr/verilog/bgm.v:1411.29-1411.67" *)
  wire _0379_;
  (* src = "../vtr/verilog/bgm.v:1434.21-1434.82" *)
  wire _0380_;
  (* src = "../vtr/verilog/bgm.v:1453.39-1453.54" *)
  wire _0381_;
  (* src = "../vtr/verilog/bgm.v:1466.17-1466.61" *)
  wire _0382_;
  (* src = "../vtr/verilog/bgm.v:1467.5-1467.39" *)
  wire _0383_;
  (* src = "../vtr/verilog/bgm.v:1476.33-1476.52" *)
  wire _0384_;
  (* src = "../vtr/verilog/bgm.v:1476.33-1476.66" *)
  wire _0385_;
  (* src = "../vtr/verilog/bgm.v:1476.33-1476.79" *)
  wire _0386_;
  (* src = "../vtr/verilog/bgm.v:1480.61-1480.108" *)
  wire _0387_;
  (* src = "../vtr/verilog/bgm.v:1483.17-1483.34" *)
  wire _0388_;
  (* src = "../vtr/verilog/bgm.v:1497.19-1497.50" *)
  wire _0389_;
  (* src = "../vtr/verilog/bgm.v:1497.19-1497.84" *)
  wire _0390_;
  (* src = "../vtr/verilog/bgm.v:1498.25-1498.30" *)
  wire _0391_;
  (* src = "../vtr/verilog/bgm.v:1498.46-1498.82" *)
  wire _0392_;
  (* src = "../vtr/verilog/bgm.v:1502.5-1510.6" *)
  wire _0393_;
  (* src = "../vtr/verilog/bgm.v:1503.10-1503.30" *)
  wire _0394_;
  (* src = "../vtr/verilog/bgm.v:1503.35-1503.40" *)
  wire _0395_;
  (* src = "../vtr/verilog/bgm.v:1503.35-1503.61" *)
  wire _0396_;
  (* src = "../vtr/verilog/bgm.v:1503.8-1503.79" *)
  wire _0397_;
  (* src = "../vtr/verilog/bgm.v:1503.8-1503.100" *)
  wire _0398_;
  (* src = "../vtr/verilog/bgm.v:1506.7-1506.12" *)
  wire _0399_;
  (* src = "../vtr/verilog/bgm.v:1506.7-1506.33" *)
  wire _0400_;
  (* src = "../vtr/verilog/bgm.v:1507.24-1507.47" *)
  wire _0401_;
  (* src = "../vtr/verilog/bgm.v:1507.8-1507.58" *)
  wire _0402_;
  (* src = "../vtr/verilog/bgm.v:1507.8-1508.49" *)
  wire _0403_;
  (* src = "../vtr/verilog/bgm.v:1516.34-1516.93" *)
  wire _0404_;
  (* src = "../vtr/verilog/bgm.v:1518.19-1518.34" *)
  wire _0405_;
  (* src = "../vtr/verilog/bgm.v:1550.35-1550.50" *)
  wire _0406_;
  (* src = "../vtr/verilog/bgm.v:1550.20-1583.8" *)
  wire _0407_;
  (* src = "../vtr/verilog/bgm.v:1551.11-1552.89" *)
  wire _0408_;
  (* src = "../vtr/verilog/bgm.v:1557.24-1558.37" *)
  wire _0409_;
  (* src = "../vtr/verilog/bgm.v:1557.24-1559.37" *)
  wire _0410_;
  (* src = "../vtr/verilog/bgm.v:1557.9-1581.9" *)
  wire _0411_;
  (* src = "../vtr/verilog/bgm.v:1564.13-1573.14" *)
  wire _0412_;
  (* src = "../vtr/verilog/bgm.v:1564.13-1579.14" *)
  wire _0413_;
  (* src = "../vtr/verilog/bgm.v:1568.12-1569.72" *)
  wire _0414_;
  (* src = "../vtr/verilog/bgm.v:1568.12-1571.31" *)
  wire _0415_;
  (* src = "../vtr/verilog/bgm.v:1576.14-1577.52" *)
  wire _0416_;
  (* src = "../vtr/verilog/bgm.v:1586.32-1586.47" *)
  wire _0417_;
  (* src = "../vtr/verilog/bgm.v:1586.63-1587.62" *)
  wire _0418_;
  (* src = "../vtr/verilog/bgm.v:1586.19-1594.5" *)
  wire _0419_;
  (* src = "../vtr/verilog/bgm.v:1586.19-1594.103" *)
  wire _0420_;
  (* src = "../vtr/verilog/bgm.v:1587.38-1587.59" *)
  wire _0421_;
  (* src = "../vtr/verilog/bgm.v:1590.7-1591.68" *)
  wire _0422_;
  (* src = "../vtr/verilog/bgm.v:1590.7-1592.65" *)
  wire _0423_;
  (* src = "../vtr/verilog/bgm.v:1596.28-1596.42" *)
  wire _0424_;
  (* src = "../vtr/verilog/bgm.v:1596.28-1596.56" *)
  wire _0425_;
  (* src = "../vtr/verilog/bgm.v:1597.7-1597.35" *)
  wire _0426_;
  (* src = "../vtr/verilog/bgm.v:1600.26-1600.75" *)
  wire _0427_;
  (* src = "../vtr/verilog/bgm.v:1601.6-1601.62" *)
  wire _0428_;
  (* src = "../vtr/verilog/bgm.v:1601.6-1601.83" *)
  wire _0429_;
  (* src = "../vtr/verilog/bgm.v:1618.26-1618.49" *)
  wire _0430_;
  (* src = "../vtr/verilog/bgm.v:1618.14-1618.50" *)
  wire _0431_;
  (* src = "../vtr/verilog/bgm.v:1618.14-1619.60" *)
  wire _0432_;
  (* src = "../vtr/verilog/bgm.v:1619.34-1619.58" *)
  wire _0433_;
  (* src = "../vtr/verilog/bgm.v:1621.26-1622.47" *)
  wire _0434_;
  (* src = "../vtr/verilog/bgm.v:1627.5-1644.6" *)
  wire _0435_;
  (* src = "../vtr/verilog/bgm.v:1627.5-1651.6" *)
  wire _0436_;
  (* src = "../vtr/verilog/bgm.v:1628.9-1629.31" *)
  wire _0437_;
  (* src = "../vtr/verilog/bgm.v:1628.9-1630.33" *)
  wire _0438_;
  (* src = "../vtr/verilog/bgm.v:1628.9-1631.21" *)
  wire _0439_;
  (* src = "../vtr/verilog/bgm.v:1628.9-1632.21" *)
  wire _0440_;
  (* src = "../vtr/verilog/bgm.v:1638.9-1639.58" *)
  wire _0441_;
  (* src = "../vtr/verilog/bgm.v:1638.9-1640.54" *)
  wire _0442_;
  (* src = "../vtr/verilog/bgm.v:1638.9-1641.55" *)
  wire _0443_;
  (* src = "../vtr/verilog/bgm.v:1638.9-1642.49" *)
  wire _0444_;
  (* src = "../vtr/verilog/bgm.v:1647.9-1648.31" *)
  wire _0445_;
  (* src = "../vtr/verilog/bgm.v:1647.9-1649.73" *)
  wire _0446_;
  (* src = "../vtr/verilog/bgm.v:1657.25-1658.26" *)
  wire _0447_;
  (* src = "../vtr/verilog/bgm.v:1657.25-1659.37" *)
  wire _0448_;
  (* src = "../vtr/verilog/bgm.v:1657.25-1660.46" *)
  wire _0449_;
  (* src = "../vtr/verilog/bgm.v:1660.20-1660.43" *)
  wire _0450_;
  (* src = "../vtr/verilog/bgm.v:1662.47-1662.58" *)
  wire _0451_;
  (* src = "../vtr/verilog/bgm.v:1665.19-1666.19" *)
  wire _0452_;
  (* src = "../vtr/verilog/bgm.v:1665.19-1667.54" *)
  wire _0453_;
  (* src = "../vtr/verilog/bgm.v:1665.19-1668.42" *)
  wire _0454_;
  (* src = "../vtr/verilog/bgm.v:1674.5-1674.26" *)
  wire _0455_;
  (* src = "../vtr/verilog/bgm.v:1674.5-1674.36" *)
  wire _0456_;
  (* src = "../vtr/verilog/bgm.v:1674.5-1674.57" *)
  wire _0457_;
  wire [7:0] _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire [22:0] _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  (* src = "../vtr/verilog/bgm.v:1312.28-1312.35" *)
  wire _0468_;
  (* src = "../vtr/verilog/bgm.v:1315.28-1315.36" *)
  wire _0469_;
  (* src = "../vtr/verilog/bgm.v:1317.28-1317.41" *)
  wire _0470_;
  (* src = "../vtr/verilog/bgm.v:1318.28-1318.42" *)
  wire _0471_;
  (* src = "../vtr/verilog/bgm.v:1320.28-1320.38" *)
  wire _0472_;
  (* src = "../vtr/verilog/bgm.v:1313.30-1313.37" *)
  wire _0473_;
  (* src = "../vtr/verilog/bgm.v:1314.35-1314.47" *)
  wire _0474_;
  (* src = "../vtr/verilog/bgm.v:1316.30-1316.38" *)
  wire _0475_;
  (* src = "../vtr/verilog/bgm.v:1321.30-1321.40" *)
  wire _0476_;
  (* src = "../vtr/verilog/bgm.v:1322.30-1322.39" *)
  wire _0477_;
  (* src = "../vtr/verilog/bgm.v:1356.45-1356.61" *)
  wire _0478_;
  (* src = "../vtr/verilog/bgm.v:1402.29-1402.46" *)
  wire _0479_;
  (* src = "../vtr/verilog/bgm.v:1411.29-1411.45" *)
  wire _0480_;
  (* src = "../vtr/verilog/bgm.v:1480.27-1480.45" *)
  wire _0481_;
  (* src = "../vtr/verilog/bgm.v:1480.61-1480.79" *)
  wire _0482_;
  (* src = "../vtr/verilog/bgm.v:1515.25-1515.40" *)
  wire _0483_;
  (* src = "../vtr/verilog/bgm.v:1516.80-1516.92" *)
  wire _0484_;
  (* src = "../vtr/verilog/bgm.v:1621.29-1621.41" *)
  wire _0485_;
  (* src = "../vtr/verilog/bgm.v:1627.7-1627.19" *)
  wire _0486_;
  (* src = "../vtr/verilog/bgm.v:1666.6-1666.18" *)
  wire _0487_;
  (* src = "../vtr/verilog/bgm.v:1673.14-1673.26" *)
  wire _0488_;
  (* src = "../vtr/verilog/bgm.v:1350.22-1350.56" *)
  wire [8:0] _0489_;
  (* src = "../vtr/verilog/bgm.v:1353.22-1353.48" *)
  wire [7:0] _0490_;
  (* src = "../vtr/verilog/bgm.v:1358.21-1358.33" *)
  wire [7:0] _0491_;
  (* src = "../vtr/verilog/bgm.v:1420.25-1420.39" *)
  wire [5:0] _0492_;
  (* src = "../vtr/verilog/bgm.v:1421.25-1421.39" *)
  wire [5:0] _0493_;
  (* src = "../vtr/verilog/bgm.v:1423.25-1423.40" *)
  wire [7:0] _0494_;
  (* src = "../vtr/verilog/bgm.v:1425.25-1425.47" *)
  wire [8:0] _0495_;
  (* src = "../vtr/verilog/bgm.v:1426.25-1426.41" *)
  wire [7:0] _0496_;
  (* src = "../vtr/verilog/bgm.v:1428.24-1428.55" *)
  wire [8:0] _0497_;
  (* src = "../vtr/verilog/bgm.v:1430.24-1430.52" *)
  wire [7:0] _0498_;
  (* src = "../vtr/verilog/bgm.v:1431.24-1431.51" *)
  wire [7:0] _0499_;
  (* src = "../vtr/verilog/bgm.v:1441.61-1441.81" *)
  wire [7:0] _0500_;
  (* src = "../vtr/verilog/bgm.v:1456.21-1456.51" *)
  wire [7:0] _0501_;
  (* src = "../vtr/verilog/bgm.v:1457.21-1457.42" *)
  wire [6:0] _0502_;
  (* src = "../vtr/verilog/bgm.v:1462.21-1462.54" *)
  wire [7:0] _0503_;
  (* src = "../vtr/verilog/bgm.v:1342.20-1342.44" *)
  wire [7:0] _0504_;
  (* src = "../vtr/verilog/bgm.v:1348.31-1348.87" *)
  wire [8:0] _0505_;
  (* src = "../vtr/verilog/bgm.v:1349.37-1349.81" *)
  wire [8:0] _0506_;
  (* src = "../vtr/verilog/bgm.v:1361.40-1361.61" *)
  wire _0507_;
  (* src = "../vtr/verilog/bgm.v:1361.22-1361.61" *)
  wire _0508_;
  (* src = "../vtr/verilog/bgm.v:1363.19-1369.43" *)
  wire _0509_;
  (* src = "../vtr/verilog/bgm.v:1364.5-1369.43" *)
  wire _0510_;
  (* src = "../vtr/verilog/bgm.v:1365.5-1369.43" *)
  wire _0511_;
  (* src = "../vtr/verilog/bgm.v:1366.5-1369.43" *)
  wire _0512_;
  (* src = "../vtr/verilog/bgm.v:1367.5-1369.43" *)
  wire _0513_;
  (* src = "../vtr/verilog/bgm.v:1368.5-1369.43" *)
  wire _0514_;
  (* src = "../vtr/verilog/bgm.v:1370.19-1373.17" *)
  wire _0515_;
  (* src = "../vtr/verilog/bgm.v:1372.5-1373.17" *)
  wire _0516_;
  (* src = "../vtr/verilog/bgm.v:1376.44-1376.79" *)
  wire [7:0] _0517_;
  (* src = "../vtr/verilog/bgm.v:1376.23-1376.97" *)
  wire [7:0] _0518_;
  (* src = "../vtr/verilog/bgm.v:1377.23-1377.53" *)
  wire [7:0] _0519_;
  (* src = "../vtr/verilog/bgm.v:1379.21-1379.55" *)
  wire [7:0] _0520_;
  (* src = "../vtr/verilog/bgm.v:1381.65-1381.107" *)
  wire [7:0] _0521_;
  (* src = "../vtr/verilog/bgm.v:1381.44-1381.107" *)
  wire [7:0] _0522_;
  (* src = "../vtr/verilog/bgm.v:1381.23-1381.107" *)
  wire [7:0] _0523_;
  (* src = "../vtr/verilog/bgm.v:1383.22-1385.96" *)
  wire [7:0] _0524_;
  (* src = "../vtr/verilog/bgm.v:1387.22-1389.55" *)
  wire [7:0] _0525_;
  (* src = "../vtr/verilog/bgm.v:1388.5-1389.55" *)
  wire [7:0] _0526_;
  (* src = "../vtr/verilog/bgm.v:1390.22-1391.67" *)
  wire [7:0] _0527_;
  (* src = "../vtr/verilog/bgm.v:1391.5-1391.67" *)
  wire [7:0] _0528_;
  (* src = "../vtr/verilog/bgm.v:1402.28-1402.74" *)
  wire [47:0] _0529_;
  (* src = "../vtr/verilog/bgm.v:1411.28-1411.95" *)
  wire [47:0] _0530_;
  (* src = "../vtr/verilog/bgm.v:1415.35-1415.79" *)
  wire [47:0] _0531_;
  (* src = "../vtr/verilog/bgm.v:1436.35-1436.74" *)
  wire [8:0] _0532_;
  (* src = "../vtr/verilog/bgm.v:1438.61-1438.92" *)
  wire _0533_;
  (* src = "../vtr/verilog/bgm.v:1438.34-1438.92" *)
  wire _0534_;
  (* src = "../vtr/verilog/bgm.v:1438.25-1439.72" *)
  wire _0535_;
  (* src = "../vtr/verilog/bgm.v:1439.40-1439.71" *)
  wire _0536_;
  (* src = "../vtr/verilog/bgm.v:1439.13-1439.71" *)
  wire _0537_;
  (* src = "../vtr/verilog/bgm.v:1441.36-1441.56" *)
  wire [7:0] _0538_;
  (* src = "../vtr/verilog/bgm.v:1441.21-1441.82" *)
  wire [7:0] _0539_;
  (* src = "../vtr/verilog/bgm.v:1450.40-1450.74" *)
  wire [7:0] _0540_;
  (* src = "../vtr/verilog/bgm.v:1450.21-1450.74" *)
  wire [7:0] _0541_;
  (* src = "../vtr/verilog/bgm.v:1451.21-1451.47" *)
  wire [7:0] _0542_;
  (* src = "../vtr/verilog/bgm.v:1453.87-1453.126" *)
  wire [7:0] _0543_;
  (* src = "../vtr/verilog/bgm.v:1453.69-1453.126" *)
  wire [7:0] _0544_;
  (* src = "../vtr/verilog/bgm.v:1453.38-1453.126" *)
  wire [7:0] _0545_;
  (* src = "../vtr/verilog/bgm.v:1453.19-1453.126" *)
  wire [7:0] _0546_;
  (* src = "../vtr/verilog/bgm.v:1465.48-1468.25" *)
  wire [7:0] _0547_;
  (* src = "../vtr/verilog/bgm.v:1465.18-1468.25" *)
  wire [7:0] _0548_;
  (* src = "../vtr/verilog/bgm.v:1466.4-1468.25" *)
  wire [7:0] _0549_;
  (* src = "../vtr/verilog/bgm.v:1467.4-1468.25" *)
  wire [7:0] _0550_;
  (* src = "../vtr/verilog/bgm.v:1478.13-1478.72" *)
  wire _0551_;
  (* src = "../vtr/verilog/bgm.v:1479.13-1479.75" *)
  wire _0552_;
  (* src = "../vtr/verilog/bgm.v:1480.13-1480.109" *)
  wire _0553_;
  (* src = "../vtr/verilog/bgm.v:1484.42-1484.83" *)
  wire [23:0] _0554_;
  (* src = "../vtr/verilog/bgm.v:1485.25-1485.61" *)
  wire [7:0] _0555_;
  (* src = "../vtr/verilog/bgm.v:1489.26-1489.89" *)
  wire [22:0] _0556_;
  (* src = "../vtr/verilog/bgm.v:1490.26-1490.70" *)
  wire [7:0] _0557_;
  (* src = "../vtr/verilog/bgm.v:1491.53-1491.92" *)
  wire [7:0] _0558_;
  (* src = "../vtr/verilog/bgm.v:1491.96-1491.137" *)
  wire [7:0] _0559_;
  (* src = "../vtr/verilog/bgm.v:1491.26-1491.137" *)
  wire [7:0] _0560_;
  (* src = "../vtr/verilog/bgm.v:1518.52-1518.85" *)
  wire _0561_;
  (* src = "../vtr/verilog/bgm.v:1518.18-1518.85" *)
  wire _0562_;
  (* src = "../vtr/verilog/bgm.v:1520.44-1520.86" *)
  wire [23:0] _0563_;
  (* src = "../vtr/verilog/bgm.v:1521.43-1521.92" *)
  wire [7:0] _0564_;
  (* src = "../vtr/verilog/bgm.v:1521.26-1521.103" *)
  wire [7:0] _0565_;
  (* src = "../vtr/verilog/bgm.v:1523.26-1523.104" *)
  wire [22:0] _0566_;
  (* src = "../vtr/verilog/bgm.v:1524.26-1524.86" *)
  wire [7:0] _0567_;
  (* src = "../vtr/verilog/bgm.v:1596.27-1598.19" *)
  wire [22:0] _0568_;
  (* src = "../vtr/verilog/bgm.v:1597.6-1598.19" *)
  wire [22:0] _0569_;
  (* src = "../vtr/verilog/bgm.v:1600.25-1603.16" *)
  wire [7:0] _0570_;
  (* src = "../vtr/verilog/bgm.v:1601.5-1603.16" *)
  wire [7:0] _0571_;
  (* src = "../vtr/verilog/bgm.v:1602.5-1603.16" *)
  wire [7:0] _0572_;
  (* src = "../vtr/verilog/bgm.v:1655.45-1655.106" *)
  wire _0573_;
  (* src = "../vtr/verilog/bgm.v:1655.21-1655.106" *)
  wire _0574_;
  (* src = "../vtr/verilog/bgm.v:1662.21-1662.59" *)
  wire _0575_;
  (* src = "../vtr/verilog/bgm.v:1672.15-1674.58" *)
  wire _0576_;
  (* src = "../vtr/verilog/bgm.v:1673.4-1674.58" *)
  wire _0577_;
  (* src = "../vtr/verilog/bgm.v:1290.31-1290.39" *)
  wire [7:0] conv_exp;
  (* src = "../vtr/verilog/bgm.v:1289.13-1289.22" *)
  wire [7:0] conv_shft;
  (* src = "../vtr/verilog/bgm.v:1260.8-1260.14" *)
  wire div_dn;
  (* src = "../vtr/verilog/bgm.v:1269.13-1269.21" *)
  wire [8:0] div_exp1;
  (* src = "../vtr/verilog/bgm.v:1270.13-1270.21" *)
  wire [7:0] div_exp2;
  (* src = "../vtr/verilog/bgm.v:1270.23-1270.31" *)
  wire [7:0] div_exp3;
  (* src = "../vtr/verilog/bgm.v:1264.8-1264.15" *)
  wire div_inf;
  (* src = "../vtr/verilog/bgm.v:1261.8-1261.14" *)
  wire div_nr;
  (* src = "../vtr/verilog/bgm.v:1198.14-1198.25" *)
  input [4:0] div_opa_ldz;
  wire [4:0] div_opa_ldz;
  (* src = "../vtr/verilog/bgm.v:1284.13-1284.23" *)
  wire [8:0] div_scht1a;
  (* src = "../vtr/verilog/bgm.v:1267.13-1267.22" *)
  wire [7:0] div_shft1;
  (* src = "../vtr/verilog/bgm.v:1268.8-1268.20" *)
  wire div_shft1_co;
  (* src = "../vtr/verilog/bgm.v:1267.24-1267.33" *)
  wire [7:0] div_shft2;
  (* src = "../vtr/verilog/bgm.v:1267.35-1267.44" *)
  wire [7:0] div_shft3;
  (* src = "../vtr/verilog/bgm.v:1267.46-1267.55" *)
  wire [7:0] div_shft4;
  (* src = "../vtr/verilog/bgm.v:1217.8-1217.10" *)
  wire dn;
  (* src = "../vtr/verilog/bgm.v:1257.13-1257.20" *)
  wire [7:0] exp_div;
  (* src = "../vtr/verilog/bgm.v:1290.22-1290.29" *)
  wire [7:0] exp_f2i;
  (* src = "../vtr/verilog/bgm.v:1286.14-1286.23" *)
  wire [55:0] exp_f2i_1;
  (* src = "../vtr/verilog/bgm.v:1275.13-1275.24" *)
  wire [7:0] exp_fix_div;
  (* src = "../vtr/verilog/bgm.v:1277.13-1277.25" *)
  wire [7:0] exp_fix_diva;
  (* src = "../vtr/verilog/bgm.v:1277.27-1277.39" *)
  wire [7:0] exp_fix_divb;
  (* src = "../vtr/verilog/bgm.v:1290.13-1290.20" *)
  wire [7:0] exp_i2f;
  (* src = "../vtr/verilog/bgm.v:1194.14-1194.20" *)
  input [7:0] exp_in;
  wire [7:0] exp_in;
  (* src = "../vtr/verilog/bgm.v:1241.44-1241.53" *)
  wire exp_in_00;
  (* src = "../vtr/verilog/bgm.v:1308.8-1308.17" *)
  wire exp_in_80;
  (* src = "../vtr/verilog/bgm.v:1241.55-1241.64" *)
  wire exp_in_ff;
  (* src = "../vtr/verilog/bgm.v:1248.25-1248.35" *)
  wire [8:0] exp_in_mi1;
  (* src = "../vtr/verilog/bgm.v:1248.13-1248.23" *)
  wire [8:0] exp_in_pl1;
  (* src = "../vtr/verilog/bgm.v:1216.13-1216.24" *)
  wire [8:0] exp_next_mi;
  (* src = "../vtr/verilog/bgm.v:1211.13-1211.20" *)
  wire [7:0] exp_out;
  (* src = "../vtr/verilog/bgm.v:1244.13-1244.21" *)
  wire [7:0] exp_out1;
  (* src = "../vtr/verilog/bgm.v:1213.8-1213.19" *)
  wire exp_out1_co;
  (* src = "../vtr/verilog/bgm.v:1259.13-1259.25" *)
  wire [7:0] exp_out1_mi1;
  (* src = "../vtr/verilog/bgm.v:1241.8-1241.18" *)
  wire exp_out_00;
  (* src = "../vtr/verilog/bgm.v:1241.20-1241.30" *)
  wire exp_out_fe;
  (* src = "../vtr/verilog/bgm.v:1241.32-1241.42" *)
  wire exp_out_ff;
  (* src = "../vtr/verilog/bgm.v:1219.13-1219.26" *)
  wire [7:0] exp_out_final;
  (* src = "../vtr/verilog/bgm.v:1242.8-1242.24" *)
  wire exp_out_final_ff;
  (* src = "../vtr/verilog/bgm.v:1240.26-1240.37" *)
  wire [7:0] exp_out_mi1;
  (* src = "../vtr/verilog/bgm.v:1240.13-1240.24" *)
  wire [7:0] exp_out_pl1;
  (* src = "../vtr/verilog/bgm.v:1220.12-1220.23" *)
  wire [7:0] exp_out_rnd;
  (* src = "../vtr/verilog/bgm.v:1234.13-1234.25" *)
  wire [7:0] exp_out_rnd0;
  (* src = "../vtr/verilog/bgm.v:1234.27-1234.39" *)
  wire [7:0] exp_out_rnd1;
  (* src = "../vtr/verilog/bgm.v:1234.41-1234.53" *)
  wire [7:0] exp_out_rnd2;
  (* src = "../vtr/verilog/bgm.v:1234.55-1234.68" *)
  wire [7:0] exp_out_rnd2a;
  (* src = "../vtr/verilog/bgm.v:1195.14-1195.21" *)
  input [1:0] exp_ovf;
  wire [1:0] exp_ovf;
  (* src = "../vtr/verilog/bgm.v:1218.8-1218.19" *)
  wire exp_rnd_adj;
  (* src = "../vtr/verilog/bgm.v:1236.8-1236.20" *)
  wire exp_rnd_adj0;
  (* src = "../vtr/verilog/bgm.v:1236.22-1236.35" *)
  wire exp_rnd_adj2a;
  (* src = "../vtr/verilog/bgm.v:1280.8-1280.16" *)
  wire exp_zero;
  (* src = "../vtr/verilog/bgm.v:1334.12-1334.20" *)
  wire [7:0] f2i_emax;
  (* src = "../vtr/verilog/bgm.v:1288.13-1288.21" *)
  wire [7:0] f2i_emin;
  (* src = "../vtr/verilog/bgm.v:1664.8-1664.15" *)
  wire f2i_ine;
  (* src = "../vtr/verilog/bgm.v:1287.18-1287.25" *)
  wire f2i_max;
  (* src = "../vtr/verilog/bgm.v:1203.10-1203.22" *)
  output f2i_out_sign;
  wire f2i_out_sign;
  (* src = "../vtr/verilog/bgm.v:1285.13-1285.21" *)
  wire [7:0] f2i_shft;
  (* src = "../vtr/verilog/bgm.v:1287.8-1287.16" *)
  wire f2i_zero;
  (* src = "../vtr/verilog/bgm.v:1274.13-1274.23" *)
  wire [7:0] fasu_shift;
  (* src = "../vtr/verilog/bgm.v:1230.13-1230.19" *)
  wire [5:0] fi_ldz;
  (* src = "../vtr/verilog/bgm.v:1266.13-1266.21" *)
  wire [7:0] fi_ldz_2;
  (* src = "../vtr/verilog/bgm.v:1265.13-1265.22" *)
  wire [6:0] fi_ldz_2a;
  (* src = "../vtr/verilog/bgm.v:1278.13-1278.23" *)
  wire [5:0] fi_ldz_mi1;
  (* src = "../vtr/verilog/bgm.v:1279.13-1279.24" *)
  wire [5:0] fi_ldz_mi22;
  (* src = "../vtr/verilog/bgm.v:1189.14-1189.20" *)
  input [2:0] fpu_op;
  wire [2:0] fpu_op;
  (* src = "../vtr/verilog/bgm.v:1193.15-1193.23" *)
  input [47:0] fract_in;
  wire [47:0] fract_in;
  (* src = "../vtr/verilog/bgm.v:1246.22-1246.33" *)
  wire fract_in_00;
  (* src = "../vtr/verilog/bgm.v:1250.14-1250.28" *)
  wire [47:0] fract_in_shftl;
  (* src = "../vtr/verilog/bgm.v:1254.14-1254.30" *)
  wire [47:0] fract_in_shftl_1;
  (* src = "../vtr/verilog/bgm.v:1249.14-1249.28" *)
  wire [47:0] fract_in_shftr;
  (* src = "../vtr/verilog/bgm.v:1253.14-1253.30" *)
  wire [47:0] fract_in_shftr_1;
  (* src = "../vtr/verilog/bgm.v:1210.14-1210.23" *)
  wire [22:0] fract_out;
  (* src = "../vtr/verilog/bgm.v:1246.8-1246.20" *)
  wire fract_out_00;
  (* src = "../vtr/verilog/bgm.v:1242.26-1242.42" *)
  wire fract_out_7fffff;
  (* src = "../vtr/verilog/bgm.v:1214.14-1214.29" *)
  wire [22:0] fract_out_final;
  (* src = "../vtr/verilog/bgm.v:1239.14-1239.27" *)
  wire [23:0] fract_out_pl1;
  (* src = "../vtr/verilog/bgm.v:1215.13-1215.26" *)
  wire [22:0] fract_out_rnd;
  (* src = "../vtr/verilog/bgm.v:1235.14-1235.28" *)
  wire [22:0] fract_out_rnd0;
  (* src = "../vtr/verilog/bgm.v:1235.30-1235.44" *)
  wire [22:0] fract_out_rnd1;
  (* src = "../vtr/verilog/bgm.v:1235.46-1235.60" *)
  wire [22:0] fract_out_rnd2;
  (* src = "../vtr/verilog/bgm.v:1235.62-1235.77" *)
  wire [22:0] fract_out_rnd2a;
  (* src = "../vtr/verilog/bgm.v:1243.14-1243.25" *)
  wire [24:0] fract_trunc;
  (* src = "../vtr/verilog/bgm.v:1232.8-1232.9" *)
  wire g;
  (* src = "../vtr/verilog/bgm.v:1245.8-1245.15" *)
  wire grs_sel;
  (* src = "../vtr/verilog/bgm.v:1262.8-1262.19" *)
  wire grs_sel_div;
  (* src = "../vtr/verilog/bgm.v:1201.10-1201.13" *)
  output ine;
  wire ine;
  (* src = "../vtr/verilog/bgm.v:1548.16-1548.23" *)
  wire inf_out;
  (* src = "../vtr/verilog/bgm.v:1281.13-1281.20" *)
  wire [6:0] ldz_all;
  (* src = "../vtr/verilog/bgm.v:1282.13-1282.20" *)
  wire [7:0] ldz_dif;
  (* src = "../vtr/verilog/bgm.v:1271.8-1271.18" *)
  wire left_right;
  (* src = "../vtr/verilog/bgm.v:1271.28-1271.34" *)
  wire lr_div;
  (* src = "../vtr/verilog/bgm.v:1271.20-1271.26" *)
  wire lr_mul;
  (* src = "../vtr/verilog/bgm.v:1548.7-1548.14" *)
  wire max_num;
  (* src = "../vtr/verilog/bgm.v:1224.8-1224.14" *)
  wire op_div;
  (* src = "../vtr/verilog/bgm.v:1221.8-1221.13" *)
  wire op_dn;
  (* src = "../vtr/verilog/bgm.v:1226.8-1226.14" *)
  wire op_f2i;
  (* src = "../vtr/verilog/bgm.v:1225.8-1225.14" *)
  wire op_i2f;
  (* src = "../vtr/verilog/bgm.v:1223.8-1223.14" *)
  wire op_mul;
  (* src = "../vtr/verilog/bgm.v:1196.9-1196.15" *)
  input opa_dn;
  wire opa_dn;
  (* src = "../vtr/verilog/bgm.v:1190.9-1190.13" *)
  input opas;
  wire opas;
  (* src = "../vtr/verilog/bgm.v:1196.17-1196.23" *)
  input opb_dn;
  wire opb_dn;
  (* src = "../vtr/verilog/bgm.v:1200.16-1200.19" *)
  output [30:0] out;
  wire [30:0] out;
  (* src = "../vtr/verilog/bgm.v:1199.9-1199.20" *)
  input output_zero;
  wire output_zero;
  (* src = "../vtr/verilog/bgm.v:1202.10-1202.18" *)
  output overflow;
  wire overflow;
  (* src = "../vtr/verilog/bgm.v:1614.8-1614.21" *)
  wire overflow_fdiv;
  (* src = "../vtr/verilog/bgm.v:1238.8-1238.12" *)
  wire ovf0;
  (* src = "../vtr/verilog/bgm.v:1238.14-1238.18" *)
  wire ovf1;
  (* src = "../vtr/verilog/bgm.v:1232.11-1232.12" *)
  wire r;
  (* src = "../vtr/verilog/bgm.v:1237.8-1237.14" *)
  wire r_sign;
  (* src = "../vtr/verilog/bgm.v:1197.9-1197.15" *)
  input rem_00;
  wire rem_00;
  (* src = "../vtr/verilog/bgm.v:1192.14-1192.19" *)
  input [1:0] rmode;
  wire [1:0] rmode;
  (* src = "../vtr/verilog/bgm.v:1309.8-1309.16" *)
  wire rmode_00;
  (* src = "../vtr/verilog/bgm.v:1309.18-1309.26" *)
  wire rmode_01;
  (* src = "../vtr/verilog/bgm.v:1309.28-1309.36" *)
  wire rmode_10;
  (* src = "../vtr/verilog/bgm.v:1309.38-1309.46" *)
  wire rmode_11;
  (* src = "../vtr/verilog/bgm.v:1233.8-1233.13" *)
  wire round;
  (* src = "../vtr/verilog/bgm.v:1233.15-1233.21" *)
  wire round2;
  (* src = "../vtr/verilog/bgm.v:1291.8-1291.18" *)
  wire round2_f2i;
  (* src = "../vtr/verilog/bgm.v:1233.32-1233.43" *)
  wire round2_fasu;
  (* src = "../vtr/verilog/bgm.v:1233.45-1233.56" *)
  wire round2_fmul;
  (* src = "../vtr/verilog/bgm.v:1233.23-1233.30" *)
  wire round2a;
  (* src = "../vtr/verilog/bgm.v:1232.14-1232.15" *)
  wire s;
  (* src = "../vtr/verilog/bgm.v:1258.13-1258.18" *)
  wire [7:0] shft2;
  (* src = "../vtr/verilog/bgm.v:1247.8-1247.15" *)
  wire shft_co;
  (* src = "../vtr/verilog/bgm.v:1273.37-1273.46" *)
  wire [7:0] shftl_div;
  (* src = "../vtr/verilog/bgm.v:1273.26-1273.35" *)
  wire [7:0] shftl_mul;
  (* src = "../vtr/verilog/bgm.v:1272.37-1272.46" *)
  wire [7:0] shftr_div;
  (* src = "../vtr/verilog/bgm.v:1272.26-1272.35" *)
  wire [7:0] shftr_mul;
  (* src = "../vtr/verilog/bgm.v:1273.13-1273.23" *)
  wire [7:0] shift_left;
  (* src = "../vtr/verilog/bgm.v:1272.13-1272.24" *)
  wire [7:0] shift_right;
  (* src = "../vtr/verilog/bgm.v:1191.9-1191.13" *)
  input sign;
  wire sign;
  (* src = "../vtr/verilog/bgm.v:1514.7-1514.20" *)
  wire temp_fract_in;
  (* src = "../vtr/verilog/bgm.v:1615.8-1615.20" *)
  wire undeflow_div;
  (* src = "../vtr/verilog/bgm.v:1202.20-1202.29" *)
  output underflow;
  wire underflow;
  (* src = "../vtr/verilog/bgm.v:1613.8-1613.22" *)
  wire underflow_fmul;
  (* src = "../vtr/verilog/bgm.v:1617.8-1617.9" *)
  wire z;
  assign _0004_ = { 1'h0, fract_out } + (* src = "../vtr/verilog/bgm.v:1339.25-1339.55" *) 24'h000001;
  assign _0005_ = exp_in + (* src = "../vtr/verilog/bgm.v:1351.22-1351.34" *) 8'h02;
  assign _0006_ = { 3'h0, div_opa_ldz } + (* src = "../vtr/verilog/bgm.v:1352.22-1352.48" *) exp_in;
  assign _0007_ = exp_out + (* src = "../vtr/verilog/bgm.v:1422.25-1422.40" *) 8'h01;
  assign _0008_ = { 1'h0, exp_in } + (* src = "../vtr/verilog/bgm.v:1424.25-1424.47" *) 9'h001;
  assign _0009_ = { 2'h0, div_opa_ldz } + (* src = "../vtr/verilog/bgm.v:1455.21-1455.57" *) { 1'h0, fi_ldz };
  assign _0010_ = exp_in_mi1 + (* src = "../vtr/verilog/bgm.v:1460.21-1460.50" *) { 1'h0, fi_ldz_2 };
  assign _0011_ = exp_in + (* src = "../vtr/verilog/bgm.v:1463.21-1463.37" *) ldz_dif;
  assign _0012_ = exp_in[7] & (* src = "../vtr/verilog/bgm.v:1314.21-1314.48" *) _0236_;
  assign _0013_ = _0470_ & (* src = "../vtr/verilog/bgm.v:1317.28-1317.55" *) _0238_;
  assign _0014_ = _0241_ & (* src = "../vtr/verilog/bgm.v:1330.14-1330.31" *) _0242_;
  assign _0015_ = exp_next_mi[8] & (* src = "../vtr/verilog/bgm.v:1330.48-1330.78" *) _0243_;
  assign _0016_ = _0014_ & (* src = "../vtr/verilog/bgm.v:1330.14-1330.81" *) _0365_;
  assign _0017_ = _0244_ & (* src = "../vtr/verilog/bgm.v:1343.21-1343.46" *) _0341_;
  assign _0018_ = opas & (* src = "../vtr/verilog/bgm.v:1343.51-1343.75" *) _0225_;
  assign _0019_ = opas & (* src = "../vtr/verilog/bgm.v:1343.80-1343.104" *) _0342_;
  assign _0020_ = _0019_ & (* src = "../vtr/verilog/bgm.v:1343.80-1343.132" *) _0367_;
  assign _0021_ = _0246_ & (* src = "../vtr/verilog/bgm.v:1344.20-1344.45" *) _0226_;
  assign _0022_ = opas & (* src = "../vtr/verilog/bgm.v:1344.50-1344.74" *) _0343_;
  assign _0023_ = _0022_ & (* src = "../vtr/verilog/bgm.v:1344.50-1344.89" *) _0247_;
  assign _0024_ = _0023_ & (* src = "../vtr/verilog/bgm.v:1344.50-1344.100" *) rmode_11;
  assign _0025_ = _0248_ & (* src = "../vtr/verilog/bgm.v:1348.32-1348.55" *) exp_in_00;
  assign _0026_ = op_dn & (* src = "../vtr/verilog/bgm.v:1355.21-1355.41" *) div_shft1_co;
  assign _0027_ = op_dn & (* src = "../vtr/verilog/bgm.v:1356.21-1356.39" *) exp_ovf[1];
  assign _0028_ = _0027_ & (* src = "../vtr/verilog/bgm.v:1356.21-1356.62" *) _0249_;
  assign _0029_ = _0028_ & (* src = "../vtr/verilog/bgm.v:1356.21-1356.82" *) _0227_;
  assign _0030_ = op_dn & (* src = "../vtr/verilog/bgm.v:1363.20-1363.39" *) _0250_;
  assign _0031_ = _0030_ & (* src = "../vtr/verilog/bgm.v:1363.20-1363.52" *) exp_ovf[0];
  assign _0032_ = op_dn & (* src = "../vtr/verilog/bgm.v:1364.6-1364.24" *) exp_ovf[1];
  assign _0033_ = op_dn & (* src = "../vtr/verilog/bgm.v:1365.6-1365.26" *) div_shft1_co;
  assign _0034_ = op_dn & (* src = "../vtr/verilog/bgm.v:1366.6-1366.24" *) exp_out_00;
  assign _0035_ = _0251_ & (* src = "../vtr/verilog/bgm.v:1367.6-1367.25" *) exp_out_00;
  assign _0036_ = _0035_ & (* src = "../vtr/verilog/bgm.v:1367.6-1367.39" *) _0252_;
  assign _0037_ = _0253_ & (* src = "../vtr/verilog/bgm.v:1370.31-1370.54" *) exp_in_00;
  assign _0038_ = _0254_ & (* src = "../vtr/verilog/bgm.v:1371.6-1371.30" *) _0255_;
  assign _0039_ = _0038_ & (* src = "../vtr/verilog/bgm.v:1371.6-1371.59" *) _0372_;
  assign _0040_ = _0256_ & (* src = "../vtr/verilog/bgm.v:1384.6-1384.29" *) exp_in_00;
  assign _0041_ = _0257_ & (* src = "../vtr/verilog/bgm.v:1385.6-1385.30" *) _0258_;
  assign _0042_ = _0041_ & (* src = "../vtr/verilog/bgm.v:1385.6-1385.59" *) _0378_;
  assign _0043_ = op_dn & (* src = "../vtr/verilog/bgm.v:1387.24-1387.42" *) exp_out_00;
  assign _0044_ = _0259_ & (* src = "../vtr/verilog/bgm.v:1387.47-1387.71" *) exp_ovf[0];
  assign _0045_ = _0043_ & (* src = "../vtr/verilog/bgm.v:1387.24-1387.72" *) _0260_;
  assign _0046_ = _0261_ & (* src = "../vtr/verilog/bgm.v:1388.6-1388.25" *) exp_out_00;
  assign _0047_ = _0046_ & (* src = "../vtr/verilog/bgm.v:1388.6-1388.39" *) _0262_;
  assign _0048_ = op_dn & (* src = "../vtr/verilog/bgm.v:1390.23-1390.41" *) exp_ovf[1];
  assign _0049_ = op_dn & (* src = "../vtr/verilog/bgm.v:1391.6-1391.26" *) div_shft1_co;
  assign _0050_ = f2i_zero & (* src = "../vtr/verilog/bgm.v:1411.49-1411.66" *) op_f2i;
  assign _0051_ = exp_ovf[1] & (* src = "../vtr/verilog/bgm.v:1434.22-1434.46" *) _0263_;
  assign _0052_ = _0051_ & (* src = "../vtr/verilog/bgm.v:1434.22-1434.55" *) op_mul;
  assign _0053_ = op_mul & (* src = "../vtr/verilog/bgm.v:1434.61-1434.81" *) exp_out1_co;
  assign _0054_ = opa_dn & (* src = "../vtr/verilog/bgm.v:1465.19-1465.34" *) opb_dn;
  assign _0055_ = opa_dn & (* src = "../vtr/verilog/bgm.v:1466.5-1466.63" *) _0265_;
  assign _0056_ = exp_in_00 & (* src = "../vtr/verilog/bgm.v:1467.15-1467.38" *) _0266_;
  assign _0057_ = opb_dn & (* src = "../vtr/verilog/bgm.v:1470.19-1470.35" *) _0267_;
  assign _0058_ = _0057_ & (* src = "../vtr/verilog/bgm.v:1470.19-1470.61" *) _0347_;
  assign _0059_ = op_div & (* src = "../vtr/verilog/bgm.v:1476.23-1476.80" *) _0386_;
  assign _0060_ = fract_trunc[24] & (* src = "../vtr/verilog/bgm.v:1479.28-1479.53" *) _0268_;
  assign _0061_ = fract_trunc[24] & (* src = "../vtr/verilog/bgm.v:1480.83-1480.107" *) op_div;
  assign _0062_ = g & (* src = "../vtr/verilog/bgm.v:1483.18-1483.23" *) r;
  assign _0063_ = r & (* src = "../vtr/verilog/bgm.v:1483.28-1483.33" *) s;
  assign _0064_ = exp_out_final_ff & (* src = "../vtr/verilog/bgm.v:1486.16-1486.44" *) _0269_;
  assign _0065_ = _0064_ & (* src = "../vtr/verilog/bgm.v:1486.16-1486.54" *) _0270_;
  assign _0066_ = exp_out_ff & (* src = "../vtr/verilog/bgm.v:1489.27-1489.47" *) _0271_;
  assign _0067_ = _0066_ & (* src = "../vtr/verilog/bgm.v:1489.27-1489.53" *) _0272_;
  assign _0068_ = _0067_ & (* src = "../vtr/verilog/bgm.v:1489.27-1489.63" *) _0273_;
  assign _0069_ = g & (* src = "../vtr/verilog/bgm.v:1491.27-1491.32" *) r;
  assign _0070_ = _0069_ & (* src = "../vtr/verilog/bgm.v:1491.27-1491.36" *) s;
  assign _0071_ = _0070_ & (* src = "../vtr/verilog/bgm.v:1491.27-1491.48" *) exp_in_ff;
  assign _0072_ = exp_out_ff & (* src = "../vtr/verilog/bgm.v:1491.97-1491.117" *) _0274_;
  assign _0073_ = exp_out_ff & (* src = "../vtr/verilog/bgm.v:1492.16-1492.32" *) _0275_;
  assign _0074_ = exp_out_fe & (* src = "../vtr/verilog/bgm.v:1497.54-1497.83" *) fract_out_7fffff;
  assign _0075_ = _0391_ & (* src = "../vtr/verilog/bgm.v:1498.24-1498.41" *) _0278_;
  assign _0076_ = exp_out[7] & (* src = "../vtr/verilog/bgm.v:1498.61-1498.81" *) round2a;
  assign _0077_ = _0075_ & (* src = "../vtr/verilog/bgm.v:1498.23-1498.83" *) _0392_;
  assign _0078_ = _0280_ & (* src = "../vtr/verilog/bgm.v:1500.23-1511.5" *) _0393_;
  assign _0079_ = exp_ovf[1] & (* src = "../vtr/verilog/bgm.v:1502.6-1502.31" *) _0281_;
  assign _0080_ = _0079_ & (* src = "../vtr/verilog/bgm.v:1502.6-1503.101" *) _0398_;
  assign _0081_ = _0283_ & (* src = "../vtr/verilog/bgm.v:1503.44-1503.60" *) op_div;
  assign _0082_ = _0394_ & (* src = "../vtr/verilog/bgm.v:1503.9-1503.63" *) _0396_;
  assign _0083_ = _0284_ & (* src = "../vtr/verilog/bgm.v:1503.83-1503.99" *) _0285_;
  assign _0084_ = _0286_ & (* src = "../vtr/verilog/bgm.v:1506.16-1506.32" *) op_div;
  assign _0085_ = _0400_ & (* src = "../vtr/verilog/bgm.v:1506.6-1509.8" *) _0403_;
  assign _0086_ = _0287_ & (* src = "../vtr/verilog/bgm.v:1507.9-1507.48" *) _0401_;
  assign _0087_ = exp_ovf[1] & (* src = "../vtr/verilog/bgm.v:1508.10-1508.34" *) _0289_;
  assign _0088_ = _0087_ & (* src = "../vtr/verilog/bgm.v:1508.10-1508.48" *) exp_out1_co;
  assign _0089_ = temp_fract_in & (* src = "../vtr/verilog/bgm.v:1516.36-1516.57" *) _0290_;
  assign _0090_ = _0089_ & (* src = "../vtr/verilog/bgm.v:1516.36-1516.75" *) _0348_;
  assign _0091_ = rmode_10 & (* src = "../vtr/verilog/bgm.v:1516.22-1516.94" *) _0404_;
  assign _0092_ = exp_ovf[1] & (* src = "../vtr/verilog/bgm.v:1521.44-1521.63" *) op_mul;
  assign _0093_ = r_sign & (* src = "../vtr/verilog/bgm.v:1523.27-1523.46" *) exp_out_ff;
  assign _0094_ = _0093_ & (* src = "../vtr/verilog/bgm.v:1523.27-1523.56" *) _0291_;
  assign _0095_ = _0094_ & (* src = "../vtr/verilog/bgm.v:1523.27-1523.62" *) _0292_;
  assign _0096_ = _0095_ & (* src = "../vtr/verilog/bgm.v:1523.27-1523.72" *) _0293_;
  assign _0097_ = r_sign & (* src = "../vtr/verilog/bgm.v:1524.27-1524.46" *) exp_out_ff;
  assign _0098_ = _0097_ & (* src = "../vtr/verilog/bgm.v:1524.27-1524.56" *) _0294_;
  assign _0099_ = _0295_ & (* src = "../vtr/verilog/bgm.v:1550.22-1550.52" *) _0406_;
  assign _0100_ = _0099_ & (* src = "../vtr/verilog/bgm.v:1550.22-1553.12" *) _0408_;
  assign _0101_ = exp_ovf[1] & (* src = "../vtr/verilog/bgm.v:1551.13-1551.37" *) exp_ovf[0];
  assign _0102_ = _0296_ & (* src = "../vtr/verilog/bgm.v:1552.12-1552.37" *) _0297_;
  assign _0103_ = _0102_ & (* src = "../vtr/verilog/bgm.v:1552.12-1552.49" *) exp_in_ff;
  assign _0104_ = _0103_ & (* src = "../vtr/verilog/bgm.v:1552.12-1552.68" *) _0349_;
  assign _0105_ = _0104_ & (* src = "../vtr/verilog/bgm.v:1552.12-1552.87" *) _0360_;
  assign _0106_ = op_div & (* src = "../vtr/verilog/bgm.v:1556.9-1582.10" *) _0411_;
  assign _0107_ = rmode_01 & (* src = "../vtr/verilog/bgm.v:1557.11-1560.9" *) _0410_;
  assign _0108_ = exp_out_ff & (* src = "../vtr/verilog/bgm.v:1558.11-1558.35" *) _0298_;
  assign _0109_ = exp_ovf[1] & (* src = "../vtr/verilog/bgm.v:1559.11-1559.35" *) exp_ovf[0];
  assign _0110_ = rmode[1] & (* src = "../vtr/verilog/bgm.v:1563.11-1563.33" *) _0299_;
  assign _0111_ = _0110_ & (* src = "../vtr/verilog/bgm.v:1563.11-1580.17" *) _0413_;
  assign _0112_ = exp_ovf[0] & (* src = "../vtr/verilog/bgm.v:1564.15-1564.37" *) exp_in_ff;
  assign _0113_ = _0112_ & (* src = "../vtr/verilog/bgm.v:1564.15-1564.46" *) r_sign;
  assign _0114_ = _0113_ & (* src = "../vtr/verilog/bgm.v:1564.15-1564.61" *) fract_in[47];
  assign _0115_ = r_sign & (* src = "../vtr/verilog/bgm.v:1567.16-1572.13" *) _0415_;
  assign _0116_ = fract_in[47] & (* src = "../vtr/verilog/bgm.v:1568.13-1568.35" *) div_inf;
  assign _0117_ = exp_in[7] & (* src = "../vtr/verilog/bgm.v:1569.13-1569.40" *) _0300_;
  assign _0118_ = _0117_ & (* src = "../vtr/verilog/bgm.v:1569.13-1569.53" *) _0301_;
  assign _0119_ = _0118_ & (* src = "../vtr/verilog/bgm.v:1569.13-1569.70" *) _0361_;
  assign _0120_ = exp_in[7] & (* src = "../vtr/verilog/bgm.v:1570.13-1570.40" *) exp_out_rnd[7];
  assign _0121_ = _0120_ & (* src = "../vtr/verilog/bgm.v:1570.13-1570.49" *) r_sign;
  assign _0122_ = _0121_ & (* src = "../vtr/verilog/bgm.v:1570.13-1570.62" *) exp_out_ff;
  assign _0123_ = _0122_ & (* src = "../vtr/verilog/bgm.v:1570.13-1570.70" *) op_dn;
  assign _0124_ = _0123_ & (* src = "../vtr/verilog/bgm.v:1570.13-1571.29" *) _0232_;
  assign _0125_ = exp_in_00 & (* src = "../vtr/verilog/bgm.v:1575.15-1575.33" *) r_sign;
  assign _0126_ = _0125_ & (* src = "../vtr/verilog/bgm.v:1575.15-1578.16" *) _0416_;
  assign _0127_ = r_sign & (* src = "../vtr/verilog/bgm.v:1577.15-1577.34" *) exp_out_ff;
  assign _0128_ = _0127_ & (* src = "../vtr/verilog/bgm.v:1577.15-1577.51" *) _0350_;
  assign _0129_ = rmode[1] & (* src = "../vtr/verilog/bgm.v:1586.20-1586.48" *) _0417_;
  assign _0130_ = _0129_ & (* src = "../vtr/verilog/bgm.v:1586.20-1586.58" *) _0302_;
  assign _0131_ = exp_in_ff & (* src = "../vtr/verilog/bgm.v:1586.64-1586.83" *) _0303_;
  assign _0132_ = _0130_ & (* src = "../vtr/verilog/bgm.v:1586.20-1588.13" *) _0418_;
  assign _0133_ = exp_ovf[1] & (* src = "../vtr/verilog/bgm.v:1587.11-1587.34" *) exp_ovf[0];
  assign _0134_ = _0133_ & (* src = "../vtr/verilog/bgm.v:1587.11-1587.60" *) _0421_;
  assign _0135_ = div_inf & (* src = "../vtr/verilog/bgm.v:1589.9-1589.25" *) op_div;
  assign _0136_ = _0135_ & (* src = "../vtr/verilog/bgm.v:1589.9-1593.7" *) _0423_;
  assign _0137_ = rmode[1] & (* src = "../vtr/verilog/bgm.v:1591.7-1591.28" *) _0304_;
  assign _0138_ = _0137_ & (* src = "../vtr/verilog/bgm.v:1591.7-1591.42" *) _0305_;
  assign _0139_ = _0138_ & (* src = "../vtr/verilog/bgm.v:1591.7-1591.56" *) _0306_;
  assign _0140_ = _0139_ & (* src = "../vtr/verilog/bgm.v:1591.7-1591.66" *) _0307_;
  assign _0141_ = rmode[1] & (* src = "../vtr/verilog/bgm.v:1592.7-1592.29" *) _0308_;
  assign _0142_ = _0141_ & (* src = "../vtr/verilog/bgm.v:1592.7-1592.42" *) exp_ovf[0];
  assign _0143_ = _0142_ & (* src = "../vtr/verilog/bgm.v:1592.7-1592.54" *) exp_in_00;
  assign _0144_ = _0143_ & (* src = "../vtr/verilog/bgm.v:1592.7-1592.64" *) _0309_;
  assign _0145_ = op_div & (* src = "../vtr/verilog/bgm.v:1594.9-1594.26" *) rmode[1];
  assign _0146_ = _0145_ & (* src = "../vtr/verilog/bgm.v:1594.9-1594.38" *) exp_in_ff;
  assign _0147_ = _0146_ & (* src = "../vtr/verilog/bgm.v:1594.9-1594.46" *) op_dn;
  assign _0148_ = _0147_ & (* src = "../vtr/verilog/bgm.v:1594.9-1594.56" *) _0310_;
  assign _0149_ = _0148_ & (* src = "../vtr/verilog/bgm.v:1594.9-1594.77" *) _0351_;
  assign _0150_ = _0149_ & (* src = "../vtr/verilog/bgm.v:1594.9-1594.101" *) _0362_;
  assign _0151_ = f2i_max & (* src = "../vtr/verilog/bgm.v:1597.18-1597.34" *) op_f2i;
  assign _0152_ = op_div & (* src = "../vtr/verilog/bgm.v:1600.27-1600.46" *) exp_ovf[1];
  assign _0153_ = _0152_ & (* src = "../vtr/verilog/bgm.v:1600.27-1600.60" *) _0311_;
  assign _0154_ = op_div & (* src = "../vtr/verilog/bgm.v:1601.7-1601.26" *) exp_ovf[1];
  assign _0155_ = _0154_ & (* src = "../vtr/verilog/bgm.v:1601.7-1601.40" *) exp_ovf[0];
  assign _0156_ = _0155_ & (* src = "../vtr/verilog/bgm.v:1601.7-1601.51" *) rmode_00;
  assign _0157_ = f2i_max & (* src = "../vtr/verilog/bgm.v:1601.66-1601.82" *) op_f2i;
  assign _0158_ = _0312_ & (* src = "../vtr/verilog/bgm.v:1619.6-1619.30" *) _0313_;
  assign _0159_ = _0158_ & (* src = "../vtr/verilog/bgm.v:1619.6-1619.59" *) _0433_;
  assign _0160_ = _0485_ & (* src = "../vtr/verilog/bgm.v:1621.28-1621.46" *) z;
  assign _0161_ = _0160_ & (* src = "../vtr/verilog/bgm.v:1621.28-1621.59" *) _0314_;
  assign _0162_ = fract_out_00 & (* src = "../vtr/verilog/bgm.v:1622.6-1622.33" *) _0315_;
  assign _0163_ = _0162_ & (* src = "../vtr/verilog/bgm.v:1622.6-1622.46" *) exp_ovf[1];
  assign _0164_ = exp_ovf[1] & (* src = "../vtr/verilog/bgm.v:1625.26-1625.50" *) exp_ovf[0];
  assign _0165_ = _0164_ & (* src = "../vtr/verilog/bgm.v:1625.26-1625.61" *) rmode_00;
  assign _0166_ = _0316_ & (* src = "../vtr/verilog/bgm.v:1625.24-1625.73" *) _0317_;
  assign _0167_ = _0166_ & (* src = "../vtr/verilog/bgm.v:1625.24-1625.84" *) _0318_;
  assign _0168_ = _0167_ & (* src = "../vtr/verilog/bgm.v:1625.24-1625.107" *) _0363_;
  assign _0169_ = _0168_ & (* src = "../vtr/verilog/bgm.v:1625.24-1653.6" *) _0436_;
  assign _0170_ = _0486_ & (* src = "../vtr/verilog/bgm.v:1627.6-1627.30" *) _0319_;
  assign _0171_ = _0170_ & (* src = "../vtr/verilog/bgm.v:1627.6-1633.11" *) _0440_;
  assign _0172_ = op_dn & (* src = "../vtr/verilog/bgm.v:1628.11-1628.30" *) _0320_;
  assign _0173_ = _0172_ & (* src = "../vtr/verilog/bgm.v:1628.11-1628.43" *) exp_ovf[0];
  assign _0174_ = op_dn & (* src = "../vtr/verilog/bgm.v:1629.11-1629.30" *) exp_ovf[1];
  assign _0175_ = op_dn & (* src = "../vtr/verilog/bgm.v:1630.11-1630.32" *) div_shft1_co;
  assign _0176_ = exp_ovf[1] & (* src = "../vtr/verilog/bgm.v:1637.7-1637.31" *) _0321_;
  assign _0177_ = _0176_ & (* src = "../vtr/verilog/bgm.v:1637.7-1643.10" *) _0444_;
  assign _0178_ = op_dn & (* src = "../vtr/verilog/bgm.v:1638.12-1638.32" *) _0233_;
  assign _0179_ = _0178_ & (* src = "../vtr/verilog/bgm.v:1638.12-1638.47" *) _0352_;
  assign _0180_ = op_dn & (* src = "../vtr/verilog/bgm.v:1639.12-1639.32" *) _0353_;
  assign _0181_ = _0180_ & (* src = "../vtr/verilog/bgm.v:1639.12-1639.47" *) _0354_;
  assign _0182_ = _0181_ & (* src = "../vtr/verilog/bgm.v:1639.12-1639.57" *) _0322_;
  assign _0183_ = _0323_ & (* src = "../vtr/verilog/bgm.v:1640.11-1640.43" *) _0222_;
  assign _0184_ = _0183_ & (* src = "../vtr/verilog/bgm.v:1640.11-1640.53" *) _0324_;
  assign _0185_ = _0325_ & (* src = "../vtr/verilog/bgm.v:1641.11-1641.29" *) exp_in_00;
  assign _0186_ = _0185_ & (* src = "../vtr/verilog/bgm.v:1641.11-1641.53" *) _0223_;
  assign _0187_ = _0326_ & (* src = "../vtr/verilog/bgm.v:1642.11-1642.32" *) _0355_;
  assign _0188_ = _0187_ & (* src = "../vtr/verilog/bgm.v:1642.11-1642.47" *) _0234_;
  assign _0189_ = _0327_ & (* src = "../vtr/verilog/bgm.v:1646.6-1646.31" *) _0328_;
  assign _0190_ = _0189_ & (* src = "../vtr/verilog/bgm.v:1646.6-1650.10" *) _0446_;
  assign _0191_ = op_dn & (* src = "../vtr/verilog/bgm.v:1647.11-1647.31" *) _0356_;
  assign _0192_ = _0191_ & (* src = "../vtr/verilog/bgm.v:1647.11-1647.44" *) exp_out_00;
  assign _0193_ = exp_in_00 & (* src = "../vtr/verilog/bgm.v:1648.11-1648.30" *) _0329_;
  assign _0194_ = _0330_ & (* src = "../vtr/verilog/bgm.v:1649.11-1649.33" *) _0357_;
  assign _0195_ = _0194_ & (* src = "../vtr/verilog/bgm.v:1649.11-1649.49" *) _0224_;
  assign _0196_ = _0195_ & (* src = "../vtr/verilog/bgm.v:1649.11-1649.62" *) exp_out_00;
  assign _0197_ = _0196_ & (* src = "../vtr/verilog/bgm.v:1649.11-1649.72" *) _0331_;
  assign _0198_ = _0332_ & (* src = "../vtr/verilog/bgm.v:1655.72-1655.99" *) exp_out1_co;
  assign _0199_ = _0198_ & (* src = "../vtr/verilog/bgm.v:1655.71-1655.106" *) _0333_;
  assign _0200_ = _0334_ & (* src = "../vtr/verilog/bgm.v:1658.6-1658.25" *) max_num;
  assign _0201_ = exp_in[7] & (* src = "../vtr/verilog/bgm.v:1659.6-1659.23" *) op_dn;
  assign _0202_ = _0201_ & (* src = "../vtr/verilog/bgm.v:1659.6-1659.36" *) exp_out_ff;
  assign _0203_ = exp_ovf[0] & (* src = "../vtr/verilog/bgm.v:1660.6-1660.44" *) _0450_;
  assign _0204_ = f2i_zero & (* src = "../vtr/verilog/bgm.v:1665.20-1665.43" *) _0335_;
  assign _0205_ = _0204_ & (* src = "../vtr/verilog/bgm.v:1665.20-1665.51" *) _0336_;
  assign _0206_ = f2i_zero & (* src = "../vtr/verilog/bgm.v:1667.6-1667.31" *) _0358_;
  assign _0207_ = _0206_ & (* src = "../vtr/verilog/bgm.v:1667.6-1667.38" *) opas;
  assign _0208_ = _0207_ & (* src = "../vtr/verilog/bgm.v:1667.6-1667.53" *) _0337_;
  assign _0209_ = f2i_max & (* src = "../vtr/verilog/bgm.v:1668.6-1668.24" *) rmode_11;
  assign _0210_ = _0209_ & (* src = "../vtr/verilog/bgm.v:1668.6-1668.41" *) _0359_;
  assign _0211_ = r & (* src = "../vtr/verilog/bgm.v:1674.6-1674.13" *) _0338_;
  assign _0212_ = s & (* src = "../vtr/verilog/bgm.v:1674.18-1674.25" *) _0339_;
  assign _0213_ = op_div & (* src = "../vtr/verilog/bgm.v:1674.40-1674.56" *) _0340_;
  assign _0214_ = fpu_op == (* src = "../vtr/verilog/bgm.v:1294.19-1294.38" *) 3'h2;
  assign _0215_ = fpu_op == (* src = "../vtr/verilog/bgm.v:1295.19-1295.38" *) 3'h3;
  assign _0216_ = fpu_op == (* src = "../vtr/verilog/bgm.v:1296.19-1296.38" *) 3'h4;
  assign _0217_ = fpu_op == (* src = "../vtr/verilog/bgm.v:1297.19-1297.38" *) 3'h5;
  assign _0218_ = ! (* src = "../vtr/verilog/bgm.v:1324.21-1324.33" *) rmode;
  assign _0219_ = rmode == (* src = "../vtr/verilog/bgm.v:1325.21-1325.33" *) 2'h1;
  assign _0220_ = rmode == (* src = "../vtr/verilog/bgm.v:1326.21-1326.33" *) 2'h2;
  assign _0221_ = rmode == (* src = "../vtr/verilog/bgm.v:1327.21-1327.33" *) 2'h3;
  assign _0222_ = exp_in[7] == (* src = "../vtr/verilog/bgm.v:1640.21-1640.42" *) exp_div[7];
  assign _0223_ = exp_div[7:1] == (* src = "../vtr/verilog/bgm.v:1641.33-1641.52" *) 7'h7f;
  assign _0224_ = exp_in == (* src = "../vtr/verilog/bgm.v:1649.36-1649.49" *) 8'h01;
  assign _0225_ = exp_in > (* src = "../vtr/verilog/bgm.v:1343.59-1343.74" *) 8'h9d;
  assign _0226_ = exp_in > (* src = "../vtr/verilog/bgm.v:1344.29-1344.44" *) 8'h9d;
  assign _0227_ = div_shft3 > (* src = "../vtr/verilog/bgm.v:1356.66-1356.81" *) 8'h16;
  assign _0228_ = exp_in > (* src = "../vtr/verilog/bgm.v:1438.62-1438.77" *) 8'h9d;
  assign _0229_ = exp_in > (* src = "../vtr/verilog/bgm.v:1439.41-1439.56" *) 8'h9d;
  assign _0230_ = div_exp2 > (* src = "../vtr/verilog/bgm.v:1466.46-1466.60" *) 8'hfe;
  assign _0231_ = fi_ldz > (* src = "../vtr/verilog/bgm.v:1490.27-1490.39" *) 6'h16;
  assign _0232_ = div_exp1 > (* src = "../vtr/verilog/bgm.v:1571.14-1571.29" *) 9'h0fe;
  assign _0233_ = exp_in > (* src = "../vtr/verilog/bgm.v:1638.20-1638.32" *) 8'h16;
  assign _0234_ = exp_in > (* src = "../vtr/verilog/bgm.v:1642.35-1642.47" *) 8'h20;
  assign _0235_ = ! (* src = "../vtr/verilog/bgm.v:1313.28-1313.38" *) _0473_;
  assign _0236_ = ! (* src = "../vtr/verilog/bgm.v:1314.33-1314.48" *) _0474_;
  assign _0237_ = ! (* src = "../vtr/verilog/bgm.v:1316.28-1316.39" *) _0475_;
  assign _0238_ = ! (* src = "../vtr/verilog/bgm.v:1317.44-1317.55" *) exp_out[0];
  assign _0239_ = ! (* src = "../vtr/verilog/bgm.v:1321.28-1321.41" *) _0476_;
  assign _0240_ = ! (* src = "../vtr/verilog/bgm.v:1322.28-1322.40" *) _0477_;
  assign _0241_ = ! (* src = "../vtr/verilog/bgm.v:1330.14-1330.21" *) op_mul;
  assign _0242_ = ! (* src = "../vtr/verilog/bgm.v:1330.24-1330.31" *) op_div;
  assign _0243_ = ! (* src = "../vtr/verilog/bgm.v:1330.65-1330.78" *) fract_in[47];
  assign _0244_ = ! (* src = "../vtr/verilog/bgm.v:1343.21-1343.26" *) opas;
  assign _0245_ = ! (* src = "../vtr/verilog/bgm.v:1343.122-1343.131" *) rmode_11;
  assign _0246_ = ! (* src = "../vtr/verilog/bgm.v:1344.20-1344.25" *) opas;
  assign _0248_ = ! (* src = "../vtr/verilog/bgm.v:1348.32-1348.43" *) exp_ovf[1];
  assign _0249_ = ! (* src = "../vtr/verilog/bgm.v:1356.43-1356.62" *) _0478_;
  assign _0250_ = ! (* src = "../vtr/verilog/bgm.v:1363.28-1363.39" *) exp_ovf[1];
  assign _0251_ = ! (* src = "../vtr/verilog/bgm.v:1367.6-1367.12" *) op_dn;
  assign _0252_ = ! (* src = "../vtr/verilog/bgm.v:1367.28-1367.39" *) exp_ovf[1];
  assign _0253_ = ! (* src = "../vtr/verilog/bgm.v:1370.31-1370.42" *) exp_ovf[1];
  assign _0254_ = ! (* src = "../vtr/verilog/bgm.v:1371.6-1371.17" *) exp_ovf[1];
  assign _0256_ = ! (* src = "../vtr/verilog/bgm.v:1384.6-1384.17" *) exp_ovf[1];
  assign _0257_ = ! (* src = "../vtr/verilog/bgm.v:1385.6-1385.17" *) exp_ovf[1];
  assign _0259_ = ! (* src = "../vtr/verilog/bgm.v:1387.47-1387.58" *) exp_ovf[1];
  assign _0260_ = ! (* src = "../vtr/verilog/bgm.v:1387.45-1387.72" *) _0044_;
  assign _0261_ = ! (* src = "../vtr/verilog/bgm.v:1388.6-1388.12" *) op_dn;
  assign _0262_ = ! (* src = "../vtr/verilog/bgm.v:1388.28-1388.39" *) exp_ovf[1];
  assign _0263_ = ! (* src = "../vtr/verilog/bgm.v:1434.35-1434.46" *) exp_ovf[0];
  assign _0264_ = ! (* src = "../vtr/verilog/bgm.v:1438.25-1438.30" *) opas;
  assign _0265_ = ! (* src = "../vtr/verilog/bgm.v:1466.14-1466.63" *) _0382_;
  assign _0266_ = ! (* src = "../vtr/verilog/bgm.v:1467.27-1467.38" *) exp_ovf[1];
  assign _0267_ = ! (* src = "../vtr/verilog/bgm.v:1470.28-1470.35" *) opa_dn;
  assign _0268_ = ! (* src = "../vtr/verilog/bgm.v:1479.46-1479.53" *) div_nr;
  assign _0269_ = ! (* src = "../vtr/verilog/bgm.v:1486.35-1486.44" *) rmode_01;
  assign _0270_ = ! (* src = "../vtr/verilog/bgm.v:1486.47-1486.54" *) op_f2i;
  assign _0271_ = ! (* src = "../vtr/verilog/bgm.v:1489.40-1489.47" *) op_div;
  assign _0272_ = ! (* src = "../vtr/verilog/bgm.v:1489.50-1489.53" *) dn;
  assign _0273_ = ! (* src = "../vtr/verilog/bgm.v:1489.56-1489.63" *) op_f2i;
  assign _0274_ = ! (* src = "../vtr/verilog/bgm.v:1491.110-1491.117" *) op_f2i;
  assign _0275_ = ! (* src = "../vtr/verilog/bgm.v:1492.29-1492.32" *) dn;
  assign _0276_ = ! (* src = "../vtr/verilog/bgm.v:1497.19-1497.30" *) exp_out_fe;
  assign _0277_ = ! (* src = "../vtr/verilog/bgm.v:1497.33-1497.50" *) fract_out_7fffff;
  assign _0278_ = ! (* src = "../vtr/verilog/bgm.v:1498.34-1498.41" *) r_sign;
  assign _0279_ = ! (* src = "../vtr/verilog/bgm.v:1498.46-1498.57" *) exp_out[7];
  assign _0280_ = ! (* src = "../vtr/verilog/bgm.v:1500.23-1500.30" *) r_sign;
  assign _0282_ = ! (* src = "../vtr/verilog/bgm.v:1503.10-1503.22" *) exp_out1_co;
  assign _0283_ = ! (* src = "../vtr/verilog/bgm.v:1503.44-1503.51" *) rem_00;
  assign _0284_ = ! (* src = "../vtr/verilog/bgm.v:1503.83-1503.89" *) op_dn;
  assign _0285_ = ! (* src = "../vtr/verilog/bgm.v:1503.92-1503.99" *) op_div;
  assign _0286_ = ! (* src = "../vtr/verilog/bgm.v:1506.16-1506.23" *) rem_00;
  assign _0287_ = ! (* src = "../vtr/verilog/bgm.v:1507.9-1507.20" *) exp_ovf[1];
  assign _0288_ = ! (* src = "../vtr/verilog/bgm.v:1507.36-1507.47" *) exp_ovf[0];
  assign _0289_ = ! (* src = "../vtr/verilog/bgm.v:1508.23-1508.34" *) exp_ovf[0];
  assign _0290_ = ! (* src = "../vtr/verilog/bgm.v:1516.52-1516.57" *) opas;
  assign _0291_ = ! (* src = "../vtr/verilog/bgm.v:1523.49-1523.56" *) op_div;
  assign _0292_ = ! (* src = "../vtr/verilog/bgm.v:1523.59-1523.62" *) dn;
  assign _0293_ = ! (* src = "../vtr/verilog/bgm.v:1523.65-1523.72" *) op_f2i;
  assign _0294_ = ! (* src = "../vtr/verilog/bgm.v:1524.49-1524.56" *) op_f2i;
  assign _0295_ = ! (* src = "../vtr/verilog/bgm.v:1550.22-1550.31" *) rmode_00;
  assign _0296_ = ! (* src = "../vtr/verilog/bgm.v:1552.12-1552.23" *) exp_ovf[1];
  assign _0297_ = ! (* src = "../vtr/verilog/bgm.v:1552.26-1552.37" *) exp_ovf[0];
  assign _0298_ = ! (* src = "../vtr/verilog/bgm.v:1558.24-1558.35" *) exp_ovf[1];
  assign _0299_ = ! (* src = "../vtr/verilog/bgm.v:1563.22-1563.33" *) exp_ovf[1];
  assign _0300_ = ! (* src = "../vtr/verilog/bgm.v:1569.25-1569.40" *) exp_out_rnd[7];
  assign _0301_ = ! (* src = "../vtr/verilog/bgm.v:1569.43-1569.53" *) exp_in_80;
  assign _0302_ = ! (* src = "../vtr/verilog/bgm.v:1586.51-1586.58" *) r_sign;
  assign _0303_ = ! (* src = "../vtr/verilog/bgm.v:1586.76-1586.83" *) op_div;
  assign _0304_ = ! (* src = "../vtr/verilog/bgm.v:1591.18-1591.28" *) exp_in_ff;
  assign _0305_ = ! (* src = "../vtr/verilog/bgm.v:1591.31-1591.42" *) exp_ovf[1];
  assign _0306_ = ! (* src = "../vtr/verilog/bgm.v:1591.45-1591.56" *) exp_ovf[0];
  assign _0307_ = ! (* src = "../vtr/verilog/bgm.v:1591.59-1591.66" *) r_sign;
  assign _0308_ = ! (* src = "../vtr/verilog/bgm.v:1592.18-1592.29" *) exp_ovf[1];
  assign _0309_ = ! (* src = "../vtr/verilog/bgm.v:1592.57-1592.64" *) r_sign;
  assign _0310_ = ! (* src = "../vtr/verilog/bgm.v:1594.49-1594.56" *) r_sign;
  assign _0311_ = ! (* src = "../vtr/verilog/bgm.v:1600.49-1600.60" *) exp_ovf[0];
  assign _0312_ = ! (* src = "../vtr/verilog/bgm.v:1619.6-1619.17" *) exp_ovf[1];
  assign _0314_ = ! (* src = "../vtr/verilog/bgm.v:1621.49-1621.59" *) exp_in_ff;
  assign _0316_ = ! (* src = "../vtr/verilog/bgm.v:1625.24-1625.62" *) _0165_;
  assign _0317_ = ! (* src = "../vtr/verilog/bgm.v:1625.65-1625.73" *) inf_out;
  assign _0318_ = ! (* src = "../vtr/verilog/bgm.v:1625.76-1625.84" *) max_num;
  assign _0319_ = ! (* src = "../vtr/verilog/bgm.v:1627.23-1627.30" *) opb_dn;
  assign _0320_ = ! (* src = "../vtr/verilog/bgm.v:1628.19-1628.30" *) exp_ovf[1];
  assign _0321_ = ! (* src = "../vtr/verilog/bgm.v:1637.20-1637.31" *) exp_ovf[0];
  assign _0322_ = ! (* src = "../vtr/verilog/bgm.v:1639.50-1639.57" *) rem_00;
  assign _0323_ = ! (* src = "../vtr/verilog/bgm.v:1640.11-1640.17" *) op_dn;
  assign _0324_ = ! (* src = "../vtr/verilog/bgm.v:1640.46-1640.53" *) rem_00;
  assign _0325_ = ! (* src = "../vtr/verilog/bgm.v:1641.11-1641.17" *) op_dn;
  assign _0326_ = ! (* src = "../vtr/verilog/bgm.v:1642.11-1642.17" *) op_dn;
  assign _0327_ = ! (* src = "../vtr/verilog/bgm.v:1646.6-1646.17" *) exp_ovf[1];
  assign _0328_ = ! (* src = "../vtr/verilog/bgm.v:1646.20-1646.31" *) exp_ovf[0];
  assign _0329_ = ! (* src = "../vtr/verilog/bgm.v:1648.23-1648.30" *) rem_00;
  assign _0330_ = ! (* src = "../vtr/verilog/bgm.v:1649.11-1649.17" *) op_dn;
  assign _0331_ = ! (* src = "../vtr/verilog/bgm.v:1649.65-1649.72" *) rem_00;
  assign _0332_ = ! (* src = "../vtr/verilog/bgm.v:1655.72-1655.85" *) fract_in[47];
  assign _0333_ = ! (* src = "../vtr/verilog/bgm.v:1655.103-1655.106" *) dn;
  assign _0334_ = ! (* src = "../vtr/verilog/bgm.v:1658.6-1658.15" *) rmode_00;
  assign _0336_ = ! (* src = "../vtr/verilog/bgm.v:1665.46-1665.51" *) opas;
  assign _0338_ = ! (* src = "../vtr/verilog/bgm.v:1674.10-1674.13" *) dn;
  assign _0339_ = ! (* src = "../vtr/verilog/bgm.v:1674.22-1674.25" *) dn;
  assign _0340_ = ! (* src = "../vtr/verilog/bgm.v:1674.49-1674.56" *) rem_00;
  assign _0341_ = exp_in < (* src = "../vtr/verilog/bgm.v:1343.30-1343.45" *) f2i_emin;
  assign _0342_ = exp_in < (* src = "../vtr/verilog/bgm.v:1343.88-1343.103" *) f2i_emin;
  assign _0343_ = exp_in < (* src = "../vtr/verilog/bgm.v:1344.58-1344.73" *) f2i_emin;
  assign _0344_ = exp_in < (* src = "../vtr/verilog/bgm.v:1438.35-1438.50" *) f2i_emin;
  assign _0345_ = exp_in < (* src = "../vtr/verilog/bgm.v:1439.14-1439.29" *) f2i_emin;
  assign _0346_ = exp_in[4:0] < (* src = "../vtr/verilog/bgm.v:1466.18-1466.41" *) div_opa_ldz;
  assign _0347_ = div_exp1[7:0] < (* src = "../vtr/verilog/bgm.v:1470.39-1470.60" *) 8'h7f;
  assign _0348_ = exp_in < (* src = "../vtr/verilog/bgm.v:1516.61-1516.73" *) 8'h80;
  assign _0349_ = fi_ldz_2 < (* src = "../vtr/verilog/bgm.v:1552.53-1552.67" *) 8'h18;
  assign _0350_ = fi_ldz_2 < (* src = "../vtr/verilog/bgm.v:1577.37-1577.51" *) 8'h18;
  assign _0351_ = fi_ldz_2 < (* src = "../vtr/verilog/bgm.v:1594.60-1594.76" *) 8'h18;
  assign _0352_ = fi_ldz < (* src = "../vtr/verilog/bgm.v:1638.35-1638.47" *) 6'h17;
  assign _0353_ = exp_in < (* src = "../vtr/verilog/bgm.v:1639.20-1639.32" *) 8'h17;
  assign _0354_ = fi_ldz < (* src = "../vtr/verilog/bgm.v:1639.35-1639.47" *) 6'h17;
  assign _0355_ = exp_in < (* src = "../vtr/verilog/bgm.v:1642.20-1642.32" *) 8'h7f;
  assign _0356_ = fi_ldz < (* src = "../vtr/verilog/bgm.v:1647.19-1647.31" *) 6'h17;
  assign _0357_ = ldz_all < (* src = "../vtr/verilog/bgm.v:1649.20-1649.33" *) 7'h17;
  assign _0358_ = exp_in < (* src = "../vtr/verilog/bgm.v:1667.18-1667.30" *) 8'h80;
  assign _0359_ = exp_in < (* src = "../vtr/verilog/bgm.v:1668.28-1668.40" *) 8'h80;
  assign _0360_ = exp_out != (* src = "../vtr/verilog/bgm.v:1552.72-1552.86" *) 8'hfe;
  assign _0361_ = exp_out != (* src = "../vtr/verilog/bgm.v:1569.56-1569.70" *) 8'h7f;
  assign _0362_ = exp_out_rnd != (* src = "../vtr/verilog/bgm.v:1594.82-1594.100" *) 8'hfe;
  assign _0363_ = exp_out_final != (* src = "../vtr/verilog/bgm.v:1625.87-1625.107" *) 8'hff;
  assign _0364_ = opa_dn | (* src = "../vtr/verilog/bgm.v:1298.18-1298.33" *) opb_dn;
  assign _0365_ = exp_in_00 | (* src = "../vtr/verilog/bgm.v:1330.35-1330.79" *) _0015_;
  assign _0366_ = _0017_ | (* src = "../vtr/verilog/bgm.v:1343.20-1343.76" *) _0018_;
  assign _0367_ = fract_in_00 | (* src = "../vtr/verilog/bgm.v:1343.108-1343.131" *) _0245_;
  assign _0368_ = _0366_ | (* src = "../vtr/verilog/bgm.v:1343.20-1343.133" *) _0020_;
  assign _0369_ = _0021_ | (* src = "../vtr/verilog/bgm.v:1344.19-1344.101" *) _0024_;
  assign _0370_ = shft_co | (* src = "../vtr/verilog/bgm.v:1370.20-1370.55" *) _0037_;
  assign _0371_ = _0370_ | (* src = "../vtr/verilog/bgm.v:1370.20-1371.61" *) _0039_;
  assign _0372_ = exp_out1_co | (* src = "../vtr/verilog/bgm.v:1371.34-1371.58" *) exp_out_00;
  assign _0373_ = exp_ovf[1] | (* src = "../vtr/verilog/bgm.v:1372.7-1372.29" *) exp_in_00;
  assign _0374_ = dn | (* src = "../vtr/verilog/bgm.v:1376.24-1376.39" *) exp_out_00;
  assign _0375_ = op_f2i | (* src = "../vtr/verilog/bgm.v:1381.66-1381.81" *) op_i2f;
  assign _0376_ = shft_co | (* src = "../vtr/verilog/bgm.v:1383.23-1384.30" *) _0040_;
  assign _0377_ = _0376_ | (* src = "../vtr/verilog/bgm.v:1383.23-1385.60" *) _0042_;
  assign _0378_ = exp_out1_co | (* src = "../vtr/verilog/bgm.v:1385.34-1385.58" *) exp_out_00;
  assign _0379_ = _0480_ | (* src = "../vtr/verilog/bgm.v:1411.29-1411.67" *) _0050_;
  assign _0380_ = _0052_ | (* src = "../vtr/verilog/bgm.v:1434.21-1434.82" *) _0053_;
  assign _0381_ = op_f2i | (* src = "../vtr/verilog/bgm.v:1453.39-1453.54" *) op_i2f;
  assign _0382_ = _0346_ | (* src = "../vtr/verilog/bgm.v:1466.17-1466.61" *) _0230_;
  assign _0383_ = opa_dn | (* src = "../vtr/verilog/bgm.v:1467.5-1467.39" *) _0056_;
  assign _0384_ = exp_ovf[1] | (* src = "../vtr/verilog/bgm.v:1476.33-1476.52" *) div_dn;
  assign _0385_ = _0384_ | (* src = "../vtr/verilog/bgm.v:1476.33-1476.66" *) exp_out1_co;
  assign _0386_ = _0385_ | (* src = "../vtr/verilog/bgm.v:1476.33-1476.79" *) exp_out_00;
  assign _0387_ = _0482_ | (* src = "../vtr/verilog/bgm.v:1480.61-1480.108" *) _0061_;
  assign _0388_ = _0062_ | (* src = "../vtr/verilog/bgm.v:1483.17-1483.34" *) _0063_;
  assign _0389_ = _0276_ | (* src = "../vtr/verilog/bgm.v:1497.19-1497.50" *) _0277_;
  assign _0390_ = _0389_ | (* src = "../vtr/verilog/bgm.v:1497.19-1497.84" *) _0074_;
  assign _0391_ = r | (* src = "../vtr/verilog/bgm.v:1498.25-1498.30" *) s;
  assign _0392_ = _0279_ | (* src = "../vtr/verilog/bgm.v:1498.46-1498.82" *) _0076_;
  assign _0393_ = _0080_ | (* src = "../vtr/verilog/bgm.v:1502.5-1510.6" *) _0085_;
  assign _0394_ = _0282_ | (* src = "../vtr/verilog/bgm.v:1503.10-1503.30" *) op_dn;
  assign _0395_ = r | (* src = "../vtr/verilog/bgm.v:1503.35-1503.40" *) s;
  assign _0396_ = _0395_ | (* src = "../vtr/verilog/bgm.v:1503.35-1503.61" *) _0081_;
  assign _0397_ = _0082_ | (* src = "../vtr/verilog/bgm.v:1503.8-1503.79" *) fract_out_00;
  assign _0398_ = _0397_ | (* src = "../vtr/verilog/bgm.v:1503.8-1503.100" *) _0083_;
  assign _0399_ = r | (* src = "../vtr/verilog/bgm.v:1506.7-1506.12" *) s;
  assign _0400_ = _0399_ | (* src = "../vtr/verilog/bgm.v:1506.7-1506.33" *) _0084_;
  assign _0401_ = exp_in_80 | (* src = "../vtr/verilog/bgm.v:1507.24-1507.47" *) _0288_;
  assign _0402_ = _0086_ | (* src = "../vtr/verilog/bgm.v:1507.8-1507.58" *) op_div;
  assign _0403_ = _0402_ | (* src = "../vtr/verilog/bgm.v:1507.8-1508.49" *) _0088_;
  assign _0404_ = _0090_ | (* src = "../vtr/verilog/bgm.v:1516.34-1516.93" *) _0484_;
  assign _0405_ = op_mul | (* src = "../vtr/verilog/bgm.v:1518.19-1518.34" *) op_div;
  assign _0406_ = op_mul | (* src = "../vtr/verilog/bgm.v:1550.35-1550.50" *) op_div;
  assign _0407_ = _0100_ | (* src = "../vtr/verilog/bgm.v:1550.20-1583.8" *) _0106_;
  assign _0408_ = _0101_ | (* src = "../vtr/verilog/bgm.v:1551.11-1552.89" *) _0105_;
  assign _0409_ = div_inf | (* src = "../vtr/verilog/bgm.v:1557.24-1558.37" *) _0108_;
  assign _0410_ = _0409_ | (* src = "../vtr/verilog/bgm.v:1557.24-1559.37" *) _0109_;
  assign _0411_ = _0107_ | (* src = "../vtr/verilog/bgm.v:1557.9-1581.9" *) _0111_;
  assign _0412_ = _0114_ | (* src = "../vtr/verilog/bgm.v:1564.13-1573.14" *) _0115_;
  assign _0413_ = _0412_ | (* src = "../vtr/verilog/bgm.v:1564.13-1579.14" *) _0126_;
  assign _0414_ = _0116_ | (* src = "../vtr/verilog/bgm.v:1568.12-1569.72" *) _0119_;
  assign _0415_ = _0414_ | (* src = "../vtr/verilog/bgm.v:1568.12-1571.31" *) _0124_;
  assign _0416_ = div_inf | (* src = "../vtr/verilog/bgm.v:1576.14-1577.52" *) _0128_;
  assign _0417_ = op_mul | (* src = "../vtr/verilog/bgm.v:1586.32-1586.47" *) op_div;
  assign _0418_ = _0131_ | (* src = "../vtr/verilog/bgm.v:1586.63-1587.62" *) _0134_;
  assign _0419_ = _0132_ | (* src = "../vtr/verilog/bgm.v:1586.19-1594.5" *) _0136_;
  assign _0420_ = _0419_ | (* src = "../vtr/verilog/bgm.v:1586.19-1594.103" *) _0150_;
  assign _0421_ = exp_in_00 | (* src = "../vtr/verilog/bgm.v:1587.38-1587.59" *) exp_in[7];
  assign _0422_ = rmode_00 | (* src = "../vtr/verilog/bgm.v:1590.7-1591.68" *) _0140_;
  assign _0423_ = _0422_ | (* src = "../vtr/verilog/bgm.v:1590.7-1592.65" *) _0144_;
  assign _0424_ = inf_out | (* src = "../vtr/verilog/bgm.v:1596.28-1596.42" *) ovf0;
  assign _0425_ = _0424_ | (* src = "../vtr/verilog/bgm.v:1596.28-1596.56" *) output_zero;
  assign _0426_ = max_num | (* src = "../vtr/verilog/bgm.v:1597.7-1597.35" *) _0151_;
  assign _0427_ = _0153_ | (* src = "../vtr/verilog/bgm.v:1600.26-1600.75" *) output_zero;
  assign _0428_ = _0156_ | (* src = "../vtr/verilog/bgm.v:1601.6-1601.62" *) inf_out;
  assign _0429_ = _0428_ | (* src = "../vtr/verilog/bgm.v:1601.6-1601.83" *) _0157_;
  assign _0430_ = exp_ovf[1] | (* src = "../vtr/verilog/bgm.v:1618.26-1618.49" *) exp_in_00;
  assign _0431_ = shft_co | (* src = "../vtr/verilog/bgm.v:1618.14-1618.50" *) _0430_;
  assign _0432_ = _0431_ | (* src = "../vtr/verilog/bgm.v:1618.14-1619.60" *) _0159_;
  assign _0433_ = exp_out1_co | (* src = "../vtr/verilog/bgm.v:1619.34-1619.58" *) exp_out_00;
  assign _0434_ = _0161_ | (* src = "../vtr/verilog/bgm.v:1621.26-1622.47" *) _0163_;
  assign _0435_ = _0171_ | (* src = "../vtr/verilog/bgm.v:1627.5-1644.6" *) _0177_;
  assign _0436_ = _0435_ | (* src = "../vtr/verilog/bgm.v:1627.5-1651.6" *) _0190_;
  assign _0437_ = _0173_ | (* src = "../vtr/verilog/bgm.v:1628.9-1629.31" *) _0174_;
  assign _0438_ = _0437_ | (* src = "../vtr/verilog/bgm.v:1628.9-1630.33" *) _0175_;
  assign _0439_ = _0438_ | (* src = "../vtr/verilog/bgm.v:1628.9-1631.21" *) exp_out_00;
  assign _0440_ = _0439_ | (* src = "../vtr/verilog/bgm.v:1628.9-1632.21" *) exp_ovf[1];
  assign _0441_ = _0179_ | (* src = "../vtr/verilog/bgm.v:1638.9-1639.58" *) _0182_;
  assign _0442_ = _0441_ | (* src = "../vtr/verilog/bgm.v:1638.9-1640.54" *) _0184_;
  assign _0443_ = _0442_ | (* src = "../vtr/verilog/bgm.v:1638.9-1641.55" *) _0186_;
  assign _0444_ = _0443_ | (* src = "../vtr/verilog/bgm.v:1638.9-1642.49" *) _0188_;
  assign _0445_ = _0192_ | (* src = "../vtr/verilog/bgm.v:1647.9-1648.31" *) _0193_;
  assign _0446_ = _0445_ | (* src = "../vtr/verilog/bgm.v:1647.9-1649.73" *) _0197_;
  assign _0447_ = inf_out | (* src = "../vtr/verilog/bgm.v:1657.25-1658.26" *) _0200_;
  assign _0448_ = _0447_ | (* src = "../vtr/verilog/bgm.v:1657.25-1659.37" *) _0202_;
  assign _0449_ = _0448_ | (* src = "../vtr/verilog/bgm.v:1657.25-1660.46" *) _0203_;
  assign _0450_ = exp_ovf[1] | (* src = "../vtr/verilog/bgm.v:1660.20-1660.43" *) exp_out_ff;
  assign _0451_ = ovf0 | (* src = "../vtr/verilog/bgm.v:1662.47-1662.58" *) ovf1;
  assign _0452_ = _0205_ | (* src = "../vtr/verilog/bgm.v:1665.19-1666.19" *) _0487_;
  assign _0453_ = _0452_ | (* src = "../vtr/verilog/bgm.v:1665.19-1667.54" *) _0208_;
  assign _0454_ = _0453_ | (* src = "../vtr/verilog/bgm.v:1665.19-1668.42" *) _0210_;
  assign _0455_ = _0211_ | (* src = "../vtr/verilog/bgm.v:1674.5-1674.26" *) _0212_;
  assign _0456_ = _0455_ | (* src = "../vtr/verilog/bgm.v:1674.5-1674.36" *) max_num;
  assign _0457_ = _0456_ | (* src = "../vtr/verilog/bgm.v:1674.5-1674.57" *) _0213_;
  function [7:0] _1024_;
    input [7:0] a;
    input [31:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1530.3-1535.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1024_ = b[7:0];
      4'b??1?:
        _1024_ = b[15:8];
      4'b?1??:
        _1024_ = b[23:16];
      4'b1???:
        _1024_ = b[31:24];
      default:
        _1024_ = a;
    endcase
  endfunction
  assign _0458_ = _1024_(8'hxx, { _0555_, _0560_, _0567_, _0567_ }, { _0462_, _0461_, _0460_, _0459_ });
  assign _0459_ = rmode == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1530.3-1535.10" *) 2'h3;
  assign _0460_ = rmode == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1530.3-1535.10" *) 2'h2;
  assign _0461_ = rmode == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1530.3-1535.10" *) 2'h1;
  assign _0462_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1530.3-1535.10" *) rmode;
  function [22:0] _1029_;
    input [22:0] a;
    input [91:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1538.3-1543.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1029_ = b[22:0];
      4'b??1?:
        _1029_ = b[45:23];
      4'b?1??:
        _1029_ = b[68:46];
      4'b1???:
        _1029_ = b[91:69];
      default:
        _1029_ = a;
    endcase
  endfunction
  assign _0463_ = _1029_(23'hxxxxxx, { _0554_[22:0], _0556_, _0566_, _0566_ }, { _0467_, _0466_, _0465_, _0464_ });
  assign _0464_ = rmode == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1538.3-1543.10" *) 2'h3;
  assign _0465_ = rmode == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1538.3-1543.10" *) 2'h2;
  assign _0466_ = rmode == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1538.3-1543.10" *) 2'h1;
  assign _0467_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1538.3-1543.10" *) rmode;
  assign _0468_ = & (* src = "../vtr/verilog/bgm.v:1312.28-1312.35" *) exp_in;
  assign _0469_ = & (* src = "../vtr/verilog/bgm.v:1315.28-1315.36" *) exp_out;
  assign _0470_ = & (* src = "../vtr/verilog/bgm.v:1317.28-1317.41" *) exp_out[7:1];
  assign _0471_ = & (* src = "../vtr/verilog/bgm.v:1318.28-1318.42" *) exp_out_final;
  assign _0472_ = & (* src = "../vtr/verilog/bgm.v:1320.28-1320.38" *) fract_out;
  assign _0473_ = | (* src = "../vtr/verilog/bgm.v:1313.30-1313.37" *) exp_in;
  assign _0474_ = | (* src = "../vtr/verilog/bgm.v:1314.35-1314.47" *) exp_in[6:0];
  assign _0475_ = | (* src = "../vtr/verilog/bgm.v:1316.30-1316.38" *) exp_out;
  assign _0476_ = | (* src = "../vtr/verilog/bgm.v:1321.30-1321.40" *) fract_out;
  assign _0477_ = | (* src = "../vtr/verilog/bgm.v:1322.30-1322.39" *) fract_in;
  assign _0478_ = | (* src = "../vtr/verilog/bgm.v:1356.45-1356.61" *) fract_in[46:23];
  assign _0479_ = | (* src = "../vtr/verilog/bgm.v:1402.29-1402.46" *) shift_right[7:6];
  assign _0480_ = | (* src = "../vtr/verilog/bgm.v:1411.29-1411.45" *) shift_left[7:6];
  assign _0481_ = | (* src = "../vtr/verilog/bgm.v:1480.27-1480.45" *) fract_trunc;
  assign _0482_ = | (* src = "../vtr/verilog/bgm.v:1480.61-1480.79" *) fract_trunc[23:0];
  assign _0483_ = | (* src = "../vtr/verilog/bgm.v:1515.25-1515.40" *) fract_in[23:0];
  assign _0484_ = | (* src = "../vtr/verilog/bgm.v:1516.80-1516.92" *) fract_trunc;
  assign _0485_ = | (* src = "../vtr/verilog/bgm.v:1621.29-1621.41" *) fract_trunc;
  assign _0486_ = | (* src = "../vtr/verilog/bgm.v:1627.7-1627.19" *) fract_trunc;
  assign _0487_ = | (* src = "../vtr/verilog/bgm.v:1666.6-1666.18" *) fract_trunc;
  assign _0488_ = | (* src = "../vtr/verilog/bgm.v:1673.14-1673.26" *) fract_trunc;
  assign _0489_ = { 1'h0, exp_in } - (* src = "../vtr/verilog/bgm.v:1350.22-1350.56" *) { 4'h0, div_opa_ldz };
  assign _0490_ = { 3'h0, div_opa_ldz } - (* src = "../vtr/verilog/bgm.v:1353.22-1353.48" *) exp_in;
  assign _0491_ = exp_in - (* src = "../vtr/verilog/bgm.v:1358.21-1358.33" *) 8'h7d;
  assign _0492_ = fi_ldz - (* src = "../vtr/verilog/bgm.v:1420.25-1420.39" *) 6'h01;
  assign _0493_ = fi_ldz - (* src = "../vtr/verilog/bgm.v:1421.25-1421.39" *) 6'h16;
  assign _0494_ = exp_out - (* src = "../vtr/verilog/bgm.v:1423.25-1423.40" *) 8'h01;
  assign _0495_ = { 1'h0, exp_in } - (* src = "../vtr/verilog/bgm.v:1425.25-1425.47" *) 9'h001;
  assign _0496_ = exp_out1 - (* src = "../vtr/verilog/bgm.v:1426.25-1426.41" *) 8'h01;
  assign _0497_ = exp_in_pl1 - (* src = "../vtr/verilog/bgm.v:1428.24-1428.55" *) { 3'h0, fi_ldz_mi1 };
  assign _0498_ = exp_in - (* src = "../vtr/verilog/bgm.v:1430.24-1430.52" *) { 2'h0, fi_ldz_mi22 };
  assign _0499_ = exp_in - (* src = "../vtr/verilog/bgm.v:1431.24-1431.51" *) { 2'h0, fi_ldz_mi1 };
  assign _0500_ = 8'h9e - (* src = "../vtr/verilog/bgm.v:1441.61-1441.81" *) { 2'h0, fi_ldz };
  assign _0501_ = fi_ldz_2 - (* src = "../vtr/verilog/bgm.v:1456.21-1456.51" *) { 3'h0, div_opa_ldz };
  assign _0502_ = 7'h17 - (* src = "../vtr/verilog/bgm.v:1457.21-1457.42" *) { 1'h0, fi_ldz };
  assign _0503_ = exp_in_pl1[7:0] - (* src = "../vtr/verilog/bgm.v:1462.21-1462.54" *) { 1'h0, ldz_all };
  assign _0504_ = rmode_00 ? (* src = "../vtr/verilog/bgm.v:1342.20-1342.44" *) 8'h7e : 8'h7f;
  assign _0505_ = _0025_ ? (* src = "../vtr/verilog/bgm.v:1348.31-1348.87" *) { 1'h0, exp_out } : exp_in_mi1;
  assign _0506_ = _0473_ ? (* src = "../vtr/verilog/bgm.v:1349.37-1349.81" *) div_scht1a : { 4'h0, div_opa_ldz };
  assign _0507_ = op_mul ? (* src = "../vtr/verilog/bgm.v:1361.40-1361.61" *) lr_mul : 1'h1;
  assign _0508_ = op_div ? (* src = "../vtr/verilog/bgm.v:1361.22-1361.61" *) lr_div : _0507_;
  assign _0509_ = _0031_ ? (* src = "../vtr/verilog/bgm.v:1363.19-1369.43" *) 1'h1 : _0510_;
  assign _0510_ = _0032_ ? (* src = "../vtr/verilog/bgm.v:1364.5-1369.43" *) 1'h0 : _0511_;
  assign _0511_ = _0033_ ? (* src = "../vtr/verilog/bgm.v:1365.5-1369.43" *) 1'h0 : _0512_;
  assign _0512_ = _0034_ ? (* src = "../vtr/verilog/bgm.v:1366.5-1369.43" *) 1'h1 : _0513_;
  assign _0513_ = _0036_ ? (* src = "../vtr/verilog/bgm.v:1367.5-1369.43" *) 1'h1 : _0514_;
  assign _0514_ = exp_ovf[1] ? (* src = "../vtr/verilog/bgm.v:1368.5-1369.43" *) 1'h0 : 1'h1;
  assign _0515_ = _0371_ ? (* src = "../vtr/verilog/bgm.v:1370.19-1373.17" *) 1'h1 : _0516_;
  assign _0516_ = _0373_ ? (* src = "../vtr/verilog/bgm.v:1372.5-1373.17" *) 1'h0 : 1'h1;
  assign _0517_ = _0473_ ? (* src = "../vtr/verilog/bgm.v:1376.44-1376.79" *) exp_in_pl1[7:0] : 8'h02;
  assign _0518_ = _0374_ ? (* src = "../vtr/verilog/bgm.v:1376.23-1376.97" *) _0517_ : { 2'h0, fi_ldz };
  assign _0519_ = op_div ? (* src = "../vtr/verilog/bgm.v:1377.23-1377.53" *) shftr_div : shftr_mul;
  assign _0520_ = op_f2i ? (* src = "../vtr/verilog/bgm.v:1379.21-1379.55" *) f2i_shft : { 2'h0, fi_ldz };
  assign _0521_ = _0375_ ? (* src = "../vtr/verilog/bgm.v:1381.65-1381.107" *) conv_shft : fasu_shift;
  assign _0522_ = op_mul ? (* src = "../vtr/verilog/bgm.v:1381.44-1381.107" *) shftl_mul : _0521_;
  assign _0523_ = op_div ? (* src = "../vtr/verilog/bgm.v:1381.23-1381.107" *) shftl_div : _0522_;
  assign _0524_ = _0377_ ? (* src = "../vtr/verilog/bgm.v:1383.22-1385.96" *) exp_in_pl1[7:0] : { 2'h0, fi_ldz };
  assign _0525_ = _0045_ ? (* src = "../vtr/verilog/bgm.v:1387.22-1389.55" *) div_shft1 : _0526_;
  assign _0526_ = _0047_ ? (* src = "../vtr/verilog/bgm.v:1388.5-1389.55" *) exp_in : { 2'h0, fi_ldz };
  assign _0527_ = _0048_ ? (* src = "../vtr/verilog/bgm.v:1390.22-1391.67" *) div_shft3 : _0528_;
  assign _0528_ = _0049_ ? (* src = "../vtr/verilog/bgm.v:1391.5-1391.67" *) div_shft4 : div_shft2;
  assign _0529_ = _0479_ ? (* src = "../vtr/verilog/bgm.v:1402.28-1402.74" *) 48'h000000000000 : fract_in_shftr_1;
  assign _0530_ = _0379_ ? (* src = "../vtr/verilog/bgm.v:1411.28-1411.95" *) 48'h000000000000 : fract_in_shftl_1;
  assign _0531_ = left_right ? (* src = "../vtr/verilog/bgm.v:1415.35-1415.79" *) fract_in_shftl : fract_in_shftr;
  assign _0532_ = fract_in[47] ? (* src = "../vtr/verilog/bgm.v:1436.35-1436.74" *) exp_in_pl1 : exp_next_mi;
  assign _0533_ = _0228_ ? (* src = "../vtr/verilog/bgm.v:1438.61-1438.92" *) 1'h0 : opas;
  assign _0534_ = _0344_ ? (* src = "../vtr/verilog/bgm.v:1438.34-1438.92" *) 1'h0 : _0533_;
  assign _0535_ = opas ? (* src = "../vtr/verilog/bgm.v:1438.25-1439.72" *) _0537_ : _0534_;
  assign _0536_ = _0229_ ? (* src = "../vtr/verilog/bgm.v:1439.40-1439.71" *) 1'h1 : opas;
  assign _0537_ = _0345_ ? (* src = "../vtr/verilog/bgm.v:1439.13-1439.71" *) 1'h0 : _0536_;
  assign _0538_ = opas ? (* src = "../vtr/verilog/bgm.v:1441.36-1441.56" *) 8'h9e : 8'h00;
  assign _0539_ = _0477_ ? (* src = "../vtr/verilog/bgm.v:1441.21-1441.82" *) _0500_ : _0538_;
  assign _0540_ = f2i_max ? (* src = "../vtr/verilog/bgm.v:1450.40-1450.74" *) 8'hff : exp_f2i_1[55:48];
  assign _0541_ = f2i_zero ? (* src = "../vtr/verilog/bgm.v:1450.21-1450.74" *) 8'h00 : _0540_;
  assign _0542_ = op_f2i ? (* src = "../vtr/verilog/bgm.v:1451.21-1451.47" *) exp_f2i : exp_i2f;
  assign _0543_ = dn ? (* src = "../vtr/verilog/bgm.v:1453.87-1453.126" *) { 6'h00, fract_in[47:46] } : exp_out1;
  assign _0544_ = exp_zero ? (* src = "../vtr/verilog/bgm.v:1453.69-1453.126" *) 8'h00 : _0543_;
  assign _0545_ = _0381_ ? (* src = "../vtr/verilog/bgm.v:1453.38-1453.126" *) conv_exp : _0544_;
  assign _0546_ = op_div ? (* src = "../vtr/verilog/bgm.v:1453.19-1453.126" *) exp_div : _0545_;
  assign _0547_ = opb_dn ? (* src = "../vtr/verilog/bgm.v:1465.48-1468.25" *) div_exp1[7:0] : _0549_;
  assign _0548_ = _0054_ ? (* src = "../vtr/verilog/bgm.v:1465.18-1468.25" *) div_exp3 : _0547_;
  assign _0549_ = _0055_ ? (* src = "../vtr/verilog/bgm.v:1466.4-1468.25" *) div_exp2 : _0550_;
  assign _0550_ = _0383_ ? (* src = "../vtr/verilog/bgm.v:1467.4-1468.25" *) 8'h00 : exp_out1_mi1;
  assign _0552_ = grs_sel_div ? (* src = "../vtr/verilog/bgm.v:1479.13-1479.75" *) _0060_ : fract_trunc[24];
  assign _0553_ = grs_sel_div ? (* src = "../vtr/verilog/bgm.v:1480.13-1480.109" *) _0481_ : _0387_;
  assign _0554_ = round ? (* src = "../vtr/verilog/bgm.v:1484.42-1484.83" *) fract_out_pl1 : { 1'h0, fract_out };
  assign _0555_ = exp_rnd_adj0 ? (* src = "../vtr/verilog/bgm.v:1485.25-1485.61" *) exp_out_pl1 : exp_out;
  assign _0556_ = _0068_ ? (* src = "../vtr/verilog/bgm.v:1489.26-1489.89" *) 23'h7fffff : fract_out;
  assign _0557_ = _0231_ ? (* src = "../vtr/verilog/bgm.v:1490.26-1490.70" *) exp_fix_diva : exp_fix_divb;
  assign _0558_ = op_div ? (* src = "../vtr/verilog/bgm.v:1491.53-1491.92" *) exp_fix_div : exp_next_mi[7:0];
  assign _0559_ = _0072_ ? (* src = "../vtr/verilog/bgm.v:1491.96-1491.137" *) exp_in : exp_out;
  assign _0560_ = _0071_ ? (* src = "../vtr/verilog/bgm.v:1491.26-1491.137" *) _0558_ : _0559_;
  assign _0561_ = op_f2i ? (* src = "../vtr/verilog/bgm.v:1518.52-1518.85" *) round2_f2i : round2_fasu;
  assign _0562_ = _0405_ ? (* src = "../vtr/verilog/bgm.v:1518.18-1518.85" *) round2_fmul : _0561_;
  assign _0563_ = round2 ? (* src = "../vtr/verilog/bgm.v:1520.44-1520.86" *) fract_out_pl1 : { 1'h0, fract_out };
  assign _0564_ = _0092_ ? (* src = "../vtr/verilog/bgm.v:1521.43-1521.92" *) exp_out_mi1 : exp_out_pl1;
  assign _0565_ = exp_rnd_adj2a ? (* src = "../vtr/verilog/bgm.v:1521.26-1521.103" *) _0564_ : exp_out;
  assign _0566_ = _0096_ ? (* src = "../vtr/verilog/bgm.v:1523.26-1523.104" *) 23'h7fffff : fract_out_rnd2a;
  assign _0567_ = _0098_ ? (* src = "../vtr/verilog/bgm.v:1524.26-1524.86" *) 8'hfe : exp_out_rnd2a;
  assign _0568_ = _0425_ ? (* src = "../vtr/verilog/bgm.v:1596.27-1598.19" *) 23'h000000 : _0569_;
  assign _0569_ = _0426_ ? (* src = "../vtr/verilog/bgm.v:1597.6-1598.19" *) 23'h7fffff : fract_out_rnd;
  assign _0570_ = _0427_ ? (* src = "../vtr/verilog/bgm.v:1600.25-1603.16" *) 8'h00 : _0571_;
  assign _0571_ = _0429_ ? (* src = "../vtr/verilog/bgm.v:1601.5-1603.16" *) 8'hff : _0572_;
  assign _0572_ = max_num ? (* src = "../vtr/verilog/bgm.v:1602.5-1603.16" *) 8'hfe : exp_out_rnd;
  assign _0573_ = op_mul ? (* src = "../vtr/verilog/bgm.v:1655.45-1655.106" *) underflow_fmul : _0199_;
  assign _0574_ = op_div ? (* src = "../vtr/verilog/bgm.v:1655.21-1655.106" *) undeflow_div : _0573_;
  assign _0575_ = op_div ? (* src = "../vtr/verilog/bgm.v:1662.21-1662.59" *) overflow_fdiv : _0451_;
  assign _0576_ = op_f2i ? (* src = "../vtr/verilog/bgm.v:1672.15-1674.58" *) f2i_ine : _0577_;
  assign _0577_ = op_i2f ? (* src = "../vtr/verilog/bgm.v:1673.4-1674.58" *) _0488_ : _0457_;
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/bgm.v:1396.18-1400.3" *)
  b_right_shifter u1 (
    .shift_in(fract_in),
    .shift_out(fract_in_shftr_1),
    .shift_value(shift_right[5:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/bgm.v:1444.21-1448.3" *)
  b_left_shifter_new u3 (
    .shift_in({ fract_in[47], fract_in[47], fract_in[47], fract_in[47], fract_in[47], fract_in[47], fract_in[47], fract_in[47], fract_in }),
    .shift_out(exp_f2i_1),
    .shift_value(f2i_shft[5:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/bgm.v:1300.14-1303.3" *)
  pri_encoder u6 (
    .fi_ldz(fi_ldz),
    .fract_in(fract_in)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/bgm.v:1405.17-1409.3" *)
  b_left_shifter u7 (
    .shift_in(fract_in),
    .shift_out(fract_in_shftl_1),
    .shift_value(shift_left[5:0])
  );
  assign op_mul = _0214_;
  assign op_div = _0215_;
  assign op_i2f = _0216_;
  assign op_f2i = _0217_;
  assign op_dn = _0364_;
  assign exp_in_ff = _0468_;
  assign exp_in_00 = _0235_;
  assign exp_in_80 = _0012_;
  assign exp_out_ff = _0469_;
  assign exp_out_00 = _0237_;
  assign exp_out_fe = _0013_;
  assign exp_out_final_ff = _0471_;
  assign fract_out_7fffff = _0472_;
  assign fract_out_00 = _0239_;
  assign fract_in_00 = _0240_;
  assign rmode_00 = _0218_;
  assign rmode_01 = _0219_;
  assign rmode_10 = _0220_;
  assign rmode_11 = _0221_;
  assign dn = _0016_;
  assign f2i_emax = 8'h9d;
  assign fract_out_pl1 = _0004_;
  assign f2i_emin = _0504_;
  assign f2i_zero = _0368_;
  assign f2i_max = _0369_;
  assign { shft_co, shftr_mul } = _0505_;
  assign { div_shft1_co, div_shft1 } = _0506_;
  assign div_scht1a = _0489_;
  assign div_shft2 = _0005_;
  assign div_shft3 = _0006_;
  assign div_shft4 = _0490_;
  assign div_dn = _0026_;
  assign div_nr = _0029_;
  assign f2i_shft = _0491_;
  assign left_right = _0508_;
  assign lr_div = _0509_;
  assign lr_mul = _0515_;
  assign fasu_shift = _0518_;
  assign shift_right = _0519_;
  assign conv_shft = _0520_;
  assign shift_left = _0523_;
  assign shftl_mul = _0524_;
  assign shftl_div = _0525_;
  assign shftr_div = _0527_;
  assign fract_in_shftr = _0529_;
  assign fract_in_shftl = _0530_;
  assign { fract_out, fract_trunc } = _0531_;
  assign fi_ldz_mi1 = _0492_;
  assign fi_ldz_mi22 = _0493_;
  assign exp_out_pl1 = _0007_;
  assign exp_out_mi1 = _0494_;
  assign exp_in_pl1 = _0008_;
  assign exp_in_mi1 = _0495_;
  assign exp_out1_mi1 = _0496_;
  assign exp_next_mi = _0497_;
  assign exp_fix_diva = _0498_;
  assign exp_fix_divb = _0499_;
  assign exp_zero = _0380_;
  assign { exp_out1_co, exp_out1 } = _0532_;
  assign f2i_out_sign = _0535_;
  assign exp_i2f = _0539_;
  assign exp_f2i = _0541_;
  assign conv_exp = _0542_;
  assign exp_out = _0546_;
  assign ldz_all = _0009_;
  assign ldz_dif = _0501_;
  assign fi_ldz_2a = _0502_;
  assign fi_ldz_2 = { fi_ldz_2a[6], fi_ldz_2a };
  assign div_exp1 = _0010_;
  assign div_exp2 = _0503_;
  assign div_exp3 = _0011_;
  assign exp_div = _0548_;
  assign div_inf = _0058_;
  assign grs_sel_div = _0059_;
  assign g = _0551_;
  assign r = _0552_;
  assign s = _0553_;
  assign round = _0388_;
  assign { exp_rnd_adj0, fract_out_rnd0 } = _0554_;
  assign exp_out_rnd0 = _0555_;
  assign ovf0 = _0065_;
  assign fract_out_rnd1 = _0556_;
  assign exp_fix_div = _0557_;
  assign exp_out_rnd1 = _0560_;
  assign ovf1 = _0073_;
  assign r_sign = sign;
  assign round2a = _0390_;
  assign round2_fasu = _0077_;
  assign round2_fmul = _0078_;
  assign temp_fract_in = _0483_;
  assign round2_f2i = _0091_;
  assign round2 = _0562_;
  assign { exp_rnd_adj2a, fract_out_rnd2a } = _0563_;
  assign exp_out_rnd2a = _0565_;
  assign fract_out_rnd2 = _0566_;
  assign exp_out_rnd2 = _0567_;
  assign max_num = _0407_;
  assign inf_out = _0420_;
  assign fract_out_final = _0568_;
  assign exp_out_final = _0570_;
  assign out = { exp_out_final, fract_out_final };
  assign z = _0432_;
  assign underflow_fmul = _0434_;
  assign undeflow_div = _0169_;
  assign underflow = _0574_;
  assign overflow_fdiv = _0449_;
  assign overflow = _0575_;
  assign f2i_ine = _0454_;
  assign ine = _0576_;
  assign _0000_ = _0002_;
  assign _0001_ = _0003_;
  assign _0002_ = _0458_;
  assign _0003_ = _0463_;
  assign exp_out_rnd = _0458_;
  assign fract_out_rnd = _0463_;
  assign _0247_ = _0477_;
  assign _0255_ = _0473_;
  assign _0258_ = _0473_;
  assign _0551_ = fract_out[0];
  assign _0281_ = _0477_;
  assign _0313_ = _0473_;
  assign _0315_ = _0477_;
  assign _0335_ = _0477_;
  assign _0337_ = _0477_;
endmodule
