#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000287f520 .scope module, "Control_tb" "Control_tb" 2 3;
 .timescale -9 -9;
v00000000028d4280_0 .net "ALUControl", 2 0, v00000000028783b0_0;  1 drivers
v00000000028d4320_0 .net "ALUSrc", 0 0, v000000000286e730_0;  1 drivers
v00000000028d43c0_0 .net "Beq", 0 0, v000000000286e7d0_0;  1 drivers
v00000000028d4460_0 .net "Bne", 0 0, v000000000286e870_0;  1 drivers
v00000000028d4a50_0 .net "Jump", 0 0, v000000000286e910_0;  1 drivers
v00000000028d5130_0 .net "MemRead", 0 0, v00000000028d3e20_0;  1 drivers
v00000000028d4b90_0 .net "MemToReg", 0 0, v00000000028d3ec0_0;  1 drivers
v00000000028d4c30_0 .net "MemWrite", 0 0, v00000000028d3f60_0;  1 drivers
v00000000028d4af0_0 .net "RegDst", 0 0, v00000000028d4000_0;  1 drivers
v00000000028d4f50_0 .net "RegWrite", 0 0, v00000000028d40a0_0;  1 drivers
v00000000028d4cd0_0 .var "funct", 5 0;
v00000000028d47d0_0 .var "opcode", 5 0;
S_000000000286e5b0 .scope module, "Con" "Control" 2 9, 3 1 0, S_000000000287f520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 1 "RegDst"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 1 "MemRead"
    .port_info 6 /OUTPUT 1 "Beq"
    .port_info 7 /OUTPUT 1 "Bne"
    .port_info 8 /OUTPUT 1 "Jump"
    .port_info 9 /OUTPUT 1 "MemToReg"
    .port_info 10 /OUTPUT 1 "RegWrite"
    .port_info 11 /OUTPUT 3 "ALUControl"
v00000000028783b0_0 .var "ALUControl", 2 0;
v000000000286e730_0 .var "ALUSrc", 0 0;
v000000000286e7d0_0 .var "Beq", 0 0;
v000000000286e870_0 .var "Bne", 0 0;
v000000000286e910_0 .var "Jump", 0 0;
v00000000028d3e20_0 .var "MemRead", 0 0;
v00000000028d3ec0_0 .var "MemToReg", 0 0;
v00000000028d3f60_0 .var "MemWrite", 0 0;
v00000000028d4000_0 .var "RegDst", 0 0;
v00000000028d40a0_0 .var "RegWrite", 0 0;
v00000000028d4140_0 .net "funct", 5 0, v00000000028d4cd0_0;  1 drivers
v00000000028d41e0_0 .net "opcode", 5 0, v00000000028d47d0_0;  1 drivers
E_000000000287bce0 .event edge, v00000000028d41e0_0, v00000000028d4140_0;
    .scope S_000000000286e5b0;
T_0 ;
    %wait E_000000000287bce0;
    %load/vec4 v00000000028d41e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d3f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d3e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d3ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d40a0_0, 0;
    %load/vec4 v00000000028d4140_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000028783b0_0, 0;
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000000028783b0_0, 0;
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000028783b0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000000028783b0_0, 0;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000286e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d3f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d3e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d3ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d40a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000028783b0_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000286e730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d3f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d3e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d40a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000028783b0_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d3f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d3e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000286e7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d40a0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000000028783b0_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d3f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d3e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000286e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d40a0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000000028783b0_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d3f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d3e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000286e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d40a0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000286e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d3f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d3e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d3ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d40a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000028783b0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000287f520;
T_1 ;
    %vpi_call 2 13 "$monitor", "  opcode:%b funct:%b A:%b R:%b MW:%b MR:%b Beq:%b Bne:%b J:%b MTR:%b RW:%b ALUC:%b", v00000000028d47d0_0, v00000000028d4cd0_0, v00000000028d4320_0, v00000000028d4af0_0, v00000000028d4c30_0, v00000000028d5130_0, v00000000028d43c0_0, v00000000028d4460_0, v00000000028d4a50_0, v00000000028d4b90_0, v00000000028d4f50_0, v00000000028d4280_0 {0 0 0};
    %vpi_call 2 16 "$display", "Test ADD" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000028d47d0_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000000028d4cd0_0, 0, 6;
    %delay 1, 0;
    %vpi_call 2 21 "$display", "Test SUB" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000028d47d0_0, 0, 6;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v00000000028d4cd0_0, 0, 6;
    %delay 1, 0;
    %vpi_call 2 26 "$display", "Test AND" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000028d47d0_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v00000000028d4cd0_0, 0, 6;
    %delay 1, 0;
    %vpi_call 2 31 "$display", "Test OR" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000028d47d0_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v00000000028d4cd0_0, 0, 6;
    %delay 1, 0;
    %vpi_call 2 36 "$display", "Test SLT" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000028d47d0_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v00000000028d4cd0_0, 0, 6;
    %delay 1, 0;
    %vpi_call 2 41 "$display", "Test lw)" {0 0 0};
    %pushi/vec4 35, 0, 6;
    %store/vec4 v00000000028d47d0_0, 0, 6;
    %delay 1, 0;
    %vpi_call 2 45 "$display", "Test  sw" {0 0 0};
    %pushi/vec4 43, 0, 6;
    %store/vec4 v00000000028d47d0_0, 0, 6;
    %delay 1, 0;
    %vpi_call 2 49 "$display", "Test  Beq" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000000028d47d0_0, 0, 6;
    %delay 1, 0;
    %vpi_call 2 53 "$display", "Test  Bne" {0 0 0};
    %pushi/vec4 5, 0, 6;
    %store/vec4 v00000000028d47d0_0, 0, 6;
    %delay 1, 0;
    %vpi_call 2 57 "$display", "Test  Jump" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000000028d47d0_0, 0, 6;
    %delay 1, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./Control_tb.v";
    "./Control.v";
