{
    "DESIGN_NAME": "riscv_top",
    "VERILOG_FILES": [
        "dir::src/*.v"
    ],
    "EXTRA_LEFS": [
        "dir::lef/gf180mcu_mux.lef"
    ],
    "EXTRA_GDS_FILES": [
        "dir::gds/gf180mcu_mux.gds"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "SYNTH_STRATEGY": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 35,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 50,
            "FP_CORE_UTIL": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 30
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 30
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 40,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 30
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.5
    }
}
