#include "vmem.h"
#include "kheap.h"
#include "sched.h"
#include "uart.h"
#include "syscall.h"

#define BEGIN_IO_MAPPED_MEM 0x20000000
#define END_IO_MAPPED_MEM 0x20FFFFFF
#define END_KERNEL_MEM 0x1000000
/** champs de bits **/
#define TABLE_2_NORMAL_PERIPH  0b000000110110
#define TABLE_2_NORMAL_MEM  0b000001110010
#define TABLE_1_NORMAL  0b0000000001

uint8_t * occupation_table;

unsigned int * table_kernel;



void __attribute__((naked)) data_handler(){


    uart_send_str("Memory fault");
    //we stop the execution of the kernel
    sys_reboot();
}





void start_mmu_C()
{
    register unsigned int control;

    __asm("mcr p15, 0, %[zero], c1, c0, 0" :: [zero]"r"(0)); // Disable cache
    __asm("mcr p15, 0, r0, c7, c7, 0"); // Invalidate cache (data and instructions)
    
    invalidate_TLB();
    
    // Enable ARMv6 MMU features (disable sub-page AP)
    control = (1 << 23) | (1 << 15) | (1 << 4) | 1;
    
    // Write control register
    __asm volatile("mcr p15, 0, %[control], c1, c0, 0" :: [control]"r" (control));
}

void invalidate_TLB() 
{
    __asm("mcr p15, 0, r0, c8, c6, 0"); // Invalidate TLB entries

    // Invalidate the translation lookaside buffer (TLB)
    //__asm volatile("mcr p15, 0, %[data], c8, c7, 0" :: [data]"r"(0));
}

void configure_mmu_kernel() {
    configure_mmu_C((unsigned int)table_kernel);
}

void configure_mmu_C(register unsigned int pt_addr)
{
    //total++; ?????

    // Translation table 0
    __asm volatile("mcr p15, 0, %[addr], c2, c0, 0" : : [addr] "r" (pt_addr));

    // Translation table 1
    __asm volatile("mcr p15, 0, %[addr], c2, c0, 1" : : [addr] "r" (pt_addr));

    // Use translation table 0 for everything
    __asm volatile("mcr p15, 0, %[n], c2, c0, 2" : : [n] "r" (0));

    /* Set Domain 0 ACL to "Manager", not enforcing memory permissions
         * Evert mapped section/page is in domain 0
         */
    __asm volatile("mcr p15, 0, %[r], c3, c0, 0" : : [r] "r" (0x3));
}

unsigned int * init_kernel_table_page()
{
    /** On alloue la table des pages de niveau 1 alignée sur 16384 **/
    unsigned int * table1 = (unsigned int *) kAlloc_aligned(FIRST_LVL_TT_SIZE, 14);

    unsigned int TABLE_2_BITSET;

    /** Pour chaque entrée de la table de niveau 1 **/
    for(unsigned int i = 0; i < FIRST_LVL_TT_COUNT; i++) {
        /** Faute si i n'est pas entre 200 et 20F ou entre 0 et la fin du kernel **/
        if( !(i >= 0x200 && i <= 0x20F) && !(i < (((unsigned int)&__kernel_heap_end__) >> 20)) )
        {
            table1[i] = 0x0;
            continue;
        }

        /** peripherique mappe en memoire **/
        if(i>=0x200 && i<=0x20F)
        {

            TABLE_2_BITSET = TABLE_2_NORMAL_PERIPH;
        }
        else
        {
            TABLE_2_BITSET = TABLE_2_NORMAL_MEM;
        }

        /** On alloue une table de niveau 2 alignée sur 1024 **/
        unsigned int * table2 = (unsigned int *) kAlloc_aligned(SECON_LVL_TT_SIZE, 10);

        /** Pour chaque entrée dans cette table **/
        for(unsigned int j = 0; j < SECON_LVL_TT_COUNT; j++){
            /** concat i|j|champ de bits **/
            table2[j] = (i<<20) | (j<<12) | TABLE_2_BITSET;
        }
        /** On place l'adresse de la table de niveau 2 dans la table de niveau 1 **/
        table1[i] = (unsigned int)table2 | TABLE_1_NORMAL; //table2|champ de bits
    }
    
    return table1;
}

unsigned int * init_table_page()
{

    /** On alloue la table des pages de niveau 1 alignée sur 16384 **/
    unsigned int * table1 = (unsigned int *) kAlloc_aligned(FIRST_LVL_TT_SIZE, 14);

    unsigned int TABLE_2_BITSET;



    /** Pour chaque entrée de la table de niveau 1 **/
    for(unsigned int i = 0; i < FIRST_LVL_TT_COUNT; i++) {
        /** Faute si i n'est pas entre 200 et 20F ou entre 0 et la fin du kernel **/
        if(!(i < (((unsigned int)&__kernel_heap_end__) >> 20)) )
        {
            table1[i] = 0x0;
            continue;
        }else if(i < (((unsigned int)&__kernel_heap_end__) >> 20))//on redirige vers les tables du noyau
        {
            table1[i] = table_kernel[i];
            continue;
        }

        TABLE_2_BITSET = TABLE_2_NORMAL_MEM;


        /** On alloue une table de niveau 2 alignée sur 1024 **/
        unsigned int * table2 = (unsigned int *) kAlloc_aligned(SECON_LVL_TT_SIZE, 10);

        /** Pour chaque entrée dans cette table **/
        for(unsigned int j = 0; j < SECON_LVL_TT_COUNT; j++){
            /** concat i|j|champ de bits **/
            table2[j] = (i<<20) | (j<<12) | TABLE_2_BITSET;
        }
        /** On place l'adresse de la table de niveau 2 dans la table de niveau 1 **/
        table1[i] = (unsigned int)table2 | TABLE_1_NORMAL; //table2|champ de bits
    }

    return table1;;

}








int init_kern_translation_table(void)
{
    table_kernel = init_kernel_table_page();

    configure_mmu_C((unsigned int)table_kernel);
    
    return 0;
}

void init_occupation_table(void)
{

    occupation_table = (uint8_t *) kAlloc(OCCUPATION_TABLE_SIZE); //TODO allouer une table avec 1 bit/frame == bool

    for(int i=0; i<OCCUPATION_TABLE_SIZE; i++){
        occupation_table[i] = 0;
    }


}

void vmem_init()
{

    init_occupation_table();
    init_kern_translation_table();
    start_mmu_C();

}



void* vmem_alloc_for_userland(struct pcb_s* process)
{

    //On recherche une Page libre : TODO si plus de block libre ?
    struct block * first_block = process->first_empty_block;
    int* page = first_block->first_page; //adresse de la première page
    unsigned int * table1 = current_process->page_table;



    //On cherche une Frame libre;
    int found = 0;
    int i = 0;
    int address  = 0;

    while(found == 0 && i < OCCUPATION_TABLE_SIZE)
    {

        if(occupation_table[i] == 0){

            //la Frame est libre
            address = END_KERNEL_MEM + i*PAGE_SIZE; // calcul de l'offset
            found = 1;

            int offsetFirstTable =((unsigned int)page)>>20; //12 premiers bits => offset dans la première table
            int offsetSecondTable = (((unsigned int)page)<<12)>>24 ; //10 bits suivants => offset dans la deuxième table;


            unsigned int * table2;


            if(table1[offsetFirstTable] == 0x0){//pas de table de niveau 2, il faut allouer

                /** On alloue une table de niveau 2 alignée sur 1024 **/
                table2 = (unsigned int *) kAlloc_aligned(SECON_LVL_TT_SIZE, 10);

                /** Pour chaque entrée dans cette table **/
                for(unsigned int j = 0; j < SECON_LVL_TT_COUNT; j++){

                    table2[j]=0x0;

                }
                /** On place l'adresse de la table de niveau 2 dans la table de niveau 1 **/
                table1[offsetFirstTable] = (unsigned int)table2 | TABLE_1_NORMAL; //table2|champ de bits


            }else{

                table2 = (unsigned int*)((((unsigned int)table1[offsetFirstTable])>>10)<<10); //22 premiers bits, alignés sur 1024

            }

            table2[offsetSecondTable] = ((address>>12)<<12) | TABLE_2_NORMAL_MEM;//descripteur de niveau 2


            first_block->block_size--;//une page de moins dans le bloc

            if(first_block->block_size == 0){ //le bloc est vide, on branche sur le suivant TODO libération mémoire
                current_process->first_empty_block = current_process->first_empty_block->next;
                current_process->first_empty_block->previous = 0;
            }else{
                first_block->first_page = (int*) ((unsigned int)(first_block->first_page) + PAGE_SIZE);
            }

            occupation_table[i] = 1; //la frame est marquée occupée

        }
        i++;
    }

    return page;

}


void vmem_desalloc_for_userland(struct pcb_s* process, void* page)
{


    //on modifie la table des pages
    int offsetFirstTable =((unsigned int)page)>>20; //12 premiers bits => offset dans la première table
    int offsetSecondTable = (((unsigned int)page)<<12)>>24 ; //10 bits suivants => offset dans la deuxième table;

    unsigned int * table1 =  process->page_table;
    unsigned int * table2;

    table2 = (unsigned int*)((((unsigned int)table1[offsetFirstTable])>>10)<<10); //22 premiers bits, alignés sur 1024

    unsigned int address = (table2[offsetSecondTable]>>12)<<12;
    table2[offsetSecondTable] = 0x0; //libération de la page

    int offset =  (address - END_KERNEL_MEM) % PAGE_SIZE;

    occupation_table[offset] = 0;//libération de la frame physique

    /** Libération de la page pour le processus **/

    unsigned int currentPage ;
    unsigned int pageToFree = (unsigned int) page;
    struct block* currentBlock = process->first_empty_block;
    struct block* precedingBlock;

    /** 7 cas différents pour l'insertion de la page **/

    if(currentBlock !=0 ){
        currentPage = (unsigned int) currentBlock->first_page;

    }else{//il n'y a pas de bloc CAS 1
        //Allocation du bloc
        struct block * block = (struct block *) kAlloc(sizeof(struct block));
        block->block_size = 1;
        block->first_page = (int*) pageToFree;
        block->next = 0;
        block->previous = 0;
        current_process->first_empty_block = block;
    }


    while(currentPage < pageToFree && currentBlock != 0 ){

        precedingBlock = currentBlock;
        currentBlock = currentBlock->next;
        if(currentBlock != 0){
            currentPage = (unsigned int) currentBlock->first_page;
        }


    }

    if(currentPage >= pageToFree && currentBlock != 0){ //on regarde le bloc courant


        if( (unsigned int)(pageToFree) + PAGE_SIZE == (unsigned int) currentBlock->first_page){ //insertion juste avant le bloc courant CAS 2

            currentBlock->first_page = (int*) pageToFree;
            currentBlock->block_size++;

        }else if(currentBlock->previous !=0){ //insertion au niveau du bloc précédent

            unsigned int lastPage = (unsigned int) currentBlock->previous->first_page + currentBlock->previous->block_size * PAGE_SIZE; //dernière page du bloc

            if(lastPage == ((unsigned int)(pageToFree) - PAGE_SIZE)){ //insertion juste après le bloc précédent CAS 3
                currentBlock->previous->block_size++;

            }else{ //création d'un nouveau bloc CAS 4
                //Allocation du bloc
                struct block * block = (struct block *) kAlloc(sizeof(struct block));
                block->block_size = 1;
                block->first_page = (int*) pageToFree;
                block->next = currentBlock;
                block->previous = currentBlock->previous;
                currentBlock->previous->next = block;
                currentBlock->previous = block;

            }


        }else{ //allocation d'un bloc en début de liste CAS 5
            //Allocation du bloc
            struct block * block = (struct block *) kAlloc(sizeof(struct block));
            block->block_size = 1;
            block->first_page = (int*) pageToFree;
            block->next = currentBlock; //un seul bloc disponible
            block->previous = 0;
            currentBlock->previous = block;
            current_process->first_empty_block = block;

        }
    }else{//on était au dernier block, insertion après le dernier bloc

        unsigned int lastPage = (unsigned int) precedingBlock->first_page + currentBlock->previous->block_size * PAGE_SIZE;//derniere page du dernier nloc

        if(lastPage ==  ((unsigned int)(pageToFree) - PAGE_SIZE)){ //insertion après le bloc précédent CAS 6
            precedingBlock->block_size++;

        }else{ //nouveau bloc en fin de liste CAS 7
            //Allocation du bloc
            struct block * block = (struct block *) kAlloc(sizeof(struct block));
            block->block_size = 1;
            block->first_page = (int*) pageToFree;
            block->next = 0;
            block->previous = precedingBlock;
            precedingBlock->next = block;


        }



    }



}







uint32_t vmem_translate(uint32_t va, struct pcb_s* process)
{
    uint32_t pa; /*The result*/

    /* 1st and 2nd table addresses */
    uint32_t table_base;
    uint32_t second_level_table;

    /* Indexes */
    uint32_t first_level_index;
    uint32_t second_level_index;
    uint32_t page_index;

    /* Descriptors */
    uint32_t first_level_descriptor;
    uint32_t *first_level_descriptor_address;
    uint32_t second_level_decriptor;
    uint32_t *second_level_decriptor_adress;

    if(process == 0)
    {
        __asm("mrc p15, 0, %[tb], c2, c0, 0":[tb]"=r"(table_base));
    } else
    {
        table_base = (uint32_t) process-> page_table;
    }

    table_base = table_base & 0xFFFFC000;

    /* Indexes */
    first_level_index = (va>>20);
    second_level_index = ((va<<12)>>24);
    page_index = (va & 0x00000FFF);

    /* First level descriptor */
    first_level_descriptor_address = (uint32_t*) (table_base|(first_level_index<<2));
    first_level_descriptor = *(first_level_descriptor_address);

    /* Translation fault */
    if(! (first_level_descriptor & 0x3))
    {
        return (uint32_t) FORBIDDEN_ADDRESS;
    }


    /* Second level descriptor */
    second_level_table = first_level_descriptor & 0xFFFFFC00;
    second_level_decriptor_adress = (uint32_t*) (second_level_table | (second_level_index << 2));
    second_level_decriptor = *((uint32_t*) second_level_decriptor_adress);

    /* Translation fault */
    if (!(second_level_decriptor & 0x3))
    {
        return (uint32_t) FORBIDDEN_ADDRESS;
    }

    /* Physical addreseap_init(s */
    pa = (second_level_decriptor & 0xFFFFF000) | page_index;

    return pa;

}




