[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/JB_Unit"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~JB_Unit|JB_Unit>io_jb_out",
    "sources":[
      "~JB_Unit|JB_Unit>io_operand1",
      "~JB_Unit|JB_Unit>io_operand2"
    ]
  }
]