#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 21 23:47:38 2021
# Process ID: 9680
# Current directory: C:/Project/u200/project_dna_darrick/project_dna_darrick.runs/design_1_xdma_0_3_synth_1
# Command line: vivado.exe -log design_1_xdma_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xdma_0_3.tcl
# Log file: C:/Project/u200/project_dna_darrick/project_dna_darrick.runs/design_1_xdma_0_3_synth_1/design_1_xdma_0_3.vds
# Journal file: C:/Project/u200/project_dna_darrick/project_dna_darrick.runs/design_1_xdma_0_3_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_xdma_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Project/u200/project_dna_darrick'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Project/u200/project_dna_darrick' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Project/u200/project_dna_darrick/project_dna_darrick.runs/design_1_xdma_0_3_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 264.891 ; gain = 22.031
Command: synth_design -top design_1_xdma_0_3 -part xcu200-fsgd2104-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-1540] The version limit for your license is '2020.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20492 
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/xdma_v4_1_vl_rfs.sv:43944]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/xdma_v4_1_vl_rfs.sv:43945]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:309]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:310]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 461.203 ; gain = 148.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/synth/design_1_xdma_0_3.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_core_top' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:60]
	Parameter COMPONENT_NAME bound to: xdma_0 - type: string 
	Parameter VERSION bound to: 6 - type: integer 
	Parameter C_DEVICE_NUMBER bound to: 0 - type: integer 
	Parameter VCU1262 bound to: FALSE - type: string 
	Parameter xlnx_ref_board bound to: AU200 - type: string 
	Parameter GTWIZ_IN_CORE bound to: 1 - type: integer 
	Parameter INS_LOSS_PROFILE bound to: Add-in_Card - type: string 
	Parameter PL_UPSTREAM_FACING bound to: true - type: string 
	Parameter TL_LEGACY_MODE_ENABLE bound to: false - type: string 
	Parameter PCIE_BLK_LOCN bound to: 8 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 16 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter FREE_RUN_FREQ bound to: 0 - type: integer 
	Parameter DRP_CLK_SEL bound to: 0 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter CORE_CLK_FREQ bound to: 2 - type: integer 
	Parameter PLL_TYPE bound to: 2 - type: integer 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter PIPE_DEBUG_EN bound to: FALSE - type: string 
	Parameter SILICON_REV bound to: Pre-Production - type: string 
	Parameter PIPE_SIM bound to: false - type: string 
	Parameter EXT_CH_GT_DRP bound to: false - type: string 
	Parameter PCIE3_DRP bound to: false - type: string 
	Parameter DEDICATE_PERST bound to: false - type: string 
	Parameter SYS_RESET_POLARITY bound to: 0 - type: integer 
	Parameter MCAP_ENABLEMENT bound to: TANDEM_PROM - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: false - type: string 
	Parameter PF0_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_DEVICE_ID bound to: 36927 - type: integer 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF0_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF1_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 37137 - type: integer 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_SUBSYSTEM_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF1_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF2_DEVICE_ID bound to: 37393 - type: integer 
	Parameter PF2_REVISION_ID bound to: 0 - type: integer 
	Parameter PF2_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF3_DEVICE_ID bound to: 37649 - type: integer 
	Parameter PF3_REVISION_ID bound to: 0 - type: integer 
	Parameter PF3_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter AXILITE_MASTER_APERTURE_SIZE bound to: 14 - type: integer 
	Parameter AXILITE_MASTER_CONTROL bound to: 4 - type: integer 
	Parameter XDMA_APERTURE_SIZE bound to: 9 - type: integer 
	Parameter XDMA_CONTROL bound to: 4 - type: integer 
	Parameter AXIST_BYPASS_APERTURE_SIZE bound to: 13 - type: integer 
	Parameter AXIST_BYPASS_CONTROL bound to: 0 - type: integer 
	Parameter C_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 1 - type: integer 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter C_COMP_TIMEOUT bound to: 1 - type: integer 
	Parameter SHARED_LOGIC bound to: 1 - type: integer 
	Parameter SHARED_LOGIC_CLK bound to: false - type: string 
	Parameter SHARED_LOGIC_CLK_7XG2 bound to: false - type: string 
	Parameter SHARED_LOGIC_BOTH bound to: false - type: string 
	Parameter SHARED_LOGIC_BOTH_7XG2 bound to: false - type: string 
	Parameter SHARED_LOGIC_GTC bound to: false - type: string 
	Parameter SHARED_LOGIC_GTC_7XG2 bound to: false - type: string 
	Parameter EN_TRANSCEIVER_STATUS_PORTS bound to: false - type: string 
	Parameter IS_BOARD_PROJECT bound to: 1 - type: integer 
	Parameter EN_GT_SELECTION bound to: TRUE - type: string 
	Parameter SELECT_QUAD bound to: GTY_Quad_227 - type: string 
	Parameter ULTRASCALE bound to: FALSE - type: string 
	Parameter ULTRASCALE_PLUS bound to: TRUE - type: string 
	Parameter V7_GEN3 bound to: FALSE - type: string 
	Parameter MSI_ENABLED bound to: TRUE - type: string 
	Parameter DEV_PORT_TYPE bound to: 0 - type: integer 
	Parameter XDMA_PCIE_64BIT_EN bound to: xdma_pcie_64bit_en - type: string 
	Parameter XDMA_AXI_INTF_MM bound to: 1 - type: integer 
	Parameter XDMA_AXILITE_MASTER bound to: TRUE - type: string 
	Parameter XDMA_AXIST_BYPASS bound to: FALSE - type: string 
	Parameter XDMA_RNUM_CHNL bound to: 4 - type: integer 
	Parameter XDMA_WNUM_CHNL bound to: 4 - type: integer 
	Parameter XDMA_AXILITE_SLAVE bound to: FALSE - type: string 
	Parameter XDMA_NUM_USR_IRQ bound to: 1 - type: integer 
	Parameter XDMA_RNUM_RIDS bound to: 32 - type: integer 
	Parameter XDMA_WNUM_RIDS bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter XDMA_NUM_PCIE_TAG bound to: 256 - type: integer 
	Parameter EN_WCHNL_0 bound to: TRUE - type: string 
	Parameter EN_WCHNL_1 bound to: TRUE - type: string 
	Parameter EN_WCHNL_2 bound to: TRUE - type: string 
	Parameter EN_WCHNL_3 bound to: TRUE - type: string 
	Parameter EN_WCHNL_4 bound to: FALSE - type: string 
	Parameter EN_WCHNL_5 bound to: FALSE - type: string 
	Parameter EN_WCHNL_6 bound to: FALSE - type: string 
	Parameter EN_WCHNL_7 bound to: FALSE - type: string 
	Parameter EN_RCHNL_0 bound to: TRUE - type: string 
	Parameter EN_RCHNL_1 bound to: TRUE - type: string 
	Parameter EN_RCHNL_2 bound to: TRUE - type: string 
	Parameter EN_RCHNL_3 bound to: TRUE - type: string 
	Parameter EN_RCHNL_4 bound to: FALSE - type: string 
	Parameter EN_RCHNL_5 bound to: FALSE - type: string 
	Parameter EN_RCHNL_6 bound to: FALSE - type: string 
	Parameter EN_RCHNL_7 bound to: FALSE - type: string 
	Parameter XDMA_DSC_BYPASS bound to: FALSE - type: string 
	Parameter C_METERING_ON bound to: 1 - type: integer 
	Parameter RX_DETECT bound to: 0 - type: integer 
	Parameter DSC_BYPASS_RD bound to: 0 - type: integer 
	Parameter DSC_BYPASS_WR bound to: 0 - type: integer 
	Parameter XDMA_STS_PORTS bound to: FALSE - type: string 
	Parameter MSIX_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH0_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH1_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH2_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH3_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH0_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH1_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH2_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH3_ENABLED bound to: FALSE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter RQ_SEQ_NUM_IGNORE bound to: 0 - type: integer 
	Parameter CFG_EXT_IF bound to: FALSE - type: string 
	Parameter LEGACY_CFG_EXT_IF bound to: FALSE - type: string 
	Parameter C_PARITY_CHECK bound to: 0 - type: integer 
	Parameter C_PARITY_GEN bound to: 0 - type: integer 
	Parameter C_PARITY_PROP bound to: 0 - type: integer 
	Parameter EN_DEBUG_PORTS bound to: FALSE - type: string 
	Parameter VU9P_BOARD bound to: FALSE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter ENABLE_IBERT bound to: false - type: string 
	Parameter MM_SLAVE_EN bound to: 0 - type: integer 
	Parameter DMA_EN bound to: 1 - type: integer 
	Parameter FUNC_MODE bound to: 1 - type: integer 
	Parameter INTERRUPT_OUT_WIDTH bound to: 1 - type: integer 
	Parameter C_MSI_RX_PIN_EN bound to: 0 - type: integer 
	Parameter C_MSIX_RX_PIN_EN bound to: 1 - type: integer 
	Parameter C_INTX_RX_PIN_EN bound to: 1 - type: integer 
	Parameter MSIX_RX_DECODE_EN bound to: FALSE - type: string 
	Parameter MSIX_VEC_NUM bound to: 64 - type: integer 
	Parameter PF1_ENABLED bound to: 0 - type: integer 
	Parameter PF2_ENABLED bound to: 0 - type: integer 
	Parameter PF3_ENABLED bound to: 0 - type: integer 
	Parameter C_AXIBAR_NUM bound to: 1 - type: integer 
	Parameter C_AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_AXI_SLAVE_IF bound to: TRUE - type: string 
	Parameter EN_AXI_MASTER_IF bound to: TRUE - type: string 
	Parameter C_INCLUDE_BAROFFSET_REG bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 32'b00000000000000000001000000000000 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000001111111111111 
	Parameter C_S_AXI_NUM_READ bound to: 8 - type: integer 
	Parameter C_M_AXI_NUM_READ bound to: 8 - type: integer 
	Parameter C_S_AXI_NUM_WRITE bound to: 8 - type: integer 
	Parameter C_M_AXI_NUM_WRITE bound to: 32 - type: integer 
	Parameter MSIX_IMPL_EXT bound to: FALSE - type: string 
	Parameter AXI_ACLK_LOOPBACK bound to: FALSE - type: string 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 10 - type: integer 
	Parameter PF0_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 18 - type: integer 
	Parameter PF1_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 10 - type: integer 
	Parameter PF1_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 10 - type: integer 
	Parameter PF1_BAR2_CONTROL bound to: 6 - type: integer 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 10 - type: integer 
	Parameter PF1_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 10 - type: integer 
	Parameter PF1_BAR4_CONTROL bound to: 6 - type: integer 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 10 - type: integer 
	Parameter PF1_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PCIEBAR_NUM bound to: 6 - type: integer 
	Parameter C_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter BARLITE1 bound to: 1 - type: integer 
	Parameter BARLITE2 bound to: 7 - type: integer 
	Parameter C_MSIX_INT_TABLE_EN bound to: 0 - type: integer 
	Parameter VCU118_BOARD bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_0 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_1 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_2 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_3 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_4 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_5 bound to: 1 - type: integer 
	Parameter C_MSI_ENABLED bound to: TRUE - type: string 
	Parameter C_NUM_DSC_PCIE_RID bound to: 32 - type: integer 
	Parameter C_NUM_PCIE_DSC_CPL_DID bound to: 256 - type: integer 
	Parameter C_NUM_AXI_DSC_CPL_DID bound to: 64 - type: integer 
	Parameter MULTQ_CHNL bound to: 8'b00000000 
	Parameter IMPL_TARGET bound to: SOFT - type: string 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 64 - type: integer 
	Parameter USE_ATTR bound to: 0 - type: integer 
	Parameter XDMA_DSC_ENG bound to: 1 - type: integer 
	Parameter C_H2C_TUSER_WIDTH bound to: 48 - type: integer 
	Parameter C_C2H_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIBAR_REGIONEN bound to: 0 - type: integer 
	Parameter C_AXIBAR_NOXLATE bound to: 0 - type: integer 
	Parameter C_AXIBAR2PCIEATTR_0 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_1 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_2 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_3 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_4 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_5 bound to: 3'b000 
	Parameter C_IGNORE_SIZE_AXI_SLAVE bound to: 1 - type: integer 
	Parameter C_TIMEOUT0_SEL bound to: 14 - type: integer 
	Parameter C_TIMEOUT1_SEL bound to: 15 - type: integer 
	Parameter C_TIMEOUT_MULT bound to: 3 - type: integer 
	Parameter C_OLD_BRIDGE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_LAST_CORE_CAP_ADDR bound to: 256 - type: integer 
	Parameter C_VSEC_CAP_ADDR bound to: 296 - type: integer 
	Parameter C_VSEC_CAP_LAST bound to: FALSE - type: string 
	Parameter C_VSEC_ID bound to: 16'b0000000000000000 
	Parameter C_NUM_USER_INTR bound to: 9 - type: integer 
	Parameter C_NUM_USER_NEW_INTR bound to: 6 - type: integer 
	Parameter C_USER_PTR bound to: 16'b0000000011011000 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter C_S_AXIS_CQP_USER_WIDTH bound to: 183 - type: integer 
	Parameter C_S_AXIS_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter C_M_AXIS_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter C_S_AXIS_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter C_M_AXIL_AWUSER_WIDTH bound to: 11 - type: integer 
	Parameter C_M_AXIL_ARUSER_WIDTH bound to: 11 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter C_M_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_USER_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_USER_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_ALGN bound to: 1 - type: integer 
	Parameter C_ECC_ENABLE bound to: 0 - type: integer 
	Parameter C_DSC_MAGIC_EN bound to: 1 - type: integer 
	Parameter C_NUMQ_PER_CHNL bound to: 256 - type: integer 
	Parameter C_RD_BUFFER_ADDR_SIZE bound to: 9 - type: integer 
	Parameter C_RD_BUFFER_SIZE_BITS bound to: 5 - type: integer 
	Parameter C_PCIEBAR_NUM bound to: 6 - type: integer 
	Parameter C_PCIEBAR_AS bound to: 1 - type: integer 
	Parameter C_NUM_MSIX_VECTORS bound to: 32 - type: integer 
	Parameter DMA_SP bound to: 0 - type: integer 
	Parameter DMA_MM bound to: 1 - type: integer 
	Parameter DMA_ST bound to: 0 - type: integer 
	Parameter DMA_RESET_SOURCE_SEL bound to: 0 - type: integer 
	Parameter C_ADDR_BITS bound to: 64 - type: integer 
	Parameter STS_WIDTH bound to: 8 - type: integer 
	Parameter BACKPRESSURE bound to: 0 - type: integer 
	Parameter USR_MPL_SIZE bound to: 4096 - type: integer 
	Parameter USR_MRS_SIZE bound to: 4096 - type: integer 
	Parameter PMON_EN bound to: 1 - type: integer 
	Parameter MULT_PF_DES bound to: FALSE - type: string 
	Parameter SPLIT_DMA bound to: FALSE - type: string 
	Parameter SPLIT_DMA_SINGLE_PF bound to: FALSE - type: string 
	Parameter PIPE_LINE_STAGE bound to: 2 - type: integer 
	Parameter AXIS_PIPE_LINE_STAGE bound to: 0 - type: integer 
	Parameter VU9P_TUL_EX bound to: FALSE - type: string 
	Parameter PCIE_BLK_TYPE bound to: 0 - type: integer 
	Parameter GEN4_EIEOS_0S7 bound to: TRUE - type: string 
	Parameter CCIX_ENABLE bound to: FALSE - type: string 
	Parameter CCIX_DVSEC bound to: FALSE - type: string 
	Parameter ENABLE_ATS_SWITCH bound to: FALSE - type: string 
	Parameter CDC_WB_EN bound to: 1 - type: integer 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 101 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 101 - type: integer 
	Parameter C_ATS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_ATS_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter C_ATS_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter C_ATS_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter C_ATS_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter C_ATS_SWITCH_UNIQUE_BDF bound to: 1 - type: integer 
	Parameter EXT_SYS_CLK_BUFG bound to: FALSE - type: string 
	Parameter GTCOM_IN_CORE bound to: 2 - type: integer 
	Parameter C_NUM_OF_SC bound to: 1 - type: integer 
	Parameter USR_IRQ_EXDES bound to: FALSE - type: string 
	Parameter AXI_VIP_IN_EXDES bound to: FALSE - type: string 
	Parameter XDMA_NON_INCREMENTAL_EXDES bound to: FALSE - type: string 
	Parameter XDMA_ST_INFINITE_DESC_EXDES bound to: FALSE - type: string 
	Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string 
	Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string 
	Parameter EN_PCIE_DEBUG_PORTS bound to: FALSE - type: string 
	Parameter MULTQ_EN bound to: 0 - type: integer 
	Parameter C_PCIE_PFS_SUPPORTED bound to: 0 - type: integer 
	Parameter C_SRIOV_EN bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF0 bound to: 1 - type: integer 
	Parameter BARLITE_EXT_PF1 bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF2 bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF3 bound to: 0 - type: integer 
	Parameter BARLITE_INT_PF0 bound to: 2 - type: integer 
	Parameter BARLITE_INT_PF1 bound to: 0 - type: integer 
	Parameter BARLITE_INT_PF2 bound to: 0 - type: integer 
	Parameter BARLITE_INT_PF3 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF0 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF1 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF2 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF3 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF0 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF1 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF2 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF3 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF0 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF1 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF2 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF3 bound to: 0 - type: integer 
	Parameter VF_BARLITE_INT_PF0 bound to: 1 - type: integer 
	Parameter VF_BARLITE_INT_PF1 bound to: 1 - type: integer 
	Parameter VF_BARLITE_INT_PF2 bound to: 1 - type: integer 
	Parameter VF_BARLITE_INT_PF3 bound to: 1 - type: integer 
	Parameter C_C2H_NUM_CHNL bound to: 4 - type: integer 
	Parameter C_H2C_NUM_CHNL bound to: 4 - type: integer 
	Parameter H2C_XDMA_CHNL bound to: 15 - type: integer 
	Parameter C2H_XDMA_CHNL bound to: 15 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b000000000000000000 
	Parameter ENABLE_MORE bound to: FALSE - type: string 
	Parameter DISABLE_BRAM_PIPELINE bound to: FALSE - type: string 
	Parameter DISABLE_EQ_SYNCHRONIZER bound to: FALSE - type: string 
	Parameter C_ENABLE_RESOURCE_REDUCTION bound to: FALSE - type: string 
	Parameter C_ATS_ENABLE bound to: FALSE - type: string 
	Parameter C_PRI_ENABLE bound to: FALSE - type: string 
	Parameter C_FF_ON_INT_IF bound to: FALSE - type: string 
	Parameter SOFT_RESET_EN bound to: FALSE - type: string 
	Parameter C_ATS_OFFSET bound to: 30'b000000000000000000000100100000 
	Parameter C_PR_OFFSET bound to: 30'b000000000000000000000100100100 
	Parameter C_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter C_PR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter C_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter PCIE_ID_IF bound to: FALSE - type: string 
	Parameter C_OST_PR_CAP bound to: 0 - type: integer 
	Parameter AXSIZE_BYTE_ACCESS_EN bound to: FALSE - type: string 
	Parameter PF_SWAP bound to: FALSE - type: string 
	Parameter RUNBIT_FIX bound to: FALSE - type: string 
	Parameter RBAR_ENABLE bound to: FALSE - type: string 
	Parameter AXI4MM_ULTRA bound to: 1 - type: integer 
	Parameter DAT_WIDTH bound to: 512 - type: integer 
	Parameter DIFF_AXI_ADDR_WIDTH bound to: 0 - type: integer 
	Parameter C_H2C_NUM_RIDS bound to: 32 - type: integer 
	Parameter C_C2H_NUM_RIDS bound to: 16 - type: integer 
	Parameter C_NUM_USR_IRQ bound to: 1 - type: integer 
	Parameter C_GEN2_DEVICES bound to: 1'b1 
	Parameter C_LEGACY_INT_EN bound to: TRUE - type: string 
	Parameter RUN_BIT_FIX bound to: 0 - type: integer 
	Parameter MULT_PF_DESIGN bound to: 0 - type: integer 
	Parameter NUM_PFS bound to: 1 - type: integer 
	Parameter SRIOV_EN bound to: 0 - type: integer 
	Parameter C_PCIEBAR_LEN_0 bound to: 21 - type: integer 
	Parameter C_PCIEBAR_LEN_1 bound to: 16 - type: integer 
	Parameter C_PCIEBAR_LEN_2 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_3 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_4 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_5 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_6 bound to: 7 - type: integer 
	Parameter BARLITE0 bound to: 0 - type: integer 
	Parameter C_INCLUDE_RC bound to: 0 - type: integer 
	Parameter C_PCIEBAR2AXIBAR_0_TMP bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_1_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_2_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_3_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_4_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_5_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_6_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3318]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3319]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3320]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3321]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3322]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3323]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3324]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3325]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3326]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3327]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3329]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3330]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3331]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3332]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3333]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3335]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3336]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3337]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3340]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3341]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3342]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3343]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3344]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3345]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3349]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3350]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3351]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3352]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3353]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3354]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3355]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3356]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3357]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3358]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3359]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3360]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3361]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3362]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3363]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3364]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3365]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3366]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3367]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3368]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3369]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3370]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3371]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3372]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3373]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3374]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3375]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3376]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3377]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3378]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3379]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3380]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3381]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3382]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3383]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3384]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3385]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3387]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3388]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3389]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3390]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3391]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3392]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3393]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3394]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3395]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3396]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3398]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3399]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3400]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3401]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3402]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3403]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3404]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3405]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3406]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3407]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3408]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3409]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3410]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3411]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3412]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3413]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3414]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3415]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3416]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3417]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3418]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3420]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3421]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3422]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3423]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rq_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_WIDTH bound to: 137 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rq_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cc_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_WIDTH bound to: 81 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cc_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rc_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_WIDTH bound to: 161 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rc_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cq_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_WIDTH bound to: 183 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cq_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_output_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_output_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_input_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_input_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_gic_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_gic_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_output_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_output_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_input_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_input_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_in_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_in_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_out_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_out_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOAsync' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOAsync' (1#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOAsync__parameterized0' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOAsync__parameterized0' (6#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOHead' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOHead' (7#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFO' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFO' (8#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:279]
WARNING: [Synth 8-6014] Unused sequential element wlengthback_ff_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element wrreqChnlIdq_ff_reg was removed. 
WARNING: [Synth 8-5858] RAM axi_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOAsync__parameterized1' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOAsync__parameterized1' (10#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized0' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized0' (10#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized0' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized0' (10#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:279]
WARNING: [Synth 8-5858] RAM wb_req_pay_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (11#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (11#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized1' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized1' (11#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized2' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized2' (12#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized3' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized3' (12#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:739]
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-5858] RAM chn_tar_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-5858] RAM chn_tar_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_ch_dat_to_wr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_ch_dat_to_rd_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element m_axi_awcacheq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arcacheissueq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arlenpendq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized1' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized1' (26#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOAsync__parameterized2' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOAsync__parameterized2' (26#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOAsync__parameterized3' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOAsync__parameterized3' (26#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized2' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized2' (26#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOHead2' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:927]
WARNING: [Synth 8-4767] Trying to implement RAM 'MemArray_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "MemArray_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOHead2' (27#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:927]
WARNING: [Synth 8-5858] RAM rreq_head_info_ff_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_even_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_odd_reg was removed. 
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized3' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized3' (33#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized4' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized4' (33#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (38#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
WARNING: [Synth 8-5858] RAM c2h_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axi_rrq_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axi_wrq_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM s_axis_c2h_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM s_axis_c2h_xdma_pktin_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM s_axis_c2h_multq_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM m_axis_h2c_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wbk_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_dat_bram_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_dat_bram_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_dsc_byp_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_dsc_byp_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pf_bar_mask_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pf_bar_base_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pf_bar_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_multq_axi_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_xdma_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_xdma_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wbk_multq_axi_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_multq_pcie_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_xdma_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_xdma_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_dma_bram_wrap' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v4_1_2_blk_mem_64_reg_be' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_1/synth/xdma_v4_1_2_blk_mem_64_reg_be.vhd:73]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtexuplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: xdma_v4_1_2_blk_mem_64_reg_be.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.618 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_1/synth/xdma_v4_1_2_blk_mem_64_reg_be.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'xdma_v4_1_2_blk_mem_64_reg_be' (51#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_1/synth/xdma_v4_1_2_blk_mem_64_reg_be.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_dma_bram_wrap' (52#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_dma_bram_wrap.sv:63]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_dma_bram_wrap__parameterized0' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v4_1_2_blk_mem_64_noreg_be' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_2/synth/xdma_v4_1_2_blk_mem_64_noreg_be.vhd:73]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtexuplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: xdma_v4_1_2_blk_mem_64_noreg_be.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.618 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_2/synth/xdma_v4_1_2_blk_mem_64_noreg_be.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'xdma_v4_1_2_blk_mem_64_noreg_be' (53#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_2/synth/xdma_v4_1_2_blk_mem_64_noreg_be.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_dma_bram_wrap__parameterized0' (53#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_dma_bram_wrap.sv:63]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip.v:80]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter KESTREL_512_HLF bound to: FALSE - type: string 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string 
	Parameter FPGA_FAMILY bound to: USM - type: string 
	Parameter FPGA_XCVR bound to: Y - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b11 
	Parameter CRM_MCAP_CLK_FREQ bound to: 1'b0 
	Parameter AXI4_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_EXT_512 bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_CC_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_RQ_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b100000000000000000 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_L1_REENTRY_DELAY bound to: 50000 - type: integer 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000011111010000 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b10000 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b11 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000001000 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000001110000000000000001 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string 
	Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string 
	Parameter ACS_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter RBAR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter RBAR_NUM_BAR bound to: 1 - type: integer 
	Parameter PF0_RBAR_CAP_BAR0 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_BAR1 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_BAR2 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_BAR3 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_BAR4 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_BAR5 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_BAR0 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_BAR1 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_BAR2 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_BAR3 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_BAR4 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_BAR5 bound to: 0 - type: integer 
	Parameter PF2_RBAR_CAP_BAR0 bound to: 0 - type: integer 
	Parameter PF2_RBAR_CAP_BAR1 bound to: 0 - type: integer 
	Parameter PF2_RBAR_CAP_BAR2 bound to: 0 - type: integer 
	Parameter PF2_RBAR_CAP_BAR3 bound to: 0 - type: integer 
	Parameter PF2_RBAR_CAP_BAR4 bound to: 0 - type: integer 
	Parameter PF2_RBAR_CAP_BAR5 bound to: 0 - type: integer 
	Parameter PF3_RBAR_CAP_BAR0 bound to: 0 - type: integer 
	Parameter PF3_RBAR_CAP_BAR1 bound to: 0 - type: integer 
	Parameter PF3_RBAR_CAP_BAR2 bound to: 0 - type: integer 
	Parameter PF3_RBAR_CAP_BAR3 bound to: 0 - type: integer 
	Parameter PF3_RBAR_CAP_BAR4 bound to: 0 - type: integer 
	Parameter PF3_RBAR_CAP_BAR5 bound to: 0 - type: integer 
	Parameter RBAR_ENABLE bound to: FALSE - type: string 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001110 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001110 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001110 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001110 
	Parameter PF0_BAR1_CONTROL bound to: 3'b100 
	Parameter PF1_BAR1_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_CONTROL bound to: 3'b100 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b01001 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b01001 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b01001 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b01001 
	Parameter PF0_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b001101010000 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b001101010000 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b001101010000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b001101010000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter MCAP_ENABLE bound to: TRUE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: TRUE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 32'b00000000000000000000000000000000 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: TRUE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: TRUE - type: string 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: TRUE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: TRUE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter TEST_MODE_PIN_CHAR bound to: FALSE - type: string 
	Parameter SPARE_BIT0 bound to: FALSE - type: string 
	Parameter SPARE_BIT1 bound to: 1'b0 
	Parameter SPARE_BIT2 bound to: 1'b0 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 1'b0 
	Parameter SPARE_BIT5 bound to: 1'b0 
	Parameter SPARE_BIT6 bound to: 1'b0 
	Parameter SPARE_BIT7 bound to: 1'b0 
	Parameter SPARE_BIT8 bound to: 1'b0 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter PF0_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_DEVICE_ID bound to: 36927 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 36881 - type: integer 
	Parameter PF2_DEVICE_ID bound to: 37951 - type: integer 
	Parameter PF3_DEVICE_ID bound to: 38463 - type: integer 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF2_REVISION_ID bound to: 0 - type: integer 
	Parameter PF3_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF2_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF3_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter DEDICATE_PERST bound to: FALSE - type: string 
	Parameter SYS_RESET_POLARITY bound to: 0 - type: integer 
	Parameter DIS_GT_WIZARD bound to: FALSE - type: string 
	Parameter BMD_PIO_MODE bound to: FALSE - type: string 
	Parameter DBG_CHECKER bound to: FALSE - type: string 
	Parameter ENABLE_IBERT bound to: FALSE - type: string 
	Parameter GEN4_EIEOS_0S7 bound to: TRUE - type: string 
	Parameter CTRL_SKIP_MASK bound to: TRUE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter DBG_DESCRAMBLE_EN bound to: FALSE - type: string 
	Parameter MSI_INT bound to: 32 - type: integer 
	Parameter COMPLETER_MODEL bound to: FALSE - type: string 
	Parameter SRIOV_EXD_MODE bound to: FALSE - type: string 
	Parameter THREE_PORT_SWITCH bound to: FALSE - type: string 
	Parameter TWO_PORT_SWITCH bound to: FALSE - type: string 
	Parameter TWO_PORT_CONFIG bound to: X8G3 - type: string 
	Parameter silicon_revision bound to: Beta - type: string 
	Parameter DEV_PORT_TYPE bound to: 0 - type: integer 
	Parameter pcie_blk_locn bound to: 8 - type: integer 
	Parameter gen_x0y0_xdc bound to: 0 - type: integer 
	Parameter gen_x0y1_xdc bound to: 0 - type: integer 
	Parameter gen_x0y2_xdc bound to: 0 - type: integer 
	Parameter gen_x0y3_xdc bound to: 0 - type: integer 
	Parameter gen_x0y4_xdc bound to: 0 - type: integer 
	Parameter gen_x0y5_xdc bound to: 0 - type: integer 
	Parameter gen_x1y0_xdc bound to: 0 - type: integer 
	Parameter gen_x1y1_xdc bound to: 0 - type: integer 
	Parameter gen_x1y2_xdc bound to: 1 - type: integer 
	Parameter gen_x1y3_xdc bound to: 0 - type: integer 
	Parameter gen_x1y4_xdc bound to: 0 - type: integer 
	Parameter gen_x1y5_xdc bound to: 0 - type: integer 
	Parameter xlnx_ref_board bound to: 15 - type: integer 
	Parameter PIPE_SIM bound to: FALSE - type: string 
	Parameter PCIE_FAST_CONFIG bound to: NONE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: FALSE - type: string 
	Parameter PCIE_CONFIGURATION bound to: FALSE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter TX_FC_IF bound to: TRUE - type: string 
	Parameter CFG_EXT_IF bound to: FALSE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter PER_FUNC_STATUS_IF bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter CFG_PM_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_TX_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter PCIE_ID_IF bound to: FALSE - type: string 
	Parameter MSI_EN bound to: TRUE - type: string 
	Parameter MSIX_EN bound to: FALSE - type: string 
	Parameter PCIE4_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC bound to: 1 - type: integer 
	Parameter GTWIZ_IN_CORE bound to: 1 - type: integer 
	Parameter GTCOM_IN_CORE bound to: 2 - type: integer 
	Parameter ENABLE_AUTO_RXEQ bound to: FALSE - type: string 
	Parameter MCAP_ENABLEMENT bound to: TANDEM_PROM - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter EN_GT_SELECTION bound to: TRUE - type: string 
	Parameter PLL_TYPE bound to: 2 - type: integer 
	Parameter EN_PARITY bound to: FALSE - type: string 
	Parameter INS_LOSS_PROFILE bound to: ADD-IN_CARD - type: string 
	Parameter MSI_X_OPTIONS bound to: None - type: string 
	Parameter SELECT_QUAD bound to: GTY_Quad_227 - type: string 
	Parameter VU9P_BOARD bound to: FALSE - type: string 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter IS_BOARD_PROJECT bound to: 1 - type: integer 
	Parameter GT_DRP_CLK_SRC bound to: 0 - type: integer 
	Parameter FREE_RUN_FREQ bound to: 1 - type: integer 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter MULT_PF_DES bound to: TRUE - type: string 
	Parameter AWS_MODE_VALUE bound to: 0 - type: integer 
	Parameter EXT_SYS_CLK_BUFG bound to: FALSE - type: string 
	Parameter ENABLE_MORE bound to: FALSE - type: string 
	Parameter DISABLE_BRAM_PIPELINE bound to: FALSE - type: string 
	Parameter ENABLE_MULTIPF_AER bound to: FALSE - type: string 
	Parameter DISABLE_EQ_SYNCHRONIZER bound to: FALSE - type: string 
	Parameter ENABLE_CLKMUX bound to: FALSE - type: string 
	Parameter ENABLE_VFOPT bound to: FALSE - type: string 
	Parameter MAX_WATCHDOG_CNT bound to: 20'b01001111111111111111 
	Parameter GEN_VALID_AT_WATCHDOG_CNT bound to: 20'b01000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_pipe' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string 
	Parameter AXI4_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CC_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RQ_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b11 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_EXT_512 bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b100000000000000000 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_L1_REENTRY_DELAY bound to: 50000 - type: integer 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000011111010000 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b10000 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b00 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000001000 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000001110000000000000001 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001110 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001110 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001110 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001110 
	Parameter PF0_BAR1_CONTROL bound to: 3'b100 
	Parameter PF1_BAR1_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_CONTROL bound to: 3'b100 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b01001 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b01001 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b01001 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b01001 
	Parameter PF0_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b001101010000 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b001101010000 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b001101010000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b001101010000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter MCAP_ENABLE bound to: TRUE - type: string 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 32'b00000000000000000000000000000000 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: TRUE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: TRUE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: TRUE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: TRUE - type: string 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: TRUE - type: string 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter TEST_MODE_PIN_CHAR bound to: FALSE - type: string 
	Parameter SPARE_BIT0 bound to: FALSE - type: string 
	Parameter SPARE_BIT1 bound to: 1'b0 
	Parameter SPARE_BIT2 bound to: 1'b0 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 1'b0 
	Parameter SPARE_BIT5 bound to: 1'b0 
	Parameter SPARE_BIT6 bound to: 1'b0 
	Parameter SPARE_BIT7 bound to: 1'b0 
	Parameter SPARE_BIT8 bound to: 1'b0 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter ENABLE_VFOPT bound to: FALSE - type: string 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH_INT bound to: TRUE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH_INT bound to: TRUE - type: string 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH_INT bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'PCIE40E4' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32399]
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b100000000000000000 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512 bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b11 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ENABLE bound to: FALSE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000001000 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_ENABLE bound to: TRUE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: TRUE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 32'b00000000000000000000000000000000 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: TRUE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: TRUE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: TRUE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: TRUE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001110 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b01001 
	Parameter PF0_BAR1_CONTROL bound to: 3'b100 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000001110000000000000001 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b001101010000 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b001101010000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b001101010000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b001101010000 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001110 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b01001 
	Parameter PF1_BAR1_CONTROL bound to: 3'b100 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001110 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b01001 
	Parameter PF2_BAR1_CONTROL bound to: 3'b100 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001110 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b01001 
	Parameter PF3_BAR1_CONTROL bound to: 3'b100 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b10000 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b00 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000011111010000 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_L1_REENTRY_DELAY bound to: 50000 - type: integer 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SPARE_BIT0 bound to: TRUE - type: string 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'PCIE40E4' (55#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32399]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram_32k' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram_32k.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram_16k_int' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram_16k_int.v:59]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50759]
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter ENADDRENA bound to: FALSE - type: string 
	Parameter ENADDRENB bound to: FALSE - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: TRUE - type: string 
	Parameter EN_ECC_WRITE bound to: TRUE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 72 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2' (56#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50759]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram_16k_int' (57#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram_16k_int.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram_32k' (58#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram_32k.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram_rep' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram_rep.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram_rep_int' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram_rep_int.v:59]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram_rep_int' (59#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram_rep_int.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram_rep' (60#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram_rep.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram_16k' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram_16k.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram_16k' (61#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram_16k.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram_msix' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram_msix.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
	Parameter NUM_BRAM_4K bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram_msix' (62#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram_msix.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram_tph' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram_tph.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter NUM_VFUNCTIONS bound to: 0 - type: integer 
	Parameter NUM_FUNCTIONS bound to: 1 - type: integer 
	Parameter NUM_BRAM_4K bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram_tph' (63#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram_tph.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_bram' (64#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_bram.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_init_ctrl' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_init_ctrl.v:62]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b11 
	Parameter STATE_RESET bound to: 3'b000 
	Parameter STATE_MGMT_RESET_DEASSERT bound to: 3'b001 
	Parameter STATE_PHY_RDY bound to: 3'b100 
	Parameter STATE_RESET_DEASSERT bound to: 3'b101 
	Parameter STATE_RESET_DEASSERT2 bound to: 3'b110 
	Parameter CLK_QUARTER0 bound to: 3'b000 
	Parameter CLK_HALF0 bound to: 3'b001 
	Parameter CLK_EQUAL0 bound to: 3'b010 
	Parameter CLK_INVALID0 bound to: 3'b011 
	Parameter CLK_INVALID1 bound to: 3'b100 
	Parameter CLK_QUARTER1 bound to: 3'b101 
	Parameter CLK_HALF1 bound to: 3'b110 
	Parameter CLK_HALF2 bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_init_ctrl.v:261]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_init_ctrl.v:296]
WARNING: [Synth 8-6014] Unused sequential element hot_reset_timer_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_init_ctrl.v:246]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_init_ctrl' (65#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_init_ctrl.v:62]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_vf_decode' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_vf_decode.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NUM_VFS bound to: 252 - type: integer 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter REG_DEV_CTRL bound to: 10'b0000011110 
	Parameter REG_DEV_CTRL__FLR_SIZE bound to: 1 - type: integer 
	Parameter REG_DEV_CTRL__FLR bound to: 15 - type: integer 
	Parameter REG_PCI_CMD bound to: 10'b0000000001 
	Parameter REG_PCI_CMD__BME_SIZE bound to: 1 - type: integer 
	Parameter REG_PCI_CMD__BME bound to: 2 - type: integer 
	Parameter REG_PCI_CMD__MSE_SIZE bound to: 1 - type: integer 
	Parameter REG_PCI_CMD__MSE bound to: 1 - type: integer 
	Parameter REG_PM_CSR bound to: 10'b0000010001 
	Parameter REG_PM_CSR__PS_SIZE bound to: 2 - type: integer 
	Parameter REG_PM_CSR__PS bound to: 0 - type: integer 
	Parameter REG_TPH_CR bound to: 10'b0010001010 
	Parameter REG_TPH_CR__RQE_SIZE bound to: 1 - type: integer 
	Parameter REG_TPH_CR__RQE bound to: 8 - type: integer 
	Parameter REG_TPH_CR__STMS_SIZE bound to: 3 - type: integer 
	Parameter REG_TPH_CR__STMS bound to: 0 - type: integer 
	Parameter REG_MSIX_CR bound to: 10'b0000011000 
	Parameter REG_MSIX_CR__EN_SIZE bound to: 1 - type: integer 
	Parameter REG_MSIX_CR__EN bound to: 31 - type: integer 
	Parameter REG_MSIX_CR__MSK_SIZE bound to: 1 - type: integer 
	Parameter REG_MSIX_CR__MSK bound to: 30 - type: integer 
	Parameter PF_VF_MAP_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_vf_decode' (66#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_vf_decode.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_pl_eq' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pl_eq.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_pl_eq' (67#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pl_eq.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_intfc' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_intfc.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string 
	Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_USER_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_USER_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_USER_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_CORE_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CORE_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_CORE_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_CORE_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXI4_USER_CQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_CC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_RQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_RC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_CQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CORE_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_intfc_int' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_intfc_int.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_USER_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_USER_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_USER_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_CORE_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CORE_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_CORE_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_CORE_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXI4_USER_CQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_CC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_RQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_RC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_CQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CORE_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_cq_intfc' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_cq_intfc.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_CORE_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_USER_CQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_CQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter PARITY_ENABLE bound to: 1 - type: integer 
	Parameter FIFO_WIDTH bound to: 708 - type: integer 
	Parameter TUSER_LOWER_OFFSET bound to: 264 - type: integer 
	Parameter TUSER_UPPER_OFFSET bound to: 618 - type: integer 
	Parameter FIFO_READ_DATA_UPPER_OFFSET bound to: 354 - type: integer 
	Parameter FIFO_READ_TKEEP_UPPER_OFFSET bound to: 610 - type: integer 
	Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 712 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter EXPECT_NEW_WORD bound to: 2'b01 
	Parameter SEND_SAVED_HALF_WORD bound to: 2'b10 
	Parameter WAIT_FOR_UPPER_HALF bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_sync_fifo' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_sync_fifo.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter FIFO_WIDTH bound to: 708 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_sync_fifo' (68#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_sync_fifo.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_cq_output_mux' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_cq_output_mux.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 712 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TUSER_WIDTH bound to: 183 - type: integer 
	Parameter TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter MAX_CREDIT bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_cq_output_mux.v:398]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_cq_output_mux' (69#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_cq_output_mux.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_cq_intfc' (70#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_cq_intfc.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_cc_intfc' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_cc_intfc.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_CORE_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_USER_CC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_CC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CC_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter PARITY_ENABLE bound to: 1 - type: integer 
	Parameter FIFO_IN_DATA_WIDTH bound to: 596 - type: integer 
	Parameter FIFO_OUT_DATA_WIDTH bound to: 298 - type: integer 
	Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 298 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_async_fifo' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_async_fifo.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 596 - type: integer 
	Parameter FIFO_WIDTH bound to: 298 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_async_fifo' (71#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_async_fifo.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_cc_output_mux' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_cc_output_mux.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 298 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TUSER_WIDTH bound to: 33 - type: integer 
	Parameter TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter TREADY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_cc_output_mux' (72#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_cc_output_mux.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_cc_intfc' (73#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_cc_intfc.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_rq_intfc' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_rq_intfc.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_CORE_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_USER_RQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_RQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RQ_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter PARITY_ENABLE bound to: 1 - type: integer 
	Parameter FIFO_IN_DATA_WIDTH bound to: 654 - type: integer 
	Parameter FIFO_OUT_DATA_WIDTH bound to: 327 - type: integer 
	Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 327 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_async_fifo__parameterized0' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_async_fifo.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 654 - type: integer 
	Parameter FIFO_WIDTH bound to: 327 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_async_fifo__parameterized0' (73#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_async_fifo.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_rq_output_mux' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_rq_output_mux.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 327 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TUSER_WIDTH bound to: 62 - type: integer 
	Parameter TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter TREADY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_rq_output_mux' (74#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_rq_output_mux.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_rq_intfc' (75#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_rq_intfc.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_rc_intfc' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_rc_intfc.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_CORE_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXI4_USER_RC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_RC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter PARITY_ENABLE bound to: 1 - type: integer 
	Parameter FIFO_WIDTH bound to: 684 - type: integer 
	Parameter TUSER_LOWER_OFFSET bound to: 264 - type: integer 
	Parameter TUSER_UPPER_OFFSET bound to: 606 - type: integer 
	Parameter FIFO_READ_DATA_UPPER_OFFSET bound to: 342 - type: integer 
	Parameter FIFO_READ_TKEEP_UPPER_OFFSET bound to: 598 - type: integer 
	Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 690 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter EXPECT_NEW_WORD bound to: 2'b01 
	Parameter SEND_SAVED_HALF_WORD bound to: 2'b10 
	Parameter WAIT_FOR_UPPER_HALF bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_sync_fifo__parameterized0' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_sync_fifo.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter FIFO_WIDTH bound to: 684 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_sync_fifo__parameterized0' (75#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_sync_fifo.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_rc_output_mux' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_rc_output_mux.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 690 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TUSER_WIDTH bound to: 161 - type: integer 
	Parameter TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter MAX_CREDIT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_rc_output_mux' (76#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_rc_output_mux.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_rc_intfc' (77#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_rc_intfc.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_intfc_int' (78#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_intfc_int.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_512b_intfc' (79#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_intfc.v:58]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx00_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1370]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx01_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1371]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx02_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1372]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx03_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1373]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx04_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1374]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx05_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1375]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx06_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1376]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx07_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1377]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx08_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1378]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx09_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1379]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx10_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1380]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx11_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1381]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx12_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1382]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx13_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1383]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx14_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1384]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx15_phy_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1385]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx00_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1386]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx01_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1387]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx02_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1388]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx03_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1389]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx04_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1390]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx05_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1391]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx06_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1392]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx07_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1393]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx08_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1394]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx09_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1395]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx10_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1396]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx11_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1397]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx12_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1398]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx13_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1399]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx14_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1400]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx15_status_ff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:1401]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_pipe' (80#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pipe.v:71]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (81#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT_SYNC' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:787]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT_SYNC' (82#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:787]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_phy_top' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_phy_top.v:111]
	Parameter FPGA_FAMILY bound to: USM - type: string 
	Parameter FPGA_XCVR bound to: Y - type: string 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_LANE bound to: 16 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_ASYNC_EN bound to: FALSE - type: string 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PHY_CORECLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_gt_phy_wrapper' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_phy_wrapper.v:140]
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_GT_XCVR bound to: GTY - type: string 
	Parameter PHY_GTWIZARD bound to: TRUE - type: string 
	Parameter PHY_MODE bound to: 0 - type: integer 
	Parameter PHY_REFCLK_MODE bound to: 0 - type: integer 
	Parameter PHY_LANE bound to: 16 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_GEN12_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_GEN34_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PHY_CORECLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter PHY_GEN4_64BIT_EN bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_gt_phy_txeq' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_phy_txeq.v:70]
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PRESET bound to: 3'b001 
	Parameter FSM_COEFF bound to: 3'b010 
	Parameter FSM_REMAP bound to: 3'b011 
	Parameter FSM_QUERY bound to: 3'b100 
	Parameter FSM_DONE bound to: 3'b101 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111010 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010110 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_01 bound to: 6'b010000 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b0111110 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010010 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001100 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001010 
	Parameter TXMAINCURSOR_07 bound to: 7'b0110110 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001110 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000010 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0110110 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011010 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_sync' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_sync.v:66]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_sync_cell' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_sync_cell.v:66]
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_sync_cell' (83#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_sync_cell.v:66]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_sync' (84#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_sync__parameterized0' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_sync.v:66]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_sync__parameterized0' (84#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_sync__parameterized1' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_sync.v:66]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_sync__parameterized1' (84#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_sync.v:66]
INFO: [Synth 8-226] default block is never used [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_phy_txeq.v:287]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_gt_phy_txeq' (85#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_phy_txeq.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq.v:66]
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PRESET bound to: 3'b001 
	Parameter FSM_TXCOEFF bound to: 3'b010 
	Parameter FSM_ADAPT bound to: 3'b011 
	Parameter FSM_DONE bound to: 3'b100 
	Parameter NEW_TXCOEFF bound to: 18'b000000000000000100 
	Parameter ADAPT_MAX bound to: 22'b0111101000010010000000 
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_3_pcie4_ip_sync__parameterized2' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_sync.v:66]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_sync__parameterized2' (85#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_sync.v:66]
INFO: [Synth 8-226] default block is never used [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq.v:225]
WARNING: [Synth 8-6014] Unused sequential element txpreset_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq.v:205]
WARNING: [Synth 8-6014] Unused sequential element txcoeff_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq.v:206]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq' (86#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq.v:66]
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter CONSECUTIVE_CYCLE_OF_RXELECIDLE bound to: 64 - type: integer 
	Parameter FSM_CTRL_IDLE bound to: 0 - type: integer 
	Parameter FSM_ASSERT_AVTT bound to: 1 - type: integer 
	Parameter FSM_CHECK_RXELECIDLE_ASSERTED bound to: 2 - type: integer 
	Parameter FSM_CHECK_RXELECIDLE_SOLID_DEASSERT bound to: 3 - type: integer 
	Parameter FSM_ASSERT_PROG bound to: 4 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_sync__parameterized3' (86#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_sync.v:66]
WARNING: [Synth 8-6014] Unused sequential element rxelecidle_r_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm.v:122]
WARNING: [Synth 8-3848] Net RXTERM_FSM in module/entity design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm.v:84]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm' (87#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm.v:69]
	Parameter PHY_GEN12_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_GEN34_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_REFCLK_MODE bound to: 0 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter MAX_COUNT_ENTER bound to: 8'b00000011 
	Parameter MAX_COUNT_EXIT bound to: 8'b00011110 
	Parameter RXELECIDLE_CYCLE_CNT_MAX bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle' (88#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle.v:66]
	Parameter PHY_GT_XCVR bound to: GTY - type: string 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_LANE bound to: 16 - type: integer 
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 4 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_TYPE bound to: 3 - type: integer 
	Parameter C_GT_REV bound to: 67 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 1 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 5 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 1 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000001 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000011100 
	Parameter C_RX_COMMA_M_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 8.000000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 131 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 16 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 4 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 400.000000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 8.000000 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 131 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 4 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_REV bound to: 67 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 1 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 8.000000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 131 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 16 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 4 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 1 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 131 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000111100000000000000000000000000000 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 15 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 15 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001001110001000 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000110010 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001110000111010100100 
	Parameter GTYE4_COMMON_AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter GTYE4_COMMON_AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter GTYE4_COMMON_AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_A_SDM0TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter GTYE4_COMMON_A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_A_SDM1TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_BIAS_CFG0 bound to: 16'b0000000000110000 
	Parameter GTYE4_COMMON_BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_BIAS_CFG2 bound to: 16'b0011010100100100 
	Parameter GTYE4_COMMON_BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter GTYE4_COMMON_BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter GTYE4_COMMON_BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_POR_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_PPF0_CFG bound to: 16'b0000011000000000 
	Parameter GTYE4_COMMON_PPF1_CFG bound to: 16'b0000010000000000 
	Parameter GTYE4_COMMON_QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter GTYE4_COMMON_QPLL0_CFG0 bound to: 16'b0011001100011000 
	Parameter GTYE4_COMMON_QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter GTYE4_COMMON_QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter GTYE4_COMMON_QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter GTYE4_COMMON_QPLL0_CFG4 bound to: 16'b0000000000000010 
	Parameter GTYE4_COMMON_QPLL0_CP bound to: 10'b1111111111 
	Parameter GTYE4_COMMON_QPLL0_CP_G3 bound to: 10'b0000001111 
	Parameter GTYE4_COMMON_QPLL0_FBDIV bound to: 100 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_COMMON_QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0_LOCK_CFG bound to: 16'b0000010111101000 
	Parameter GTYE4_COMMON_QPLL0_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter GTYE4_COMMON_QPLL0_LPF bound to: 10'b0111010100 
	Parameter GTYE4_COMMON_QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter GTYE4_COMMON_QPLL0_PCI_EN bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL0_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter GTYE4_COMMON_QPLL1_CFG0 bound to: 16'b0011001100011000 
	Parameter GTYE4_COMMON_QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL1_CFG2 bound to: 16'b0000111111000011 
	Parameter GTYE4_COMMON_QPLL1_CFG2_G3 bound to: 16'b0000111111000011 
	Parameter GTYE4_COMMON_QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter GTYE4_COMMON_QPLL1_CFG4 bound to: 16'b0000000000000001 
	Parameter GTYE4_COMMON_QPLL1_CP bound to: 10'b1111111111 
	Parameter GTYE4_COMMON_QPLL1_CP_G3 bound to: 10'b0001111111 
	Parameter GTYE4_COMMON_QPLL1_FBDIV bound to: 100 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_COMMON_QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL1_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTYE4_COMMON_QPLL1_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter GTYE4_COMMON_QPLL1_LPF bound to: 10'b0111010100 
	Parameter GTYE4_COMMON_QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter GTYE4_COMMON_QPLL1_PCI_EN bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL1_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter GTYE4_COMMON_RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter GTYE4_COMMON_SARC_ENB bound to: 1'b0 
	Parameter GTYE4_COMMON_SARC_SEL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter GTYE4_COMMON_SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter GTYE4_COMMON_SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter GTYE4_COMMON_SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter GTYE4_COMMON_SIM_MODE bound to: FAST - type: string 
	Parameter GTYE4_COMMON_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTYE4_COMMON_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTYE4_COMMON_UB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG4 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG5 bound to: 16'b0000010000000000 
	Parameter GTYE4_COMMON_UB_CFG6 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_BGBYPASSB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGMONITORENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGPDB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGRCALOVRD_VAL bound to: 5'b10000 
	Parameter GTYE4_COMMON_BGRCALOVRDENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_DRPADDR_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_DRPCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_DRPEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPWE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL0_VAL bound to: 3'b000 
	Parameter GTYE4_COMMON_PCIERATEQPLL1_VAL bound to: 3'b000 
	Parameter GTYE4_COMMON_PMARSVD0_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_PMARSVD1_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0FBDIV_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0PD_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL0REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_COMMON_QPLL0RESET_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1FBDIV_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKEN_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL1PD_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_COMMON_QPLL1RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD1_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLLRSVD2_VAL bound to: 5'b00000 
	Parameter GTYE4_COMMON_QPLLRSVD3_VAL bound to: 5'b00000 
	Parameter GTYE4_COMMON_QPLLRSVD4_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_RCALENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_SDM0DATA_VAL bound to: 25'b0000000000000000000000000 
	Parameter GTYE4_COMMON_SDM0RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0TOGGLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0WIDTH_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_SDM1DATA_VAL bound to: 25'b0000000000000000000000000 
	Parameter GTYE4_COMMON_SDM1RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1TOGGLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1WIDTH_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBCFGSTREAMEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDO_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UBDRDY_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBENABLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBGPI_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBINTR_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBIOLMBRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMBRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMCAPTURE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGUPDATE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMREGEN_VAL bound to: 4'b0000 
	Parameter GTYE4_COMMON_UBMDMSHIFT_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSYSRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTCK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTDI_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_BGBYPASSB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGMONITORENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGPDB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGRCALOVRD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGRCALOVRDENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PMARSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PMARSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0FBDIV_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0PD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1FBDIV_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1PD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD3_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD4_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_RCALENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0DATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0TOGGLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0WIDTH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1DATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1TOGGLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1WIDTH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBCFGSTREAMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDO_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBENABLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBGPI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBINTR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBIOLMBRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMBRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMCAPTURE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGUPDATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMREGEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSHIFT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSYSRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTDI_TIE_EN bound to: 1'b0 
	Parameter AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter A_SDM0TOGGLE bound to: 1'b0 
	Parameter A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter A_SDM1TOGGLE bound to: 1'b0 
	Parameter BIAS_CFG0 bound to: 16'b0000000000110000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0011010100100100 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000000 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter PPF1_CFG bound to: 16'b0000010000000000 
	Parameter QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL0_CFG0 bound to: 16'b0011001100011000 
	Parameter QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000000010 
	Parameter QPLL0_CP bound to: 10'b1111111111 
	Parameter QPLL0_CP_G3 bound to: 10'b0000001111 
	Parameter QPLL0_FBDIV bound to: 100 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0000010111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter QPLL0_LPF bound to: 10'b0111010100 
	Parameter QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter QPLL0_PCI_EN bound to: 1'b1 
	Parameter QPLL0_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL1_CFG0 bound to: 16'b0011001100011000 
	Parameter QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG2 bound to: 16'b0000111111000011 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000111111000011 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000000001 
	Parameter QPLL1_CP bound to: 10'b1111111111 
	Parameter QPLL1_CP_G3 bound to: 10'b0001111111 
	Parameter QPLL1_FBDIV bound to: 100 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter QPLL1_LPF bound to: 10'b0111010100 
	Parameter QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter QPLL1_PCI_EN bound to: 1'b1 
	Parameter QPLL1_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_ENB bound to: 1'b0 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter UB_CFG0 bound to: 16'b0000000000000000 
	Parameter UB_CFG1 bound to: 16'b0000000000000000 
	Parameter UB_CFG2 bound to: 16'b0000000000000000 
	Parameter UB_CFG3 bound to: 16'b0000000000000000 
	Parameter UB_CFG4 bound to: 16'b0000000000000000 
	Parameter UB_CFG5 bound to: 16'b0000010000000000 
	Parameter UB_CFG6 bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON' (89#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:14871]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_common' (90#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_3_pcie4_ip_gt_gtye4_common_wrapper' (91#1) [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/ip_0/synth/design_1_xdma_0_3_pcie4_ip_gt_gtye4_common_wrapper.v:56]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ADAPT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ADAPT_CFG1 bound to: 16'b1111100000011100 
	Parameter GTYE4_CHANNEL_ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTYE4_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_A_RXTERMINATION bound to: 1'b1 
	Parameter GTYE4_CHANNEL_A_TXDIFFCTRL bound to: 5'b01100 
	Parameter GTYE4_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter GTYE4_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_1 bound to: 16'b0001000011000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_2 bound to: 16'b0010000000001000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_2 bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_MIN_LAT bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_CFG0 bound to: 16'b0000000011111010 
	Parameter GTYE4_CHANNEL_CPLL_CFG1 bound to: 16'b0000000000101011 
	Parameter GTYE4_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CPLL_FBDIV bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTYE4_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_DELAY_ELEC bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTYE4_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_EYESCAN_VP_RANGE bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_GEARBOX_MODE bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTYE4_CHANNEL_LPBK_BIAS_CTRL bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL0 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL1 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL2 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_RG_CTRL bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_OOBDIVCTL bound to: 2'b01 
	Parameter GTYE4_CHANNEL_OOB_PWRUP bound to: 1'b1 
	Parameter GTYE4_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTYE4_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter GTYE4_CHANNEL_PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000 
	Parameter GTYE4_CHANNEL_PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter GTYE4_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter GTYE4_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0010100001000000 
	Parameter GTYE4_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter GTYE4_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0010100001000000 
	Parameter GTYE4_CHANNEL_PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_PCS_RSVD0 bound to: 16'b0110010011100000 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTYE4_CHANNEL_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter GTYE4_CHANNEL_RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter GTYE4_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RXBUF_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVFLW bound to: 31 - type: integer 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2 bound to: 16'b0000001001001001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN2 bound to: 10'b1001011001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000000101100100 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter GTYE4_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter GTYE4_CHANNEL_RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter GTYE4_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter GTYE4_CHANNEL_RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter GTYE4_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTYE4_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter GTYE4_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG0 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG1 bound to: 16'b1111111000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG2 bound to: 16'b0000001000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG3 bound to: 16'b0100000100000001 
	Parameter GTYE4_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b0010000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter GTYE4_CHANNEL_RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter GTYE4_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTYE4_CHANNEL_RXELECIDLE_CFG bound to: SIGCFG_1 - type: string 
	Parameter GTYE4_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_GC_CFG bound to: 16'b1111100000000000 
	Parameter GTYE4_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b1010000000000010 
	Parameter GTYE4_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTYE4_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXOUT_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter GTYE4_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTYE4_CHANNEL_RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter GTYE4_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RXPI_CFG0 bound to: 16'b0000000100000000 
	Parameter GTYE4_CHANNEL_RXPI_CFG1 bound to: 16'b0000000001010100 
	Parameter GTYE4_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTYE4_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_RXSLIDE_MODE bound to: PMA - type: string 
	Parameter GTYE4_CHANNEL_RXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0001001010110000 
	Parameter GTYE4_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTYE4_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CM_SEL bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CM_TRIM bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CTLE_PWR_SAVING bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CTLE_RES_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RX_DEGEN_CTRL bound to: 3'b111 
	Parameter GTYE4_CHANNEL_RX_DFELPM_CFG0 bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_EN_SUM_RCAL_B bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_I2V_FILTER_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_PMA_RSV0 bound to: 16'b0000000000001111 
	Parameter GTYE4_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter GTYE4_CHANNEL_RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTYE4_CHANNEL_RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTYE4_CHANNEL_RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_SUM_PWR_SAVING bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_RES_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b1001 
	Parameter GTYE4_CHANNEL_RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter GTYE4_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RX_VREG_CTRL bound to: 3'b010 
	Parameter GTYE4_CHANNEL_RX_VREG_PDB bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter GTYE4_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTYE4_CHANNEL_RX_XMODE_SEL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SAS_12G_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTYE4_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_SIM_MODE bound to: FAST - type: string 
	Parameter GTYE4_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter GTYE4_CHANNEL_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTYE4_CHANNEL_SRSTMODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000000010 
	Parameter GTYE4_CHANNEL_TERM_RCAL_OVRD bound to: 3'b001 
	Parameter GTYE4_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTYE4_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXBUF_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter GTYE4_CHANNEL_TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTYE4_CHANNEL_TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TXFE_CFG0 bound to: 16'b0000001111000010 
	Parameter GTYE4_CHANNEL_TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTYE4_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TXOUT_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter GTYE4_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter GTYE4_CHANNEL_TXPH_CFG bound to: 16'b0000001100100011 
	Parameter GTYE4_CHANNEL_TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter GTYE4_CHANNEL_TXPI_CFG1 bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_PPM bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTYE4_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSWBST_BST bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_TXSWBST_EN bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TXSWBST_MAG bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTYE4_CHANNEL_TX_DEEMPH0 bound to: 6'b010100 
	Parameter GTYE4_CHANNEL_TX_DEEMPH1 bound to: 6'b001101 
	Parameter GTYE4_CHANNEL_TX_DEEMPH2 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DEEMPH3 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter GTYE4_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTYE4_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTYE4_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_FIFO_BYP_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1011000 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1010111 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1010101 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1010011 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1010001 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1001100 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1001011 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1001000 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTYE4_CHANNEL_TX_PHICAL_CFG0 bound to: 16'b0000000000100000 
	Parameter GTYE4_CHANNEL_TX_PHICAL_CFG1 bound to: 16'b0000000001000000 
	Parameter GTYE4_CHANNEL_TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TX_PMA_RSV1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TX_PROGCLK_SEL bound to: POSTPI - type: string 
	Parameter GTYE4_CHANNEL_TX_PROGDIV_CFG bound to: 10.000000 - type: float 
	Parameter GTYE4_CHANNEL_TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTYE4_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTYE4_CHANNEL_TX_RXDETECT_REF bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTYE4_CHANNEL_TX_SW_MEAS bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TX_VREG_CTRL bound to: 3'b011 
	Parameter GTYE4_CHANNEL_TX_VREG_PDB bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_VREG_VREFSEL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter GTYE4_CHANNEL_USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter GTYE4_CHANNEL_USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter GTYE4_CHANNEL_USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_EXT_CNTL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter GTYE4_CHANNEL_USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter GTYE4_CHANNEL_USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter GTYE4_CHANNEL_USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter GTYE4_CHANNEL_USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter GTYE4_CHANNEL_USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTYE4_CHANNEL_USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTYE4_CHANNEL_USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTYE4_CHANNEL_USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_USB_RAW_ELEC bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTYE4_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_Y_ALL_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPDIR_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSQ_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSX_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLFREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_CPLLPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_CHANNEL_CPLLRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPADDR_VAL bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPRST_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FREQOS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESETSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESETSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXP_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_INCPCTRL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX8B10BEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXAFECFOKEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALSTART_VAL bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_VAL bound to: 4'b1101 
	Parameter GTYE4_CHANNEL_RXDFECFOKFEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXEQTRAINING_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b11 
	Parameter GTYE4_CHANNEL_RXTERMINATION_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTYE4_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TX8B10BEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXDCCFORCESTART_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDEEMPH_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDIFFCTRL_VAL bound to: 5'b11000 
	Parameter GTYE4_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSTRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1010000 
	Parameter GTYE4_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXONESZEROS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTYE4_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMPD_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b11 
	Parameter GTYE4_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPDIR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSQ_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSX_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLFREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FREQOS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXP_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_INCPCTRL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXAFECFOKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALSTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXEQTRAINING_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXTERMINATION_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TSTIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCFORCESTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSTRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXONESZEROS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0000000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1111100000011100 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b01100 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0001000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0010000000001000 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0001000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 10 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000011111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000101011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter EYESCAN_VP_RANGE bound to: 0 - type: integer 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 4 - type: integer 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 5 - type: integer 
	Parameter LPBK_IND_CTRL1 bound to: 5 - type: integer 
	Parameter LPBK_IND_CTRL2 bound to: 5 - type: integer 
	Parameter LPBK_RG_CTRL bound to: 2 - type: integer 
	Parameter OOBDIVCTL bound to: 2'b01 
	Parameter OOB_PWRUP bound to: 1'b1 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000 
	Parameter PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100001000000 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100001000000 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0110010011100000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter RATE_SW_USE_DRP bound to: 1'b0 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 31 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 1 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001001001 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001011001 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1111111000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0000001000000000 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100000001 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_1 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1111100000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b1010000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 16'b0000000100000000 
	Parameter RXPI_CFG1 bound to: 16'b0000000001010100 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001001010110000 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE_PWR_SAVING bound to: 1'b0 
	Parameter RX_CTLE_RES_CTRL bound to: 4'b0000 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b111 
	Parameter RX_DFELPM_CFG0 bound to: 10 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_SUM_RCAL_B bound to: 0 - type: integer 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b10 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_I2V_FILTER_EN bound to: 1'b1 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000001111 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter RX_SUM_PWR_SAVING bound to: 0 - type: integer 
	Parameter RX_SUM_RES_CTRL bound to: 4'b0000 
	Parameter RX_SUM_VCMTUNE bound to: 4'b1001 
	Parameter RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter RX_VREG_CTRL bound to: 3'b010 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b1 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000000010 
	Parameter TERM_RCAL_OVRD bound to: 3'b001 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter TXFE_CFG0 bound to: 16'b0000001111000010 
	Parameter TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter TXPH_CFG bound to: 16'b0000001100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter TXPI_CFG1 bound to: 16'b0001000000000000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSWBST_BST bound to: 1 - type: integer 
	Parameter TXSWBST_EN bound to: 0 - type: integer 
	Parameter TXSWBST_MAG bound to: 4 - type: integer 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b010100 
	Parameter TX_DEEMPH1 bound to: 6'b001101 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b1 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011000 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1010111 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1010101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1010011 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1010001 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1001100 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1001011 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1001000 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000100000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0000000001000000 
	Parameter TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter TX_PMA_RSV1 bound to: 16'b0000000000000000 
	Parameter TX_PROGCLK_SEL bound to: POSTPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 10.000000 - type: float 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 5 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b011 
	Parameter TX_VREG_PDB bound to: 1'b1 
	Parameter TX_VREG_VREFSEL bound to: 2'b10 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
	Parameter FREQUENCY bound to: 512 - type: integer 
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter DRP_WAIT bound to: 0 - type: integer 
	Parameter DRP_READ bound to: 1 - type: integer 
	Parameter DRP_READ_ACK bound to: 2 - type: integer 
	Parameter DRP_MODIFY bound to: 3 - type: integer 
	Parameter DRP_WRITE bound to: 4 - type: integer 
	Parameter DRP_WRITE_ACK bound to: 5 - type: integer 
	Parameter DRP_DONE bound to: 6 - type: integer 
	Parameter RESET bound to: 0 - type: integer 
	Parameter READ_X0E1 bound to: 1 - type: integer 
	Parameter CHECK_X0E1_STATUS bound to: 2 - type: integer 
	Parameter READ_PROGCLK_SEL bound to: 3 - type: integer 
	Parameter SAVE_PROGCLK_SEL bound to: 4 - type: integer 
	Parameter READ_X079 bound to: 5 - type: integer 
	Parameter CHECK_X079_STATUS bound to: 6 - type: integer 
	Parameter READ_PROGDIV_CFG bound to: 7 - type: integer 
	Parameter SAVE_PROGDIV_CFG bound to: 8 - type: integer 
	Parameter READ_X0E1_BEFORE_PROGCLK_SEL_MOD bound to: 9 - type: integer 
	Parameter MODIFY_PROGCLK_SEL bound to: 10 - type: integer 
	Parameter MODIFY_PROGDIV bound to: 11 - type: integer 
	Parameter MODIFY_TXOUTCLK_SEL bound to: 12 - type: integer 
	Parameter ASSERT_CPLLPD bound to: 13 - type: integer 
	Parameter DEASSERT_CPLLPD bound to: 14 - type: integer 
	Parameter ASSERT_CPLLRESET bound to: 15 - type: integer 
	Parameter DEASSERT_CPLLRESET bound to: 16 - type: integer 
	Parameter WAIT_GTCPLLLOCK bound to: 17 - type: integer 
	Parameter ASSERT_PROGDIVRESET bound to: 18 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE bound to: 19 - type: integer 
	Parameter CHECK_FREQ bound to: 20 - type: integer 
	Parameter RESTORE_READ_X0E1 bound to: 21 - type: integer 
	Parameter RESTORE_READ_X079 bound to: 22 - type: integer 
	Parameter RESTORE_PROGDIV bound to: 23 - type: integer 
	Parameter RESTORE_PROGCLK_SEL bound to: 24 - type: integer 
	Parameter CLEAR_FLAG_x0E1 bound to: 25 - type: integer 
	Parameter CLEAR_FLAG_x079 bound to: 26 - type: integer 
	Parameter WAIT_GTCPLLLOCK2 bound to: 27 - type: integer 
	Parameter ASSERT_PROGDIVRESET2 bound to: 28 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE2 bound to: 29 - type: integer 
	Parameter CAL_FAIL bound to: 30 - type: integer 
	Parameter CAL_DONE bound to: 31 - type: integer 
	Parameter SYNTH_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000011000011010100000 
	Parameter SYNTH_WAIT_CPLLLOCK bound to: 25'b0000000011000011010100000 
	Parameter SYNTH_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_CPLLLOCK bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000000001111101000 
	Parameter SIM_RESET_SPEEDUP_REG bound to: TRUE - type: string 
	Parameter WAIT_WIDTH_PROGDIVRESET bound to: 5'b11001 
	Parameter WAIT_ASSERT_CPLLRESET bound to: 25'b0000000011000011010100000 
	Parameter WAIT_ASSERT_CPLLPD bound to: 5'b11001 
	Parameter WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter WAIT_CPLLLOCK bound to: 25'b0000000011000011010100000 
	Parameter MOD_PROGCLK_SEL bound to: 2'b10 
	Parameter MOD_PROGDIV_CFG bound to: 16'b1110000001100010 
	Parameter MOD_TXOUTCLK_SEL bound to: 3'b101 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter REVISION bound to: 1 - type: integer 
	Parameter RESET_STATE bound to: 0 - type: integer 
	Parameter MEASURE_STATE bound to: 1 - type: integer 
	Parameter HOLD_STATE bound to: 2 - type: integer 
	Parameter UPDATE_STATE bound to: 3 - type: integer 
	Parameter DONE_STATE bound to: 4 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:166]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:166]
WARNING: [Synth 8-5788] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:190]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1115]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1115]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1080]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter C_NUM_CLIENTS bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter ARB_START bound to: 4'b0001 
	Parameter ARB_WAIT bound to: 4'b0010 
	Parameter ARB_REPORT bound to: 4'b0100 
	Parameter ARB_INC bound to: 4'b1000 
	Parameter DRP_WAIT bound to: 7'b0000001 
	Parameter DRP_READ bound to: 7'b0000010 
	Parameter DRP_READ_ACK bound to: 7'b0000100 
	Parameter DRP_MODIFY bound to: 7'b0001000 
	Parameter DRP_WRITE bound to: 7'b0010000 
	Parameter DRP_WRITE_ACK bound to: 7'b0100000 
	Parameter DRP_DONE bound to: 7'b1000000 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net eyescandataerror_out in module/entity design_1_xdma_0_3_pcie4_ip_gtwizard_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gtwizard_top.v:579]
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_GEN4_64BIT_EN bound to: FALSE - type: string 
	Parameter PHY_CORECLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer 
	Parameter CORECLK_DIV_250MHZ bound to: 3'b000 
	Parameter CORECLK_DIV_500MHZ bound to: 3'b000 
	Parameter CORECLK_DIV bound to: 3'b000 
	Parameter USERCLK_DIV_250MHZ bound to: 3'b000 
	Parameter USERCLK_DIV_500MHZ bound to: 3'b001 
	Parameter USERCLK_DIV bound to: 3'b001 
	Parameter MCAPCLK_DIV_250MHZ bound to: 3'b001 
	Parameter MCAPCLK_DIV_500MHZ bound to: 3'b011 
	Parameter MCAPCLK_DIV bound to: 3'b011 
	Parameter PHY_LANE bound to: 16 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter PHY_SIM_EN bound to: TRUE - type: string 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_GTPOWERGOOD bound to: 3'b001 
	Parameter FSM_PLLLOCK bound to: 3'b010 
	Parameter FSM_TXPROGDIVRESETDONE bound to: 3'b011 
	Parameter FSM_RESETDONE bound to: 3'b100 
	Parameter FSM_TXSYNC_START bound to: 3'b101 
	Parameter FSM_TXSYNC_DONE bound to: 3'b110 
	Parameter FSM_PHYSTATUS bound to: 3'b111 
	Parameter PWR_ON_WAIT_CNT bound to: 4'b0000 
	Parameter PWR_ON_DONE bound to: 4'b0001 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_phy_rst.v:417]
WARNING: [Synth 8-3848] Net USB_POWERPRESENT in module/entity design_1_xdma_0_3_pcie4_ip_gt_phy_wrapper does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_phy_wrapper.v:286]
WARNING: [Synth 8-3848] Net GT_RXLPMEN in module/entity design_1_xdma_0_3_pcie4_ip_gt_phy_wrapper does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_phy_wrapper.v:333]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_LANE bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 64 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 2 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: TRUE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 3 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 4 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 6 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 18 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 2 - type: integer 
	Parameter RST_VAL bound to: 2 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b1 
	Parameter INV_DEF_VAL bound to: 1'b0 
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
WARNING: [Synth 8-3848] Net gtrefclk01_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1079]
WARNING: [Synth 8-3848] Net gtrefclk00_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1080]
WARNING: [Synth 8-3848] Net pcierateqpll0_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1081]
WARNING: [Synth 8-3848] Net pcierateqpll1_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1082]
WARNING: [Synth 8-3848] Net qpll0pd_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1083]
WARNING: [Synth 8-3848] Net qpll0reset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1084]
WARNING: [Synth 8-3848] Net qpll1pd_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1085]
WARNING: [Synth 8-3848] Net qpll1reset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1086]
WARNING: [Synth 8-3848] Net qpll0freqlock_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1093]
WARNING: [Synth 8-3848] Net qpll1freqlock_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1094]
WARNING: [Synth 8-3848] Net rcalenb_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1098]
WARNING: [Synth 8-3848] Net txpisopd_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1099]
WARNING: [Synth 8-3848] Net cpllfreqlock_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1105]
WARNING: [Synth 8-3848] Net cpllpd_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1107]
WARNING: [Synth 8-3848] Net cpllreset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1108]
WARNING: [Synth 8-3848] Net dmonfiforeset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1109]
WARNING: [Synth 8-3848] Net dmonitorclk_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1110]
WARNING: [Synth 8-3848] Net eyescanreset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1112]
WARNING: [Synth 8-3848] Net gtrefclk0_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1114]
WARNING: [Synth 8-3848] Net gtrxreset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1115]
WARNING: [Synth 8-3848] Net gttxreset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1116]
WARNING: [Synth 8-3848] Net gtwiz_reset_rx_done_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1117]
WARNING: [Synth 8-3848] Net gtwiz_reset_tx_done_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1118]
WARNING: [Synth 8-3848] Net gtwiz_userclk_rx_active_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1119]
WARNING: [Synth 8-3848] Net gtwiz_userclk_tx_active_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1120]
WARNING: [Synth 8-3848] Net loopback_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1122]
WARNING: [Synth 8-3848] Net pcieeqrxeqadaptdone_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1123]
WARNING: [Synth 8-3848] Net pcierstidle_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1126]
WARNING: [Synth 8-3848] Net pciersttxsyncstart_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1127]
WARNING: [Synth 8-3848] Net pcieuserratedone_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1131]
WARNING: [Synth 8-3848] Net resetovrd_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1134]
WARNING: [Synth 8-3848] Net rx8b10ben_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1135]
WARNING: [Synth 8-3848] Net rxbufreset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1136]
WARNING: [Synth 8-3848] Net rxcdrfreqreset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1140]
WARNING: [Synth 8-3848] Net rxcdrhold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1141]
WARNING: [Synth 8-3848] Net rxcdrreset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1143]
WARNING: [Synth 8-3848] Net rxcommadeten_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1146]
WARNING: [Synth 8-3848] Net rxdfeagchold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1152]
WARNING: [Synth 8-3848] Net rxdfecfokhold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1153]
WARNING: [Synth 8-3848] Net rxdfekhhold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1154]
WARNING: [Synth 8-3848] Net rxdfelfhold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1155]
WARNING: [Synth 8-3848] Net rxdfelpmreset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1156]
WARNING: [Synth 8-3848] Net rxdfetap10hold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1157]
WARNING: [Synth 8-3848] Net rxdfetap11hold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1158]
WARNING: [Synth 8-3848] Net rxdfetap12hold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1159]
WARNING: [Synth 8-3848] Net rxdfetap13hold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1160]
WARNING: [Synth 8-3848] Net rxdfetap14hold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1161]
WARNING: [Synth 8-3848] Net rxdfetap15hold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1162]
WARNING: [Synth 8-3848] Net rxdfetap2hold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1163]
WARNING: [Synth 8-3848] Net rxdfetap3hold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1164]
WARNING: [Synth 8-3848] Net rxdfetap4hold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1165]
WARNING: [Synth 8-3848] Net rxdfetap5hold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1166]
WARNING: [Synth 8-3848] Net rxdfetap6hold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1167]
WARNING: [Synth 8-3848] Net rxdfetap7hold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1168]
WARNING: [Synth 8-3848] Net rxdfetap8hold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1169]
WARNING: [Synth 8-3848] Net rxdfetap9hold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1170]
WARNING: [Synth 8-3848] Net rxdfeuthold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1171]
WARNING: [Synth 8-3848] Net rxdfevphold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1172]
WARNING: [Synth 8-3848] Net rxlpmen_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1175]
WARNING: [Synth 8-3848] Net rxlpmgchold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1176]
WARNING: [Synth 8-3848] Net rxlpmhfhold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1177]
WARNING: [Synth 8-3848] Net rxlpmlfhold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1178]
WARNING: [Synth 8-3848] Net rxlpmoshold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1179]
WARNING: [Synth 8-3848] Net rxmcommaalignen_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1180]
WARNING: [Synth 8-3848] Net rxoshold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1181]
WARNING: [Synth 8-3848] Net rxpcommaalignen_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1185]
WARNING: [Synth 8-3848] Net rxpcsreset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1186]
WARNING: [Synth 8-3848] Net rxpd_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1187]
WARNING: [Synth 8-3848] Net rxpmareset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1189]
WARNING: [Synth 8-3848] Net rxpolarity_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1191]
WARNING: [Synth 8-3848] Net rxprbscntreset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1192]
WARNING: [Synth 8-3848] Net rxprbssel_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1195]
WARNING: [Synth 8-3848] Net rxprogdivreset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1196]
WARNING: [Synth 8-3848] Net rxrate_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1197]
WARNING: [Synth 8-3848] Net rxslide_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1201]
WARNING: [Synth 8-3848] Net rxtermination_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1204]
WARNING: [Synth 8-3848] Net rxuserrdy_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1205]
WARNING: [Synth 8-3848] Net rxusrclk2_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1206]
WARNING: [Synth 8-3848] Net rxusrclk_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1207]
WARNING: [Synth 8-3848] Net tx8b10ben_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1209]
WARNING: [Synth 8-3848] Net txctrl0_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1210]
WARNING: [Synth 8-3848] Net txctrl1_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1211]
WARNING: [Synth 8-3848] Net txctrl2_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1212]
WARNING: [Synth 8-3848] Net txdata_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1213]
WARNING: [Synth 8-3848] Net txdeemph_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1214]
WARNING: [Synth 8-3848] Net txdetectrx_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1215]
WARNING: [Synth 8-3848] Net txdiffctrl_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1216]
WARNING: [Synth 8-3848] Net txdlybypass_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1217]
WARNING: [Synth 8-3848] Net txdlyen_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1218]
WARNING: [Synth 8-3848] Net txdlyhold_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1219]
WARNING: [Synth 8-3848] Net txdlyovrden_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1220]
WARNING: [Synth 8-3848] Net txdlysreset_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1221]
WARNING: [Synth 8-3848] Net txdlyupdown_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1223]
WARNING: [Synth 8-3848] Net txelecidle_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1224]
WARNING: [Synth 8-3848] Net txmaincursor_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1225]
WARNING: [Synth 8-3848] Net txmargin_in in module/entity design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top does not have driver. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top.v:1226]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element sys_rst_lock_reg_reg was removed.  [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:3984]
WARNING: [Synth 8-350] instance 'inst' of module 'design_1_xdma_0_3_core_top' requires 1273 connections, but only 1268 given [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/synth/design_1_xdma_0_3.v:608]
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle has unconnected port CDRCTRL_RATE[0]
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle has unconnected port CDRCTRL_RXCDRFREQRESET_IN
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle has unconnected port CDRCTRL_RXRATEDONE
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[6]
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[5]
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[4]
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[3]
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[2]
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[1]
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[0]
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_phy_clk has unconnected port CLK_PCLK2_CE
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_phy_clk has unconnected port CLK_PCLK2_CEMASK
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_phy_clk has unconnected port CLK_PCLK2_CLR
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_phy_clk has unconnected port CLK_PCLK2_CLRMASK
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_phy_clk has unconnected port CLK_PCLK2_DIV[2]
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_phy_clk has unconnected port CLK_PCLK2_DIV[1]
WARNING: [Synth 8-3331] design design_1_xdma_0_3_pcie4_ip_gt_phy_clk has unconnected port CLK_PCLK2_DIV[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_delay_powergood has unconnected port GT_TXOUTCLKPCS
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[17]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[16]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[17]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[16]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RESET_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port USER_RXOUTCLK_BUFG_CE_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port USER_RXOUTCLK_BUFG_CLR_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_RXOUTCLK_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CPLLLOCK_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPRDY_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:25 ; elapsed = 00:04:32 . Memory (MB): peak = 1457.836 ; gain = 1144.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[vld] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][8] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][7] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][6] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][5] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][4] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][3] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][2] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][1] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][0] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][7] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][6] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][5] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][4] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][3] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][2] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][1] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][0] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[chn][1] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[chn][0] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[clr] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[bypass_msix] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][255] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][254] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][253] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][252] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][251] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][250] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][249] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][248] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][247] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][246] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][245] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][244] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][243] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][242] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][241] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][240] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][239] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][238] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][237] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][236] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][235] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][234] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][233] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][232] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][231] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][230] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][229] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][228] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][227] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][226] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][225] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][224] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][223] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][222] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][221] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][220] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][219] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][218] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][217] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][216] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][215] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][214] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][213] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][212] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][211] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][210] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][209] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][208] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][207] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][206] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][205] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][204] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][203] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][202] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][201] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][200] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][199] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][198] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][197] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][196] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][195] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][194] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][193] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][192] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][191] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][190] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][189] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][188] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][187] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][186] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][185] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][184] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][183] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][182] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][181] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][180] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][179] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][178] to constant 0 [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/xdma_v4_1/hdl/verilog/design_1_xdma_0_3_core_top.sv:4415]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:32 ; elapsed = 00:04:40 . Memory (MB): peak = 1457.836 ; gain = 1144.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:32 ; elapsed = 00:04:40 . Memory (MB): peak = 1457.836 ; gain = 1144.801
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/synth/design_1_xdma_0_3_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/synth/design_1_xdma_0_3_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/design_1_xdma_0_3_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/design_1_xdma_0_3_board.xdc] for cell 'inst'
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/source/design_1_xdma_0_3_pcie4_uscaleplus_ip.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/source/design_1_xdma_0_3_pcie4_uscaleplus_ip.xdc] for cell 'inst'
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'inst/pcie4_ip_i/inst'
WARNING: [Constraints 18-633] Creating clock inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:164]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:168]
INFO: [Vivado 12-3520] Assignment of 'pcie_4_0_pipe_inst, gt_top_i, bufg_gt_sysclk, m_axis_rc_tvalid_i, m_axis_cq_tvalid_i, s_axis_rq_tready_i, user_lnk_up_cdc, sys_or_hot_rst_i, user_reset_int1_i, conf_req_ready_i, sync_sys_clk, user_reset_cdc, s_axis_cc_tready_i, user_reset_int0_i, user_reset_int1_i__0, pipe_rx00_sync_header1_i, user_lnk_up_int_i, np_req_wait1_i__0, user_reset_int_i, phy_status_fix_i, pipe_rx00_sync_header1_i__9, ds_pulse_i, phy_rdy_i, pipe_rx11_data0_i, speed_change_in_progress0_i, pipe_rx12_data0_i, pipe_rx13_data0_i, pipe_rx14_data0_i, pipe_rx10_data0_i, pipe_rx00_sync_header0_i, pipe_rx00_sync_header1_i__1, pipe_rx00_sync_header0_i__2, pipe_rx00_sync_header1_i__5, pipe_rx00_sync_header1_i__2, pipe_rx00_sync_header0_i__5, speed_change_in_progress_i, pipe_rx15_data0_i, pipe_rx00_sync_header0_i__3, pipe_rx00_sync_header0_i__0, pipe_rx00_sync_header1_i__4, pipe_rx00_sync_header0_i__4, user_lnk_up_int0_i, pipe_rx09_data0_i, pipe_rx00_sync_header1_i__3, pipe_rx00_sync_header1_i__6, pipe_rx00_sync_header0_i__7, pipe_rx00_sync_header0_i__1, pipe_rx00_sync_header0_i__6, pipe_rx00_sync_header0_i__8, pipe_rx00_sync_header1_i__8, pipe_rx00_sync_header1_i__0, pipe_rx00_sync_header1_i__7, pipe_rx08_data0_i, pipe_rx00_sync_header1_i__11, s_axis_cc_tvalid_int_i, pipe_rx00_sync_header0_i__11, pipe_rx00_sync_header0_i__9, pipe_rx00_sync_header1_i__12, s_axis_rq_tvalid_int_i, cfg_mgmt_write_int_i, cfg_mgmt_read_int_i, pipe_rx00_sync_header1_i__14, cfg_msg_transmit_wire_i, cfg_msg_transmit_int_i, cfg_power_state_change_ack_int_i, cfg_err_uncor_in_int_i, cfg_flr_done_int_i, pipe_rx00_sync_header0_i__14, cfg_err_cor_in_int_i, cfg_link_training_enable_int_i, cfg_interrupt_int_int_i, cfg_interrupt_pending_int_i, cfg_interrupt_msi_int_int_i, cfg_interrupt_msix_int_int_i, np_req_wait0_i, pcie_cq_np_req_int_i, cfg_hot_reset_in_int_i, cfg_req_pm_transition_l23_ready_int_i, pipe_rx00_sync_header0_i__10, cfg_interrupt_msi_pending_status_data_enable_int_i, np_req_wait0_i__0, cfg_interrupt_msix_vec_pending_int_i, np_req_wait1_i, read_rcvd_watchDog_cnt0_i, pipe_rx00_sync_header1_i__13, cfg_config_space_enable_int_i, pipe_rx00_sync_header0_i__13, m_axis_cq_tready_int_i, m_axis_rc_tready_int_i, pipe_rx00_sync_header1_i__10, pipe_rx00_sync_header0_i__12, read_rcvd_watchDog_cnt_i, read_rcvd_watchDog_cnt1_i, read_rcvd_watchDog_cnt_i__0, cfg_ext_read_data_valid_dummy0_i, cfg_ext_read_data_valid_int_i, flr_cntr0_i, read_rcvd_watchDog_cnt_i__2, read_rcvd_watchDog_cnt_i__1, mcap_external_request_int_i, gt_dmonitorclk_int_i, gt_txpmareset_int_i, gt_rxpmareset_int_i, gt_rxbufreset_int_i, gt_rxpcsreset_int_i, gt_rxcdrreset_int_i, gt_loopback_int_i, gt_rxprbscntreset_int_i, gt_txinhibit_int_i, cfg_pm_aspm_l1_entry_reject_int_i, gt_dmonfiforeset_int_i, gt_rxdfelpmreset_int_i, cfg_ltssm_state_i, cfg_pm_aspm_tx_l0s_entry_disable_int_i, mcap_external_request_i, cfg_vf_flr_func_num_int_i, ext_ch_gt_drpen_int_i, gt_pcieuserratedone_int_i, gt_txprbsforceerr_int_i, ibert_rxlpmen_in0_i, conf_req_valid_int_i, gt_txprbssel_int_i, gt_txpcsreset_int_i, drp_en_local_i, gt_rxprbssel_int_i, cfg_vf_flr_done_int_i, as_cdr_hold_req_user0_i, RTL_NEQ, as_cdr_hold_req_user3_i, as_mac_in_detect_user0_i, as_cdr_hold_req_user2_i, as_cdr_hold_req_user1_i, GND, VCC, ds_srl_reg[0], cfg_ext_read_data_valid_dummy_reg, ltssm_reg0_reg[0], pipe_tx_rate_ff_reg[0], np_req_wait_reg[0], ds_srl_reg[5], user_lnk_up_reg, np_req_wait_reg[1], np_req_wait_reg[3], ds_srl_reg[4], np_req_wait_reg[4], flr_cntr_reg[0], ds_srl_reg[1], ds_srl_reg[2], pipe_tx_rate_ff_reg[1], np_req_wait_reg[5], speed_change_in_progress_reg, read_rcvd_watchDog_cnt_reg[0], ds_srl_reg[3], np_req_wait_reg[2], user_reset_reg, ltssm_reg1_reg[2], read_rcvd_watchDog_cnt_reg[11], ltssm_reg2_reg[0], flr_cntr_reg[4], ltssm_reg0_reg[3], ltssm_reg0_reg[1], ltssm_reg1_reg[3], read_rcvd_watchDog_cnt_reg[5], read_rcvd_watchDog_cnt_reg[4], as_mac_in_detect_user_reg, read_rcvd_watchDog_cnt_reg[18], ltssm_reg0_reg[2], read_rcvd_watchDog_cnt_reg[10], flr_cntr_reg[7], read_rcvd_watchDog_cnt_reg[15], read_rcvd_watchDog_cnt_reg[3], read_rcvd_watchDog_cnt_reg[19], read_rcvd_watchDog_cnt_reg[12], read_rcvd_watchDog_cnt_reg[16], flr_cntr_reg[2], flr_cntr_reg[5], as_mac_in_detect_ff_reg, read_rcvd_watchDog_cnt_reg[13], as_cdr_hold_req_user_reg, read_rcvd_watchDog_cnt_reg[1], read_rcvd_watchDog_cnt_reg[2], read_rcvd_watchDog_cnt_reg[7], ltssm_reg0_reg[4], read_rcvd_watchDog_cnt_reg[6], read_rcvd_watchDog_cnt_reg[8], read_rcvd_watchDog_cnt_reg[14], read_rcvd_watchDog_cnt_reg[17], ltssm_reg0_reg[5], flr_cntr_reg[1], read_rcvd_watchDog_cnt_reg[9], flr_cntr_reg[3], flr_cntr_reg[6], as_cdr_hold_req_ff_reg, ltssm_reg1_reg[0], as_cdr_hold_req_ff1_reg, as_mac_in_detect_ff1_reg, ltssm_reg1_reg[1], ltssm_reg2_reg[1], ltssm_reg1_reg[4], ltssm_reg1_reg[5], ltssm_reg2_reg[4], ltssm_reg2_reg[3], ltssm_reg2_reg[2], and ltssm_reg2_reg[5]' to a pblock 'inst_pcie4_ip_i_inst_design_1_xdma_0_3_pcie4_ip_Stage1_main' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:285]
WARNING: [Common 17-346] No tiles matched '*' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:293]
WARNING: [Vivado 12-3731] No sites matched '*' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:293]
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'inst/pcie4_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_xdma_0_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_xdma_0_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/ip_0/synth/design_1_xdma_0_3_pcie4_ip_gt.xdc] for cell 'inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/ip_0/synth/design_1_xdma_0_3_pcie4_ip_gt.xdc] for cell 'inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/ip_0/synth/design_1_xdma_0_3_pcie4_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_xdma_0_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_xdma_0_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 3336.555 ; gain = 0.000
write_xdc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3336.555 ; gain = 73.125
Parsing XDC File [C:/Project/u200/project_dna_darrick/project_dna_darrick.runs/design_1_xdma_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Project/u200/project_dna_darrick/project_dna_darrick.runs/design_1_xdma_0_3_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Project/u200/project_dna_darrick/project_dna_darrick.runs/design_1_xdma_0_3_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_xdma_0_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_xdma_0_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3340.703 ; gain = 0.000
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/design_1_xdma_0_3_pcie4_ip_board.xdc] for cell 'inst/pcie4_ip_i/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/design_1_xdma_0_3_pcie4_ip_board.xdc] for cell 'inst/pcie4_ip_i/inst'
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc] for cell 'inst/pcie4_ip_i/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc] for cell 'inst/pcie4_ip_i/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/pcie4_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/pcie4_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/pcie4_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/pcie4_ip_i/inst/user_reset_cdc'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_xdma_0_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_xdma_0_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_xdma_0_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_xdma_0_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3351.438 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3351.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3351.438 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3351.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:34 ; elapsed = 00:06:40 . Memory (MB): peak = 3351.438 ; gain = 3038.402
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu200-fsgd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:34 ; elapsed = 00:06:40 . Memory (MB): peak = 3351.438 ; gain = 3038.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property HD.TANDEM could not find object (constraint file  c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc, line 254).
WARNING: set_property HD.TANDEM could not find object (constraint file  c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc, line 254).
invalid command "get_pblocks inst_pcie4_ip_i_inst_design_1_xdma_0_3_pcie4_ip_Stage1_main" at line 272 of file c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc
WARNING: set_property HD.TANDEM_IP_PBLOCK could not find object (constraint file  c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc, line 272).
invalid command "get_pblocks inst_pcie4_ip_i_inst_Stage1_cfgiob" at line 290 of file c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc
WARNING: set_property HD.TANDEM_IP_PBLOCK could not find object (constraint file  c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc, line 290).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Project/u200/project_dna_darrick/project_dna_darrick.runs/design_1_xdma_0_3_synth_1/dont_touch.xdc, line 21).
Applied set_property DONT_TOUCH = true for inst/pcie4_ip_i/inst. (constraint file  C:/Project/u200/project_dna_darrick/project_dna_darrick.runs/design_1_xdma_0_3_synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for inst/pcie4_ip_i/inst/gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /design_1_xdma_0_3_pcie4_ip_gt_i/inst. (constraint file  C:/Project/u200/project_dna_darrick/project_dna_darrick.runs/design_1_xdma_0_3_synth_1/dont_touch.xdc, line 45).
Applied set_property DONT_TOUCH = true for inst/pcie4_ip_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/pcie4_ip_i/inst/gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /design_1_xdma_0_3_pcie4_ip_gt_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_WRITE_FIFO/\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_READ_BRAM/\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_WRITE_FIFO/\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_READ_BRAM/\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_WRITE_FIFO/\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_READ_BRAM/\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_WRITE_FIFO/\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_READ_BRAM/\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_WRITE_FIFO/\genblk1[4].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_READ_BRAM/\genblk1[4].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_WRITE_FIFO/\genblk1[5].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_READ_BRAM/\genblk1[5].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_WRITE_FIFO/\genblk1[6].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_READ_BRAM/\genblk1[6].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_WRITE_FIFO/\genblk1[7].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_READ_BRAM/\genblk1[7].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/pcie4_ip_i/inst/user_lnk_up_cdc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/pcie4_ip_i/inst/user_reset_cdc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:35 ; elapsed = 00:06:42 . Memory (MB): peak = 3351.438 ; gain = 3038.402
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsp_pipe2_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:845]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:829]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:374]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:359]
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrdatasm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_sm_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrdatasm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_sm_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "m_axi_bready_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wtlp_sm_499" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wtlp_sm_499" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "reg_dsc_nn0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_dsc_crd_en_nn0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_dsc_crd_upd_vld_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "reg_dsc_nn0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_dsc_crd_en_nn0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_dsc_crd_upd_vld_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dsc_fifo_entry_size6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_ent_nn0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_ent_nn0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_ent_nn0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_ent_nn0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_ent_nn0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_ent_nn0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_ent_nn0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_ent_nn0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:845]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:829]
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'memreqsm_cs_reg' in module 'xdma_v4_1_2_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-5544] ROM "tlpattr_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wmreqset_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wmreqset_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memReadLck_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memReadLck_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "true_512b_last_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memreqsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memreqsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cpldtlpSm_cs_reg' in module 'xdma_v4_1_2_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-5544] ROM "ldbeat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "beatrem1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "l_strb0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'wrlitesm_cs_reg' in module 'xdma_v4_1_2_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'rdliteSM_cs_reg' in module 'xdma_v4_1_2_axi_mm_master_rd_br_v'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:374]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:359]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:374]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog/axidma_fifo.vh:359]
INFO: [Synth 8-5546] ROM "wrq_lbe0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_fbe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_sm_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_dwa_rem_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_2_vul_tar'
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pcie_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_usr_mpl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_usr_mrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wto" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_rmm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msix_init_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msix_init_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msix_pba_reg_mux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'intr_issue_state_reg' in module 'xdma_v4_1_2_pcie_userapp_tgt_intr_ctrl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_sync_fifo.v:177]
INFO: [Synth 8-5546] ROM "np_credit_received_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "np_credit_received_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_async_fifo.v:168]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_async_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_async_fifo.v:168]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_async_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_512b_sync_fifo.v:177]
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:708]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:781]
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'qpllpd_reg' into 'cpllpd_reg' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_phy_rst.v:407]
INFO: [Synth 8-4471] merging register 'qpllreset_reg' into 'cpllreset_reg' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/design_1_xdma_0_3_pcie4_ip_gt_phy_rst.v:408]
INFO: [Synth 8-802] inferred FSM for state register 'pwr_on_fsm_reg' in module 'design_1_xdma_0_3_pcie4_ip_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'design_1_xdma_0_3_pcie4_ip_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'design_1_xdma_0_3_pcie4_ip_gt_phy_txeq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_reg' in module 'design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm'
INFO: [Synth 8-802] inferred FSM for state register 'non_sris.fsm_reg' in module 'design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle'
INFO: [Synth 8-5546] ROM "cfg_ext_read_data_valid_dummy0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRRD_IDLE |                              000 |                              000
             WRRD_MEMREQ |                              001 |                              001
          WRRD_MEMREQ2ND |                              010 |                              010
          WRRD_MEMWRDATA |                              011 |                              100
           WRRD_MEMRDREQ |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memreqsm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_2_axi_str_masterbr_wrrd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MCPL_START |                               00 |                               00
          MCPL_CRTDATBT1 |                               01 |                               01
          MCPL_CRTDATBT2 |                               10 |                               10
           MCPL_DATAXFER |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpldtlpSm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_2_axi_str_masterbr_rdtlp_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WRLITESM_IDLE |                               00 |                               00
    WRLITESM_PCIETLPINFO |                               01 |                               01
         WRLITESM_WRDATA |                               10 |                               10
         WRLITESM_WAITWR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrlitesm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_2_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RDLITE_IDLE |                               00 |                               00
      RDLITE_PCIETLPINFO |                               01 |                               01
        RDLITE_WAITRDCPL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdliteSM_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_2_axi_mm_master_rd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              sm_mr_idle |                             0001 |                             0001
                sm_mr_ld |                             0010 |                             0010
              sm_mr_wait |                             0100 |                             0100
               sm_mr_cpl |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_2_vul_tar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        S_INTR_ISSUE_RST |                        000000001 |                             0000
       S_INTR_ISSUE_IDLE |                        000000010 |                             0001
      S_INTR_ISSUE_ADDRL |                        000000100 |                             0010
      S_INTR_ISSUE_ADDRH |                        000001000 |                             0011
       S_INTR_ISSUE_DATA |                        000010000 |                             0100
     S_INTR_ISSUE_VECCON |                        000100000 |                             0101
        S_INTR_ISSUE_VLD |                        001000000 |                             0110
       S_INTR_ISSUE_SEND |                        010000000 |                             0111
       S_INTR_ISSUE_WAIT |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'intr_issue_state_reg' using encoding 'one-hot' in module 'xdma_v4_1_2_pcie_userapp_tgt_intr_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         PWR_ON_WAIT_CNT |                                0 |                               00
             PWR_ON_DONE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pwr_on_fsm_reg' using encoding 'sequential' in module 'design_1_xdma_0_3_pcie4_ip_gt_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_GTPOWERGOOD |                         00000001 |                              001
             FSM_PLLLOCK |                         00000010 |                              010
  FSM_TXPROGDIVRESETDONE |                         00000100 |                              011
           FSM_RESETDONE |                         00001000 |                              100
        FSM_TXSYNC_START |                         00010000 |                              101
         FSM_TXSYNC_DONE |                         00100000 |                              110
           FSM_PHYSTATUS |                         01000000 |                              111
                FSM_IDLE |                         10000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'design_1_xdma_0_3_pcie4_ip_gt_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                              000 |                              000
              FSM_PRESET |                              001 |                              001
               FSM_COEFF |                              010 |                              010
               FSM_REMAP |                              011 |                              011
               FSM_QUERY |                              100 |                              100
                FSM_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'design_1_xdma_0_3_pcie4_ip_gt_phy_txeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                            00001 |                              000
              FSM_PRESET |                            00010 |                              001
             FSM_TXCOEFF |                            00100 |                              010
               FSM_ADAPT |                            01000 |                              011
                FSM_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_ASSERT_AVTT |                              000 |                              001
FSM_CHECK_RXELECIDLE_ASSERTED |                              001 |                              010
FSM_CHECK_RXELECIDLE_SOLID_DEASSERT |                              010 |                              011
         FSM_ASSERT_PROG |                              011 |                              100
           FSM_CTRL_IDLE |                              100 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_reg' using encoding 'sequential' in module 'design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                               00 |                              000
FSM_GEN12_RXELECIDLE_EXIT |                               01 |                              001
FSM_GEN34_RXELECIDLE_EXIT |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'non_sris.fsm_reg' using encoding 'sequential' in module 'design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:25 ; elapsed = 00:07:34 . Memory (MB): peak = 3351.438 ; gain = 3038.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------------+------------+----------+
|      |RTL Partition                                         |Replication |Instances |
+------+------------------------------------------------------+------------+----------+
|1     |xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB0            |           1|     39461|
|2     |xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1            |           1|     11005|
|3     |xdma_v4_1_2_dma_aximm__GC0                            |           1|      7598|
|4     |xdma_v4_1_2_vul_rdwr__GB0                             |           1|     23856|
|5     |xdma_v4_1_2_vul_rdwr_eng__parameterized1              |           1|     11928|
|6     |xdma_v4_1_2_vul_rdwr__GB2                             |           1|     12109|
|7     |xdma_v4_1_2_vul_rdwr__parameterized0__GB0             |           1|     23258|
|8     |xdma_v4_1_2_vul_rdwr_eng__parameterized5              |           1|     11629|
|9     |xdma_v4_1_2_vul_rdwr__parameterized0__GB2             |           1|     11810|
|10    |xdma_v4_1_2_vul_top__GC0                              |           1|     24955|
|11    |xdma_v4_1_2_axi4mm_axi_mm_master_top_br_v__GB0        |           1|     44679|
|12    |xdma_v4_1_2_axi4mm_axi_mm_master_top_br_v__GB1        |           1|     38870|
|13    |xdma_v4_1_2_axi4mm_axi_mm_master_top_soft             |           1|       283|
|14    |xdma_v4_1_2_dma_pcie_rq__GB0                          |           1|     35642|
|15    |xdma_v4_1_2_dma_pcie_rq__GB1                          |           1|     17364|
|16    |xdma_v4_1_2_dma_pcie_rq__GB2                          |           1|     15318|
|17    |xdma_v4_1_2_dma_pcie_rc__GB0                          |           1|     44134|
|18    |xdma_v4_1_2_dma_pcie_rc__GB1                          |           1|      9121|
|19    |xdma_v4_1_2_dma_pcie_rc__GB2                          |           1|      4640|
|20    |xdma_v4_1_2_dma_pcie_rc__GB3                          |           1|      9120|
|21    |xdma_v4_1_2_dma_pcie_rc__GB4                          |           1|     13404|
|22    |xdma_v4_1_2_dma_pcie_rc__GB5                          |           1|     22313|
|23    |xdma_v4_1_2_dma_pcie_req__GC0                         |           1|      8664|
|24    |xdma_v4_1_2_udma_top__GC0                             |           1|     38500|
|25    |xdma_v4_1_2_udma_wrapper__GC0                         |           1|        24|
|26    |design_1_xdma_0_3_pcie4_ip_vf_decode__GB0             |           1|     32901|
|27    |design_1_xdma_0_3_pcie4_ip_vf_decode__GB1             |           1|     26497|
|28    |design_1_xdma_0_3_pcie4_ip_pipe__GC0                  |           1|     41666|
|29    |design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4__GB0     |           1|     38310|
|30    |design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4__GB1     |           1|     12770|
|31    |design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4__GB2     |           1|     17036|
|32    |design_1_xdma_0_3_pcie4_ip_gtwizard_top__GC0          |           1|        60|
|33    |design_1_xdma_0_3_pcie4_ip_gt_phy_wrapper__GC0        |           1|     16001|
|34    |design_1_xdma_0_3_pcie4_ip_phy_top__GC0               |           1|      3358|
|35    |design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top__GC0 |           1|      1657|
|36    |design_1_xdma_0_3_core_top__GC0                       |           1|      2692|
+------+------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 8     
	   2 Input     40 Bit       Adders := 24    
	   2 Input     32 Bit       Adders := 32    
	   3 Input     28 Bit       Adders := 8     
	   2 Input     25 Bit       Adders := 40    
	   2 Input     23 Bit       Adders := 8     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 16    
	   3 Input     18 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 16    
	   2 Input     14 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 19    
	   3 Input     13 Bit       Adders := 18    
	   2 Input     12 Bit       Adders := 18    
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 80    
	   3 Input     10 Bit       Adders := 8     
	   4 Input     10 Bit       Adders := 8     
	   6 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 23    
	   2 Input      8 Bit       Adders := 58    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 69    
	   3 Input      7 Bit       Adders := 24    
	   2 Input      6 Bit       Adders := 77    
	   3 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 61    
	   2 Input      4 Bit       Adders := 95    
	   5 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 104   
	   2 Input      2 Bit       Adders := 127   
+---XORs : 
	   2 Input      9 Bit         XORs := 9     
	   2 Input      8 Bit         XORs := 8     
	   2 Input      5 Bit         XORs := 8     
	   2 Input      4 Bit         XORs := 12    
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---XORs : 
	                8 Bit    Wide XORs := 64    
	                2 Bit    Wide XORs := 19    
+---Registers : 
	             1024 Bit    Registers := 4     
	              992 Bit    Registers := 1     
	              756 Bit    Registers := 1     
	              708 Bit    Registers := 2     
	              684 Bit    Registers := 1     
	              673 Bit    Registers := 5     
	              666 Bit    Registers := 2     
	              512 Bit    Registers := 49    
	              504 Bit    Registers := 1     
	              354 Bit    Registers := 1     
	              342 Bit    Registers := 1     
	              327 Bit    Registers := 1     
	              298 Bit    Registers := 1     
	              256 Bit    Registers := 15    
	              252 Bit    Registers := 5     
	              183 Bit    Registers := 3     
	              161 Bit    Registers := 3     
	              159 Bit    Registers := 8     
	              144 Bit    Registers := 8     
	              137 Bit    Registers := 4     
	              128 Bit    Registers := 9     
	              124 Bit    Registers := 1     
	              123 Bit    Registers := 1     
	              121 Bit    Registers := 9     
	              115 Bit    Registers := 1     
	              114 Bit    Registers := 1     
	              112 Bit    Registers := 8     
	              105 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               88 Bit    Registers := 2     
	               81 Bit    Registers := 2     
	               80 Bit    Registers := 8     
	               75 Bit    Registers := 4     
	               64 Bit    Registers := 170   
	               62 Bit    Registers := 3     
	               59 Bit    Registers := 1     
	               48 Bit    Registers := 32    
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 178   
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 16    
	               28 Bit    Registers := 25    
	               25 Bit    Registers := 40    
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 32    
	               18 Bit    Registers := 64    
	               16 Bit    Registers := 177   
	               15 Bit    Registers := 32    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 106   
	               12 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 133   
	                9 Bit    Registers := 65    
	                8 Bit    Registers := 205   
	                7 Bit    Registers := 142   
	                6 Bit    Registers := 162   
	                5 Bit    Registers := 193   
	                4 Bit    Registers := 1071  
	                3 Bit    Registers := 233   
	                2 Bit    Registers := 358   
	                1 Bit    Registers := 3142  
+---RAMs : 
	             512K Bit         RAMs := 1     
	             128K Bit         RAMs := 1     
	              80K Bit         RAMs := 1     
	              64K Bit         RAMs := 5     
	              32K Bit         RAMs := 3     
	              20K Bit         RAMs := 1     
	               5K Bit         RAMs := 3     
	               4K Bit         RAMs := 2     
	               2K Bit         RAMs := 8     
	             1024 Bit         RAMs := 8     
	              416 Bit         RAMs := 4     
	              320 Bit         RAMs := 5     
	              256 Bit         RAMs := 1     
	              208 Bit         RAMs := 4     
	              192 Bit         RAMs := 8     
	              160 Bit         RAMs := 4     
	              128 Bit         RAMs := 3     
	              120 Bit         RAMs := 1     
	               96 Bit         RAMs := 10    
	               80 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
	               45 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               15 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 11    
	   2 Input    992 Bit        Muxes := 5     
	   4 Input    992 Bit        Muxes := 1     
	   2 Input    768 Bit        Muxes := 1     
	   2 Input    756 Bit        Muxes := 7     
	   3 Input    756 Bit        Muxes := 1     
	   5 Input    756 Bit        Muxes := 1     
	   4 Input    708 Bit        Muxes := 1     
	   4 Input    684 Bit        Muxes := 1     
	   2 Input    673 Bit        Muxes := 4     
	   4 Input    673 Bit        Muxes := 1     
	   2 Input    666 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 56    
	   6 Input    512 Bit        Muxes := 1     
	   4 Input    512 Bit        Muxes := 10    
	   3 Input    512 Bit        Muxes := 1     
	   2 Input    504 Bit        Muxes := 3     
	   3 Input    504 Bit        Muxes := 1     
	   3 Input    384 Bit        Muxes := 1     
	   4 Input    354 Bit        Muxes := 1     
	   2 Input    354 Bit        Muxes := 4     
	   4 Input    342 Bit        Muxes := 1     
	   2 Input    342 Bit        Muxes := 4     
	   2 Input    327 Bit        Muxes := 2     
	   2 Input    298 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 4     
	   2 Input    252 Bit        Muxes := 13    
	   5 Input    252 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 1     
	   2 Input    161 Bit        Muxes := 1     
	   2 Input    159 Bit        Muxes := 8     
	   2 Input    144 Bit        Muxes := 2     
	   2 Input    137 Bit        Muxes := 34    
	   2 Input    128 Bit        Muxes := 37    
	   4 Input    128 Bit        Muxes := 1     
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 1     
	   2 Input    123 Bit        Muxes := 1     
	   2 Input    121 Bit        Muxes := 9     
	   2 Input    115 Bit        Muxes := 1     
	   2 Input    114 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 8     
	   2 Input     96 Bit        Muxes := 5     
	   4 Input     96 Bit        Muxes := 4     
	   4 Input     81 Bit        Muxes := 2     
	   2 Input     81 Bit        Muxes := 2     
	   3 Input     81 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 19    
	   2 Input     64 Bit        Muxes := 232   
	   9 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 14    
	   4 Input     52 Bit        Muxes := 12    
	   5 Input     48 Bit        Muxes := 16    
	   2 Input     48 Bit        Muxes := 33    
	   2 Input     41 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 13    
	   2 Input     32 Bit        Muxes := 81    
	  15 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 18    
	   9 Input     32 Bit        Muxes := 2     
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 5     
	   4 Input     31 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 48    
	   2 Input     28 Bit        Muxes := 95    
	   2 Input     27 Bit        Muxes := 16    
	   2 Input     26 Bit        Muxes := 16    
	  33 Input     25 Bit        Muxes := 16    
	   2 Input     25 Bit        Muxes := 16    
	   2 Input     24 Bit        Muxes := 17    
	  15 Input     23 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 16    
	   4 Input     22 Bit        Muxes := 16    
	   2 Input     21 Bit        Muxes := 16    
	   2 Input     20 Bit        Muxes := 18    
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 48    
	   6 Input     19 Bit        Muxes := 16    
	   2 Input     18 Bit        Muxes := 16    
	   2 Input     17 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 115   
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 21    
	   6 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 32    
	   2 Input     15 Bit        Muxes := 17    
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 118   
	   2 Input     12 Bit        Muxes := 17    
	   3 Input     12 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 21    
	   3 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 307   
	   7 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 19    
	   9 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 49    
	   4 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 179   
	   4 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 17    
	   5 Input      8 Bit        Muxes := 21    
	   9 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 16    
	   3 Input      7 Bit        Muxes := 36    
	   8 Input      7 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 215   
	   7 Input      7 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 162   
	   4 Input      6 Bit        Muxes := 7     
	   7 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 37    
	   2 Input      5 Bit        Muxes := 178   
	   8 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 177   
	   4 Input      4 Bit        Muxes := 25    
	  21 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 17    
	  33 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 299   
	   3 Input      3 Bit        Muxes := 5     
	   9 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 34    
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 20    
	   5 Input      3 Bit        Muxes := 70    
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 386   
	   5 Input      2 Bit        Muxes := 22    
	  14 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 50    
	   4 Input      2 Bit        Muxes := 13    
	   7 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 2282  
	   4 Input      1 Bit        Muxes := 153   
	   3 Input      1 Bit        Muxes := 47    
	   8 Input      1 Bit        Muxes := 73    
	   9 Input      1 Bit        Muxes := 41    
	  21 Input      1 Bit        Muxes := 8     
	  14 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 225   
	   7 Input      1 Bit        Muxes := 157   
	  18 Input      1 Bit        Muxes := 17    
	  33 Input      1 Bit        Muxes := 288   
	   6 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xdma_v4_1_2_GenericFIFO__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_GenericFIFOHead 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_2_axi_mm_master_omulti_wr_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 10    
+---Registers : 
	             1024 Bit    Registers := 2     
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 31    
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 6     
	   2 Input    128 Bit        Muxes := 6     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   4 Input      1 Bit        Muxes := 18    
Module xdma_v4_1_2_GenericFIFOAsync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              123 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    123 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_arbentity__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized2__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_axi_mm_master_omulti_rd_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 15    
+---RAMs : 
	               4K Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_GenericFIFOAsync__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              114 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    114 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_arbentity__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_GenericFIFOHead__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_2_GenericFIFOHead__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_GenericFIFOHead__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_vul_rdwr_eng__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     23 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 12    
	               32 Bit    Registers := 5     
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 114   
+---RAMs : 
	             1024 Bit         RAMs := 2     
	              208 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
	               96 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 7     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 15    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 8     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 78    
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_GenericFIFOHead__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_2_GenericFIFOHead__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_GenericFIFOHead__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_vul_rdwr_eng__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     23 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 12    
	               32 Bit    Registers := 5     
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 114   
+---RAMs : 
	             1024 Bit         RAMs := 2     
	              208 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
	               96 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 7     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 15    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 8     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 78    
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_GenericFIFOHead__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_2_GenericFIFOHead__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_GenericFIFOHead__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_vul_rdwr_eng__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     23 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 12    
	               32 Bit    Registers := 5     
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 114   
+---RAMs : 
	             1024 Bit         RAMs := 2     
	              208 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
	               96 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 7     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 15    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 8     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 78    
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_GenericFIFOHead__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_2_GenericFIFOHead__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_GenericFIFOHead__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_vul_rdwr_eng 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     23 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 12    
	               32 Bit    Registers := 5     
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 114   
+---RAMs : 
	             1024 Bit         RAMs := 2     
	              208 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
	               96 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 7     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 15    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 8     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 78    
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_vul_rdwr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module xdma_v4_1_2_GenericFIFOHead__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_2_GenericFIFOHead__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_GenericFIFOHead__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_vul_rdwr_eng__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     23 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 11    
	               32 Bit    Registers := 13    
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 100   
+---RAMs : 
	               2K Bit         RAMs := 1     
	              416 Bit         RAMs := 1     
	              320 Bit         RAMs := 1     
	              192 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 6     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_GenericFIFOHead__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_2_GenericFIFOHead__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_GenericFIFOHead__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_vul_rdwr_eng__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     23 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 11    
	               32 Bit    Registers := 13    
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 100   
+---RAMs : 
	               2K Bit         RAMs := 1     
	              416 Bit         RAMs := 1     
	              320 Bit         RAMs := 1     
	              192 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 6     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_GenericFIFOHead__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_2_GenericFIFOHead__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_GenericFIFOHead__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_vul_rdwr_eng__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     23 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 11    
	               32 Bit    Registers := 13    
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 100   
+---RAMs : 
	               2K Bit         RAMs := 1     
	              416 Bit         RAMs := 1     
	              320 Bit         RAMs := 1     
	              192 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 6     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_GenericFIFOHead__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_2_GenericFIFOHead__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_GenericFIFOHead__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_vul_rdwr_eng__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     23 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 11    
	               32 Bit    Registers := 13    
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 100   
+---RAMs : 
	               2K Bit         RAMs := 1     
	              416 Bit         RAMs := 1     
	              320 Bit         RAMs := 1     
	              192 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 6     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_vul_rdwr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module xdma_v4_1_2_GenericFIFOHead__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_vul_dsc_eng 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 33    
	   3 Input      7 Bit       Adders := 24    
	   2 Input      6 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	              512 Bit    Registers := 3     
	               64 Bit    Registers := 27    
	               59 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 41    
	                7 Bit    Registers := 49    
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 52    
	   4 Input     64 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 12    
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 17    
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      7 Bit        Muxes := 96    
	   2 Input      6 Bit        Muxes := 23    
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 119   
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 8     
Module xdma_v4_1_2_vul_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xdma_v4_1_2_axi_str_masterbr_rdtlp_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               81 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 5     
	   6 Input    512 Bit        Muxes := 1     
	   4 Input    512 Bit        Muxes := 2     
	   3 Input    384 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     81 Bit        Muxes := 2     
	   2 Input     81 Bit        Muxes := 2     
	   3 Input     81 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 13    
Module xdma_v4_1_2_axi_mm_master_rd_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 15    
+---RAMs : 
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 7     
	   4 Input     52 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 14    
Module xdma_v4_1_2_axi_mm_master_wr_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 12    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---RAMs : 
	               2K Bit         RAMs := 1     
	              320 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              128 Bit         RAMs := 2     
	               96 Bit         RAMs := 2     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 33    
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 7     
	   4 Input     52 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 27    
Module xdma_v4_1_2_axi_str_masterbr_wrrd_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 3     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input    512 Bit        Muxes := 2     
	   3 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 13    
Module xdma_v4_1_2_axi4mm_axi_mm_master_top_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module xdma_v4_1_2_axi4mm_axi_mm_master_top_soft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 6     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module xdma_v4_1_2_GenericFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_GenericFIFOHead2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              666 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    666 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_GenericFIFO__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_dma_pcie_rq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   6 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 10    
	   5 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	              512 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              137 Bit    Registers := 3     
	              128 Bit    Registers := 4     
	              105 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 19    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 43    
+---RAMs : 
	              120 Bit         RAMs := 1     
	               45 Bit         RAMs := 1     
	               15 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 5     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    137 Bit        Muxes := 33    
	   2 Input    128 Bit        Muxes := 22    
	   5 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 17    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 18    
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 124   
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 4     
Module xdma_v4_1_2_dma_rc_mem_pfch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              673 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module xdma_v4_1_2_mem_simple_dport_ram 
Detailed RTL Component Info : 
+---Registers : 
	              673 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module xdma_v4_1_2_dma_pcie_rc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	                8 Bit    Wide XORs := 64    
	                2 Bit    Wide XORs := 2     
+---Registers : 
	              992 Bit    Registers := 1     
	              673 Bit    Registers := 2     
	              512 Bit    Registers := 4     
	              128 Bit    Registers := 2     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               31 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               14 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 50    
+---RAMs : 
	               2K Bit         RAMs := 3     
+---Muxes : 
	   2 Input    992 Bit        Muxes := 5     
	   4 Input    992 Bit        Muxes := 1     
	   2 Input    768 Bit        Muxes := 1     
	   2 Input    673 Bit        Muxes := 4     
	   4 Input    673 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 8     
	   4 Input    512 Bit        Muxes := 6     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     96 Bit        Muxes := 5     
	   4 Input     96 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 7     
	   4 Input     64 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 5     
	   4 Input     31 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 27    
	   4 Input      4 Bit        Muxes := 13    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 39    
	   4 Input      1 Bit        Muxes := 20    
Module xdma_v4_1_2_GenericFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_GenericFIFO__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_GenericFIFOAsync__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              124 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    124 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_arbentity__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_GenericFIFOAsync__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              115 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    115 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_arbentity 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_dma_pcie_req 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xdma_v4_1_2_GenericFIFOAsync__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_arbentity__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_GenericFIFOHead__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_GenericFIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_dma_wb_eng 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module xdma_v4_1_2_axi4mm_axi_pcie_reset_cntrlr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module xdma_v4_1_2_pcie_cap_structure 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_axi_str_cq_if 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module xdma_v4_1_2_axi_str_rq_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
Module xdma_v4_1_2_vul_tar 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_GenericFIFO__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_GenericFIFO__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_dma_axilt_slv__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xdma_v4_1_2_GenericFIFO__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_GenericFIFO__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_dma_axilt_slv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xdma_v4_1_2_vul_cfg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_udma_msix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 69    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
	   3 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_pcie_userapp_tgt_intr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	   9 Input     10 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xdma_v4_1_2_arbentity__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_vul_irq 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 25    
	   7 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_udma_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 31    
	   2 Input     64 Bit        Muxes := 66    
	   2 Input     28 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 80    
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      6 Bit        Muxes := 26    
	   2 Input      5 Bit        Muxes := 26    
	   2 Input      4 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 44    
Module xdma_v4_1_2_udma_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_vf_decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              756 Bit    Registers := 1     
	              504 Bit    Registers := 1     
	              252 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    756 Bit        Muxes := 7     
	   3 Input    756 Bit        Muxes := 1     
	   5 Input    756 Bit        Muxes := 1     
	   2 Input    504 Bit        Muxes := 3     
	   3 Input    504 Bit        Muxes := 1     
	   2 Input    252 Bit        Muxes := 13    
	   5 Input    252 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 254   
Module design_1_xdma_0_3_pcie4_ip_bram_32k 
Detailed RTL Component Info : 
+---Registers : 
	              144 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_bram_rep 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module design_1_xdma_0_3_pcie4_ip_bram_16k 
Detailed RTL Component Info : 
+---Registers : 
	              144 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module design_1_xdma_0_3_pcie4_ip_init_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_pl_eq 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_512b_sync_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module design_1_xdma_0_3_pcie4_ip_512b_cq_output_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 3     
	              183 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   3 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module design_1_xdma_0_3_pcie4_ip_512b_cq_intfc 
Detailed RTL Component Info : 
+---Registers : 
	              708 Bit    Registers := 2     
	              354 Bit    Registers := 1     
	              256 Bit    Registers := 2     
	               88 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input    708 Bit        Muxes := 1     
	   4 Input    354 Bit        Muxes := 1     
	   2 Input    354 Bit        Muxes := 4     
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 20    
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_512b_async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              298 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    298 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_xdma_0_3_pcie4_ip_512b_cc_output_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	               33 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_512b_cc_intfc 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               81 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_xdma_0_3_pcie4_ip_512b_async_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              327 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    327 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_xdma_0_3_pcie4_ip_512b_rq_output_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	               62 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_512b_rq_intfc 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	              137 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    137 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module design_1_xdma_0_3_pcie4_ip_512b_sync_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module design_1_xdma_0_3_pcie4_ip_512b_rc_output_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 3     
	              161 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    161 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 21    
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_512b_rc_intfc 
Detailed RTL Component Info : 
+---Registers : 
	              684 Bit    Registers := 1     
	              342 Bit    Registers := 1     
	              256 Bit    Registers := 4     
	               75 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input    684 Bit        Muxes := 1     
	   4 Input    342 Bit        Muxes := 1     
	   2 Input    342 Bit        Muxes := 4     
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     75 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 24    
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 7     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__679 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__678 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__677 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__676 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__675 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__674 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__673 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__672 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__671 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__670 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__669 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__668 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__667 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__666 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__665 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__664 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__695 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__694 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__693 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__692 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__691 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__690 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__689 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__688 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__687 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__686 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__685 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__684 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__683 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__682 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__681 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__680 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__166 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__165 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__164 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__163 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__711 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__710 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__709 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__708 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__707 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__706 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__705 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__704 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__703 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__702 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__701 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__700 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__699 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__698 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__697 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__696 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__727 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__726 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__725 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__724 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__723 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__722 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__721 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__720 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__719 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__718 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__717 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__716 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__715 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__714 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__713 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__712 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__743 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__742 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__741 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__740 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__739 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__738 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__737 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__736 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__735 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__734 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__733 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__732 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__731 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__730 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__729 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__728 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__759 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__758 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__757 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__756 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__755 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__754 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__753 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__752 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__751 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__750 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__749 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__748 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__747 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__746 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__745 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__744 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__495 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__494 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__493 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__492 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__491 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__490 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__489 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__488 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__487 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__486 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__485 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__484 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__189 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__188 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__187 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__186 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__185 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__184 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__183 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__182 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__181 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__180 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__179 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__178 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__177 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__176 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__175 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__174 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__173 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__172 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__171 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__170 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__169 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__114 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__507 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__506 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__505 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__504 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__503 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__502 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__501 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__500 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__499 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__498 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__497 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__496 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__210 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__209 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__208 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__207 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__206 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__205 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__204 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__203 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__202 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__201 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__200 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__199 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__198 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__197 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__196 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__195 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__194 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__193 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__192 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__191 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__190 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__116 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__115 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__519 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__518 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__517 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__516 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__515 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__514 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__513 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__512 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__511 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__510 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__509 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__508 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__231 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__230 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__229 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__228 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__227 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__226 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__225 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__224 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__223 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__222 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__221 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__220 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__219 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__218 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__217 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__216 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__215 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__214 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__213 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__212 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__211 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__531 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__530 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__529 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__528 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__527 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__526 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__525 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__524 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__523 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__522 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__521 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__520 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__252 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__251 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__250 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__249 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__248 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__247 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__246 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__245 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__244 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__243 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__242 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__241 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__240 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__239 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__238 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__237 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__236 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__235 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__234 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__233 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__232 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__543 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__542 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__541 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__540 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__539 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__538 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__537 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__536 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__535 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__534 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__533 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__532 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__273 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__272 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__271 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__270 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__269 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__268 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__267 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__266 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__265 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__264 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__263 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__262 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__261 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__260 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__259 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__258 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__257 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__256 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__255 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__254 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__253 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__122 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__555 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__554 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__553 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__552 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__551 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__550 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__549 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__548 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__547 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__546 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__545 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__544 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__294 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__293 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__292 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__291 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__290 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__289 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__288 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__287 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__286 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__285 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__284 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__283 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__282 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__281 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__280 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__279 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__278 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__277 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__276 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__275 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__274 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__124 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__123 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__567 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__566 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__565 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__564 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__563 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__562 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__561 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__560 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__559 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__558 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__557 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__556 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__315 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__314 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__313 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__312 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__311 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__310 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__309 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__308 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__307 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__306 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__305 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__304 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__303 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__302 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__301 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__300 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__299 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__298 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__297 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__296 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__295 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__579 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__578 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__577 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__576 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__575 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__574 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__573 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__572 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__571 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__570 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__569 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__568 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__336 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__335 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__334 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__333 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__332 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__331 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__330 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__329 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__328 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__327 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__326 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__325 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__324 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__323 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__322 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__321 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__320 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__319 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__318 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__317 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__316 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__591 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__590 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__589 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__588 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__587 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__586 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__585 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__584 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__583 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__582 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__581 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__580 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__357 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__356 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__355 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__354 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__353 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__352 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__351 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__350 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__349 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__348 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__347 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__346 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__345 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__344 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__343 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__342 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__341 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__340 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__339 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__338 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__337 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__130 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__129 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__603 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__602 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__601 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__600 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__599 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__598 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__597 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__596 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__595 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__594 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__593 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__592 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__378 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__377 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__376 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__375 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__374 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__373 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__372 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__371 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__370 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__369 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__368 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__367 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__366 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__365 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__364 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__363 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__362 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__361 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__360 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__359 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__358 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__132 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__131 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__615 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__614 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__613 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__612 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__611 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__610 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__609 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__608 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__607 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__606 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__605 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__604 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__399 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__398 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__397 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__396 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__395 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__394 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__393 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__392 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__391 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__390 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__389 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__388 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__387 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__386 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__385 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__384 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__383 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__382 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__381 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__380 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__379 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__134 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__133 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__627 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__626 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__625 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__624 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__623 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__622 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__621 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__620 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__619 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__618 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__617 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__616 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__420 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__419 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__418 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__417 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__416 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__415 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__414 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__413 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__412 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__411 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__410 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__409 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__408 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__407 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__406 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__405 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__404 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__403 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__402 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__401 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__400 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__136 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__135 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__639 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__638 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__637 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__636 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__635 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__634 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__633 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__632 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__631 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__630 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__629 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__628 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__441 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__440 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__439 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__438 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__437 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__436 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__435 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__434 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__433 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__432 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__431 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__430 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__429 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__428 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__427 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__426 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__425 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__424 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__423 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__422 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__421 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__138 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__137 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__651 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__650 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__649 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__648 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__647 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__646 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__645 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__644 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__643 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__642 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__641 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__640 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__462 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__461 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__460 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__459 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__458 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__457 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__456 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__455 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__454 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__453 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__452 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__451 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__450 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__449 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__448 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__447 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__446 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__445 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__444 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__443 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__442 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__140 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__139 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__663 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__662 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__661 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__660 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__659 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__658 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__657 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__656 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__655 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__654 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__653 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__652 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__483 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__482 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__481 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__480 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__479 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__478 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__477 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__476 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__475 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__474 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__473 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__472 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__471 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__470 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__469 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__468 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__467 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__466 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__465 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__464 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__463 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__142 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__141 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__109 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__162 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__161 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__160 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__159 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_txeq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__168 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__167 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__158 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__157 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__156 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__155 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__148 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__147 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__146 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__145 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__144 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__143 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__154 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__153 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__152 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__151 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__150 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__149 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_sync_cell__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_gt_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 16    
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---RAMs : 
	              80K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module design_1_xdma_0_3_core_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
INFO: [Synth 8-5546] ROM "cfg_ext_read_data_valid_dummy0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/udma_wrapper/dma_enable.aximm.dma_aximmi_3/axi4mm_axi_mm_master_rd/m_axi_arid_ff_reg[2]' (FDRE) to 'inst/udma_wrapper/dma_enable.aximm.dma_aximmi_3/axi4mm_axi_mm_master_rd/m_axi_arid_ff_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd/\m_axi_arid_ff_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[15].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[15].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[15].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[15].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/phy_txeq_lf_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/phy_txeq_lf_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/phy_txeq_lf_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/phy_txeq_lf_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][4] )
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/pcie4_ip_i/inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie4_ip_i/inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][58] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'wtlp_srcbyte_off_502_reg' and it is trimmed from '6' to '3' bits. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/xdma_v4_1_vl_rfs.sv:30846]
WARNING: [Synth 8-3936] Found unconnected internal register 'wtlp_srcbyte_off_501_reg' and it is trimmed from '6' to '3' bits. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/xdma_v4_1_vl_rfs.sv:30845]
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_sm_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port REG_CHN_OUT[cdc_wbk_adr][1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port REG_CHN_OUT[cdc_wbk_adr][0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][63] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][62] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][61] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][60] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][59] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][58] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][57] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][56] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][55] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][54] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][53] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][52] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][51] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][50] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][49] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][48] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][47] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][46] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][45] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][44] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][43] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][42] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][41] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][40] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][39] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][38] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][37] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][36] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][35] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][34] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][33] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][32] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][31] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][30] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][29] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][28] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][27] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][26] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][25] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][24] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][23] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][22] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][21] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][20] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][19] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][18] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][17] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][16] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][15] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][14] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][13] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][12] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][11] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][10] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][9] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][8] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][7] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][6] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][5] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][4] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][3] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WBRQ_REQ_OUT[dat][30] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WBRQ_REQ_OUT[dat][29] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WBRQ_REQ_OUT[dat][28] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WBRQ_REQ_OUT[dat][27] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WBRQ_REQ_OUT[dat][26] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WBRQ_REQ_OUT[dat][25] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port WBRQ_REQ_OUT[dat][24] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[waddr][9] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[raddr][9] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][63] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][62] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][61] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][60] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][59] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][58] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][57] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][56] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][55] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][54] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][53] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][52] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][51] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'ch_arb_ch_nn1_reg[2:0]' into 'ch_arb_ch_nn1_reg[2:0]' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/xdma_v4_1_vl_rfs.sv:16202]
INFO: [Synth 8-4471] merging register 'rrq_head_adr_nn1_reg[63:0]' into 'rrq_head_adr_nn1_reg[63:0]' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/xdma_v4_1_vl_rfs.sv:15909]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'rdata_idx_ff_reg[3:0]' into 'rdata_idx_ff_reg[3:0]' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/xdma_v4_1_vl_rfs.sv:23734]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design xdma_v4_1_2_dma_pcie_rq__GB0 has port P[6] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_dma_pcie_rq__GB0 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_dma_pcie_rq__GB0 has port P[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'wtlp_aabyte_off_502_reg' and it is trimmed from '6' to '3' bits. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/xdma_v4_1_vl_rfs.sv:13852]
WARNING: [Synth 8-3936] Found unconnected internal register 'wtlp_aabyte_off_501_reg' and it is trimmed from '6' to '3' bits. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/xdma_v4_1_vl_rfs.sv:13851]
WARNING: [Synth 8-3917] design xdma_v4_1_2_dma_pcie_rq__GB2 has port P[6] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_dma_pcie_rq__GB2 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_dma_pcie_rq__GB2 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_dma_pcie_rq__GB2 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_dma_pcie_rq__GB2 has port O32[6] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_dma_pcie_rq__GB2 has port O32[2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_dma_pcie_rq__GB2 has port O32[1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_dma_pcie_rq__GB2 has port O32[0] driven by constant 0
INFO: [Synth 8-4471] merging register 'dw_tlp_1_eidx_reg[3:0]' into 'dw_tlp_1_eidx_reg[3:0]' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/xdma_v4_1_vl_rfs.sv:33774]
INFO: [Synth 8-4471] merging register 'dw_tlp_2_eidx_reg[3:0]' into 'dw_tlp_2_eidx_reg[3:0]' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/xdma_v4_1_vl_rfs.sv:33775]
INFO: [Synth 8-4471] merging register 'dw_tlp_0_eidx_reg[3:0]' into 'dw_tlp_0_eidx_reg[3:0]' [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/xdma_v4_1_vl_rfs.sv:33773]
INFO: [Synth 8-3917] design design_1_xdma_0_3_pcie4_ip_pipe__GC0 has port user_tph_stt_rd_data[7] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:12:44 ; elapsed = 00:12:59 . Memory (MB): peak = 3351.438 ; gain = 3038.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xdma_v4_1_2_vul_rdwr_eng__parameterized1:         | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized1:         | rrq_dadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized2:         | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized2:         | rrq_dadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized0:         | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized0:         | rrq_dadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng:                         | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng:                         | rrq_dadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized5:         | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized6:         | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized4:         | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized3:         | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_mem_simple_dport_ram:                 | the_bram_reg                 | 8 x 673(READ_FIRST)    | W |   | 8 x 673(WRITE_FIRST)   |   | R | Port A and B     | 1      | 9      |                 | 
|xdma_v4_1_2_udma_msix:                            | msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized5: | the_bram_reg                 | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------------------+-----------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                               | RTL Object                                    | Inference      | Size (Depth x Width) | Primitives      | 
+--------------------------------------------------------------------------+-----------------------------------------------+----------------+----------------------+-----------------+
|WTLP_DAT_FIFO                                                             | MemArray_reg                                  | User Attribute | 8 x 576              | RAM32M16 x 42   | 
|WPL_FIFO                                                                  | MemArray_reg                                  | User Attribute | 16 x 36              | RAM32M16 x 3    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | wrrsp_ChnlIdq_reg                             | User Attribute | 16 x 2               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_awaddrq_reg                             | User Attribute | 16 x 64              | RAM32M16 x 5    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_ChnlIdq_reg                             | User Attribute | 16 x 2               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_awlenq_reg                              | Implied        | 16 x 8               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_awsizeq_reg                             | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_awprotq_reg                             | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_wlenq_reg                               | Implied        | 16 x 8               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_waddrlastq_reg                          | User Attribute | 16 x 6               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_waddrfirstq_reg                         | User Attribute | 16 x 6               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | brespLastq_ff_reg                             | Implied        | 4 x 16               | RAM16X1D x 16   | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axidma_rrq_arb          | Fifowhead.fifoInfo/MemArray_reg               | User Attribute | 4 x 123              | RAM32M16 x 9    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | rrsp_ChnlIdq_reg                              | User Attribute | 16 x 2               | RAM16X1D x 2    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | m_axi_archnlIdIssueq_reg                      | User Attribute | 16 x 2               | RAM16X1D x 2    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | m_axi_araddrissueq_reg                        | User Attribute | 16 x 64              | RAM32M16 x 5    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | m_axi_arlenissueq_reg                         | User Attribute | 16 x 8               | RAM32M16 x 1    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | m_axi_arsizeissueq_reg                        | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | m_axi_arprotissueq_reg                        | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | rdreqRunBufAddrq_ff_reg                       | Implied        | 4 x 9                | RAM16X1S x 9    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | rdDataBuf_ff_reg                              | Implied        | 8 x 512              | RAM32M16 x 42   | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | rdreqIdq_ff_reg                               | Implied        | 4 x 8                | RAM16X1S x 8    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axidma_wrq_arb          | Fifowhead.fifoInfo/MemArray_reg               | User Attribute | 4 x 114              | RAM32M16 x 9    | 
|DSC_FIFO                                                                  | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|WRQ_FIFO                                                                  | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|RRQ_FIFO                                                                  | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rrq_bt_len_nn1_reg                            | Implied        | 16 x 10              | RAM32M16 x 1    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rcp_rcv_lba_101_reg                           | Implied        | 16 x 6               | RAM32M16 x 1    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rrq_len_nn1_reg                               | Implied        | 16 x 13              | RAM32M16 x 1    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rcp_rcv_amt_101_reg                           | Implied        | 16 x 10              | RAM16X1D x 10   | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rrq_wfba_nn1_reg                              | Implied        | 16 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /DSC_FIFO                        | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rrq_bt_len_nn1_reg                            | Implied        | 16 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_lba_101_reg                           | Implied        | 16 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rrq_len_nn1_reg                               | Implied        | 16 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_amt_101_reg                           | Implied        | 16 x 10              | RAM16X1D x 10   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rrq_wfba_nn1_reg                              | Implied        | 16 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /DSC_FIFO                        | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rrq_bt_len_nn1_reg                            | Implied        | 16 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_lba_101_reg                           | Implied        | 16 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rrq_len_nn1_reg                               | Implied        | 16 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_amt_101_reg                           | Implied        | 16 x 10              | RAM16X1D x 10   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rrq_wfba_nn1_reg                              | Implied        | 16 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                        | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rrq_bt_len_nn1_reg                            | Implied        | 16 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_lba_101_reg                           | Implied        | 16 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rrq_len_nn1_reg                               | Implied        | 16 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_amt_101_reg                           | Implied        | 16 x 10              | RAM16X1D x 10   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rrq_wfba_nn1_reg                              | Implied        | 16 x 6               | RAM32M16 x 1    | 
|DSC_FIFO                                                                  | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|WRQ_FIFO                                                                  | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|RRQ_FIFO                                                                  | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rrq_bt_len_nn1_reg                            | Implied        | 32 x 10              | RAM32M16 x 1    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rcp_rcv_amt_101_reg                           | Implied        | 32 x 10              | RAM32X1D x 10   | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rcp_rcv_lba_101_reg                           | Implied        | 32 x 6               | RAM32M16 x 1    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rrq_len_nn1_reg                               | Implied        | 32 x 13              | RAM32M16 x 1    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rrq_wfba_nn1_reg                              | Implied        | 32 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /DSC_FIFO                        | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rrq_bt_len_nn1_reg                            | Implied        | 32 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_amt_101_reg                           | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_lba_101_reg                           | Implied        | 32 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rrq_len_nn1_reg                               | Implied        | 32 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rrq_wfba_nn1_reg                              | Implied        | 32 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /DSC_FIFO                        | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rrq_bt_len_nn1_reg                            | Implied        | 32 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_amt_101_reg                           | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_lba_101_reg                           | Implied        | 32 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rrq_len_nn1_reg                               | Implied        | 32 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rrq_wfba_nn1_reg                              | Implied        | 32 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                        | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rrq_bt_len_nn1_reg                            | Implied        | 32 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_amt_101_reg                           | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_lba_101_reg                           | Implied        | 32 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rrq_len_nn1_reg                               | Implied        | 32 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rrq_wfba_nn1_reg                              | Implied        | 32 x 6               | RAM32M16 x 1    | 
|\dsc_eng.DSC /RRQ_FIFO                                                    | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlpfbeq_reg                                 | Implied        | 8 x 4                | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlpaddrretlq_reg                            | Implied        | 8 x 12               | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlplengthq_reg                              | Implied        | 8 x 10               | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlpstatuscodeq_reg                          | User Attribute | 8 x 3                | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlplbeq_reg                                 | Implied        | 8 x 4                | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlplengthmsbq_reg                           | Implied        | 8 x 1                | RAM16X1D x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlpreqidq_reg                               | Implied        | 8 x 16               | RAM32M16 x 2    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlptagq_reg                                 | Implied        | 8 x 8                | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlpfuncq_reg                                | Implied        | 8 x 8                | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlptcq_reg                                  | Implied        | 8 x 3                | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlpattrq_reg                                | Implied        | 8 x 3                | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_rd                                                   | m_axi_araddrissueq_reg                        | User Attribute | 2 x 64               | RAM32M16 x 5    | 
|axi4mm_axi_mm_master_rd                                                   | m_axi_bardecq_reg                             | Implied        | 2 x 2                | RAM16X1D x 4    | 
|axi4mm_axi_mm_master_rd                                                   | m_axi_ardwlenissueq_reg                       | User Attribute | 2 x 10               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_rd                                                   | m_axi_funcq_reg                               | User Attribute | 2 x 8                | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_rd                                                   | m_axi_arsizeissueq_reg                        | User Attribute | 2 x 3                | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_rd                                                   | m_axi_arprotissueq_reg                        | User Attribute | 2 x 3                | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awfirstdwbestq_reg                      | Implied        | 32 x 4               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awdwlenq_reg                            | Implied        | 32 x 10              | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awlastdwbestq_reg                       | Implied        | 32 x 4               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awaddrq_reg                             | Implied        | 32 x 64              | RAM32M16 x 5    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_bardecq_reg                             | Implied        | 32 x 2               | RAM32X1D x 4    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awdwlenstq_reg                          | Implied        | 32 x 8               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_funcq_reg                               | Implied        | 32 x 8               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awsizeq_reg                             | Implied        | 32 x 3               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awprotq_reg                             | Implied        | 32 x 3               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awaddrlststq_reg                        | Implied        | 32 x 4               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awaddrstq_reg                           | Implied        | 32 x 4               | RAM32M16 x 1    | 
|WTLP_DAT_FIFO                                                             | MemArray_reg                                  | User Attribute | 8 x 576              | RAM32M16 x 42   | 
|WTLP_HDR_FIFO                                                             | MemArray_reg                                  | User Attribute | 8 x 105              | RAM32M16 x 8    | 
|xdma_v4_1_2_dma_pcie_rq__GB1                                              | wcp_chn_q_reg                                 | Implied        | 16 x 3               | RAM32M16 x 1    | 
|xdma_v4_1_2_dma_pcie_rq__GB1                                              | wcp_eor_q_reg                                 | Implied        | 16 x 1               | RAM16X1D x 1    | 
|xdma_v4_1_2_dma_pcie_rq__GB1                                              | wcp_rid_q_reg                                 | Implied        | 16 x 8               | RAM32M16 x 1    | 
|u_dma_rc_mem_pfch                                                         | genblk_buf_dist_ram.pfch_dt_buf_reg           | User Attribute | 4 x 673              | RAM32M16 x 49   | 
|xdma_v4_1_2_dma_pcie_rc__GB5                                              | tag_rrq_chn_info_mem_odd_reg                  | Implied        | 128 x 20             | RAM64M8 x 6     | 
|xdma_v4_1_2_dma_pcie_rc__GB5                                              | tag_rrq_chn_info_mem_even_reg                 | Implied        | 128 x 20             | RAM64M8 x 6     | 
|xdma_v4_1_2_dma_pcie_rc__GB5                                              | tag_did_conti_val_reg                         | Implied        | 256 x 9              | RAM256X1S x 9   | 
|inst/udma_wrapper/dma_pcie_reqi_20/axidma_rrq_arb                         | Fifowhead.fifoInfo/MemArray_reg               | User Attribute | 4 x 124              | RAM32M16 x 9    | 
|inst/udma_wrapper/dma_pcie_reqi_20/axidma_wrq_arb                         | Fifowhead.fifoInfo/MemArray_reg               | User Attribute | 4 x 115              | RAM32M16 x 9    | 
|inst/udma_wrapper                                                         | TAG_FIFO_EVEN/MemArray_reg                    | User Attribute | 128 x 7              | RAM64M8 x 2     | 
|inst/udma_wrapper                                                         | TAG_FIFO_ODD/MemArray_reg                     | User Attribute | 128 x 7              | RAM64M8 x 2     | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                        | axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg | User Attribute | 4 x 35               | RAM32M16 x 3    | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                        | WB_CHNL_FIFO/MemArray_reg                     | User Attribute | 4 x 3                | RAM32M16 x 1    | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                        | WB_DAT_FIFO/MemArray_reg                      | User Attribute | 4 x 32               | RAM32M16 x 3    | 
|base                                                                      | usr_axilt_slv/REQ_FIFO/MemArray_reg           | User Attribute | 4 x 41               | RAM32M16 x 3    | 
|base                                                                      | cq_axilt_slv/REQ_FIFO/MemArray_reg            | User Attribute | 4 x 41               | RAM32M16 x 3    | 
|base                                                                      | usr_axilt_slv/DAT_FIFO/MemArray_reg           | User Attribute | 4 x 36               | RAM32M16 x 3    | 
|base                                                                      | cq_axilt_slv/DAT_FIFO/MemArray_reg            | User Attribute | 4 x 36               | RAM32M16 x 3    | 
+--------------------------------------------------------------------------+-----------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i_76/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i_241/rrq_dadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/WRi_4/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/i_76/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/WRi_4/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/i_241/rrq_dadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/WRi_4/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/i_76/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/WRi_4/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/i_241/rrq_dadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/WRi_5/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/i_76/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/WRi_5/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/i_241/rrq_dadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i_84/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/RDi_6/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/i_84/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/RDi_6/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/i_84/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/RDi_7/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/i_84/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_topi_21/base/IRQ_INST/i_0/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------------------------------------------+------------+----------+
|      |RTL Partition                                         |Replication |Instances |
+------+------------------------------------------------------+------------+----------+
|1     |xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB0            |           1|     25331|
|2     |xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1            |           1|      5991|
|3     |xdma_v4_1_2_dma_aximm__GC0                            |           1|      7339|
|4     |xdma_v4_1_2_vul_rdwr__GB0                             |           1|     19715|
|5     |xdma_v4_1_2_vul_rdwr_eng__parameterized1              |           1|      8932|
|6     |xdma_v4_1_2_vul_rdwr__GB2                             |           1|     10965|
|7     |xdma_v4_1_2_vul_rdwr__parameterized0__GB0             |           1|     17788|
|8     |xdma_v4_1_2_vul_rdwr_eng__parameterized5              |           1|      8916|
|9     |xdma_v4_1_2_vul_rdwr__parameterized0__GB2             |           1|      9070|
|10    |xdma_v4_1_2_vul_top__GC0                              |           1|     18313|
|11    |xdma_v4_1_2_axi4mm_axi_mm_master_top_br_v__GB0        |           1|     10458|
|12    |xdma_v4_1_2_axi4mm_axi_mm_master_top_br_v__GB1        |           1|     16846|
|13    |xdma_v4_1_2_axi4mm_axi_mm_master_top_soft             |           1|       259|
|14    |xdma_v4_1_2_dma_pcie_rq__GB0                          |           1|     26412|
|15    |xdma_v4_1_2_dma_pcie_rq__GB1                          |           1|     15446|
|16    |xdma_v4_1_2_dma_pcie_rq__GB2                          |           1|      6710|
|17    |xdma_v4_1_2_dma_pcie_rc__GB0                          |           1|     31297|
|18    |xdma_v4_1_2_dma_pcie_rc__GB1                          |           1|      7692|
|19    |xdma_v4_1_2_dma_pcie_rc__GB2                          |           1|      3552|
|20    |xdma_v4_1_2_dma_pcie_rc__GB3                          |           1|      1511|
|21    |xdma_v4_1_2_dma_pcie_rc__GB4                          |           1|     12382|
|22    |xdma_v4_1_2_dma_pcie_rc__GB5                          |           1|      7336|
|23    |xdma_v4_1_2_dma_pcie_req__GC0                         |           1|      8585|
|24    |xdma_v4_1_2_udma_top__GC0                             |           1|     30493|
|25    |xdma_v4_1_2_udma_wrapper__GC0                         |           1|         1|
|26    |design_1_xdma_0_3_pcie4_ip_vf_decode__GB0             |           1|      8398|
|27    |design_1_xdma_0_3_pcie4_ip_vf_decode__GB1             |           1|      9319|
|28    |design_1_xdma_0_3_pcie4_ip_pipe__GC0                  |           1|     33151|
|29    |design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4__GB0     |           1|     15468|
|30    |design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4__GB1     |           1|      5178|
|31    |design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4__GB2     |           1|      6903|
|32    |design_1_xdma_0_3_pcie4_ip_gtwizard_top__GC0          |           1|        60|
|33    |design_1_xdma_0_3_pcie4_ip_gt_phy_wrapper__GC0        |           1|     11722|
|34    |design_1_xdma_0_3_pcie4_ip_phy_top__GC0               |           1|      2456|
|35    |design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top__GC0 |           1|      2342|
|36    |design_1_xdma_0_3_core_top__GC0                       |           1|       615|
+------+------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
invalid command "get_pblocks inst_pcie4_ip_i_inst_design_1_xdma_0_3_pcie4_ip_Stage1_main" at line 272 of file c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc
invalid command "get_pblocks inst_pcie4_ip_i_inst_Stage1_cfgiob" at line 290 of file c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:13:34 ; elapsed = 00:14:02 . Memory (MB): peak = 3695.664 ; gain = 3382.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (msix_req.msix_ctl/FSM_onehot_intr_issue_state_reg[7]) is unused and will be removed from module xdma_v4_1_2_vul_irq.
WARNING: [Synth 8-3332] Sequential element (msix_req.msix_ctl/FSM_onehot_intr_issue_state_reg[6]) is unused and will be removed from module xdma_v4_1_2_vul_irq.
WARNING: [Synth 8-3332] Sequential element (msix_req.msix_ctl/FSM_onehot_intr_issue_state_reg[5]) is unused and will be removed from module xdma_v4_1_2_vul_irq.
WARNING: [Synth 8-3332] Sequential element (msix_req.msix_ctl/FSM_onehot_intr_issue_state_reg[0]) is unused and will be removed from module xdma_v4_1_2_vul_irq.
WARNING: [Synth 8-3332] Sequential element (msix_req.msix_ctl/FSM_onehot_intr_issue_state_reg[3]) is unused and will be removed from module xdma_v4_1_2_vul_irq.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:16:20 ; elapsed = 00:16:56 . Memory (MB): peak = 4174.926 ; gain = 3861.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xdma_v4_1_2_vul_rdwr_eng__parameterized1:         | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized2:         | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized0:         | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng:                         | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized5:         | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized6:         | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized4:         | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized3:         | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_mem_simple_dport_ram:                 | the_bram_reg                 | 8 x 673(READ_FIRST)    | W |   | 8 x 673(WRITE_FIRST)   |   | R | Port A and B     | 1      | 9      |                 | 
|xdma_v4_1_2_udma_msix:                            | msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized5: | the_bram_reg                 | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+--------------------------------------------------------------------------+-----------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                               | RTL Object                                    | Inference      | Size (Depth x Width) | Primitives      | 
+--------------------------------------------------------------------------+-----------------------------------------------+----------------+----------------------+-----------------+
|WTLP_DAT_FIFO                                                             | MemArray_reg                                  | User Attribute | 8 x 576              | RAM32M16 x 42   | 
|WPL_FIFO                                                                  | MemArray_reg                                  | User Attribute | 16 x 36              | RAM32M16 x 3    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | wrrsp_ChnlIdq_reg                             | User Attribute | 16 x 2               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_awaddrq_reg                             | User Attribute | 16 x 64              | RAM32M16 x 5    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_ChnlIdq_reg                             | User Attribute | 16 x 2               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_awlenq_reg                              | Implied        | 16 x 8               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_awsizeq_reg                             | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_awprotq_reg                             | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_wlenq_reg                               | Implied        | 16 x 8               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_waddrlastq_reg                          | User Attribute | 16 x 6               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | m_axi_waddrfirstq_reg                         | User Attribute | 16 x 6               | RAM32M16 x 1    | 
|xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1                                | brespLastq_ff_reg                             | Implied        | 4 x 16               | RAM16X1D x 16   | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axidma_rrq_arb          | Fifowhead.fifoInfo/MemArray_reg               | User Attribute | 4 x 123              | RAM32M16 x 9    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | rrsp_ChnlIdq_reg                              | User Attribute | 16 x 2               | RAM16X1D x 2    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | m_axi_archnlIdIssueq_reg                      | User Attribute | 16 x 2               | RAM16X1D x 2    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | m_axi_araddrissueq_reg                        | User Attribute | 16 x 64              | RAM32M16 x 5    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | m_axi_arlenissueq_reg                         | User Attribute | 16 x 8               | RAM32M16 x 1    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | m_axi_arsizeissueq_reg                        | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | m_axi_arprotissueq_reg                        | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | rdreqRunBufAddrq_ff_reg                       | Implied        | 4 x 9                | RAM16X1S x 9    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | rdDataBuf_ff_reg                              | Implied        | 8 x 512              | RAM32M16 x 42   | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axi4mm_axi_mm_master_rd | rdreqIdq_ff_reg                               | Implied        | 4 x 8                | RAM16X1S x 8    | 
|inst/udma_wrapper/\dma_enable.aximm.dma_aximmi_3 /axidma_wrq_arb          | Fifowhead.fifoInfo/MemArray_reg               | User Attribute | 4 x 114              | RAM32M16 x 9    | 
|DSC_FIFO                                                                  | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|WRQ_FIFO                                                                  | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|RRQ_FIFO                                                                  | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rrq_bt_len_nn1_reg                            | Implied        | 16 x 10              | RAM32M16 x 1    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rcp_rcv_lba_101_reg                           | Implied        | 16 x 6               | RAM32M16 x 1    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rrq_len_nn1_reg                               | Implied        | 16 x 13              | RAM32M16 x 1    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rcp_rcv_amt_101_reg                           | Implied        | 16 x 10              | RAM16X1D x 10   | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rrq_wfba_nn1_reg                              | Implied        | 16 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /DSC_FIFO                        | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rrq_bt_len_nn1_reg                            | Implied        | 16 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_lba_101_reg                           | Implied        | 16 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rrq_len_nn1_reg                               | Implied        | 16 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_amt_101_reg                           | Implied        | 16 x 10              | RAM16X1D x 10   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rrq_wfba_nn1_reg                              | Implied        | 16 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /DSC_FIFO                        | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rrq_bt_len_nn1_reg                            | Implied        | 16 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_lba_101_reg                           | Implied        | 16 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rrq_len_nn1_reg                               | Implied        | 16 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_amt_101_reg                           | Implied        | 16 x 10              | RAM16X1D x 10   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rrq_wfba_nn1_reg                              | Implied        | 16 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                        | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rrq_bt_len_nn1_reg                            | Implied        | 16 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_lba_101_reg                           | Implied        | 16 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rrq_len_nn1_reg                               | Implied        | 16 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_amt_101_reg                           | Implied        | 16 x 10              | RAM16X1D x 10   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rrq_wfba_nn1_reg                              | Implied        | 16 x 6               | RAM32M16 x 1    | 
|DSC_FIFO                                                                  | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|WRQ_FIFO                                                                  | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|RRQ_FIFO                                                                  | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rrq_bt_len_nn1_reg                            | Implied        | 32 x 10              | RAM32M16 x 1    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rcp_rcv_amt_101_reg                           | Implied        | 32 x 10              | RAM32X1D x 10   | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rcp_rcv_lba_101_reg                           | Implied        | 32 x 6               | RAM32M16 x 1    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rrq_len_nn1_reg                               | Implied        | 32 x 13              | RAM32M16 x 1    | 
|xdma_v4_1_2_vul_rdwr_eng                                                  | rrq_wfba_nn1_reg                              | Implied        | 32 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /DSC_FIFO                        | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rrq_bt_len_nn1_reg                            | Implied        | 32 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_amt_101_reg                           | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_lba_101_reg                           | Implied        | 32 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rrq_len_nn1_reg                               | Implied        | 32 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                  | rrq_wfba_nn1_reg                              | Implied        | 32 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /DSC_FIFO                        | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rrq_bt_len_nn1_reg                            | Implied        | 32 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_amt_101_reg                           | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_lba_101_reg                           | Implied        | 32 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rrq_len_nn1_reg                               | Implied        | 32 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                  | rrq_wfba_nn1_reg                              | Implied        | 32 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                        | MemArray_reg                                  | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                        | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rrq_bt_len_nn1_reg                            | Implied        | 32 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_amt_101_reg                           | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rcp_rcv_lba_101_reg                           | Implied        | 32 x 6               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rrq_len_nn1_reg                               | Implied        | 32 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                  | rrq_wfba_nn1_reg                              | Implied        | 32 x 6               | RAM32M16 x 1    | 
|\dsc_eng.DSC /RRQ_FIFO                                                    | MemArray_reg                                  | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlpfbeq_reg                                 | Implied        | 8 x 4                | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlpaddrretlq_reg                            | Implied        | 8 x 12               | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlplengthq_reg                              | Implied        | 8 x 10               | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlpstatuscodeq_reg                          | User Attribute | 8 x 3                | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlplbeq_reg                                 | Implied        | 8 x 4                | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlplengthmsbq_reg                           | Implied        | 8 x 1                | RAM16X1D x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlpreqidq_reg                               | Implied        | 8 x 16               | RAM32M16 x 2    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlptagq_reg                                 | Implied        | 8 x 8                | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlpfuncq_reg                                | Implied        | 8 x 8                | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlptcq_reg                                  | Implied        | 8 x 3                | RAM32M16 x 1    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                        | rdtlpattrq_reg                                | Implied        | 8 x 3                | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_rd                                                   | m_axi_araddrissueq_reg                        | User Attribute | 2 x 64               | RAM32M16 x 5    | 
|axi4mm_axi_mm_master_rd                                                   | m_axi_bardecq_reg                             | Implied        | 2 x 2                | RAM16X1D x 4    | 
|axi4mm_axi_mm_master_rd                                                   | m_axi_ardwlenissueq_reg                       | User Attribute | 2 x 10               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_rd                                                   | m_axi_funcq_reg                               | User Attribute | 2 x 8                | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_rd                                                   | m_axi_arsizeissueq_reg                        | User Attribute | 2 x 3                | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_rd                                                   | m_axi_arprotissueq_reg                        | User Attribute | 2 x 3                | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awfirstdwbestq_reg                      | Implied        | 32 x 4               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awdwlenq_reg                            | Implied        | 32 x 10              | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awlastdwbestq_reg                       | Implied        | 32 x 4               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awaddrq_reg                             | Implied        | 32 x 64              | RAM32M16 x 5    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_bardecq_reg                             | Implied        | 32 x 2               | RAM32X1D x 4    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awdwlenstq_reg                          | Implied        | 32 x 8               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_funcq_reg                               | Implied        | 32 x 8               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awsizeq_reg                             | Implied        | 32 x 3               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awprotq_reg                             | Implied        | 32 x 3               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awaddrlststq_reg                        | Implied        | 32 x 4               | RAM32M16 x 1    | 
|axi4mm_axi_mm_master_wr_inst                                              | m_axi_awaddrstq_reg                           | Implied        | 32 x 4               | RAM32M16 x 1    | 
|WTLP_DAT_FIFO                                                             | MemArray_reg                                  | User Attribute | 8 x 576              | RAM32M16 x 42   | 
|WTLP_HDR_FIFO                                                             | MemArray_reg                                  | User Attribute | 8 x 105              | RAM32M16 x 8    | 
|xdma_v4_1_2_dma_pcie_rq__GB1                                              | wcp_chn_q_reg                                 | Implied        | 16 x 3               | RAM32M16 x 1    | 
|xdma_v4_1_2_dma_pcie_rq__GB1                                              | wcp_eor_q_reg                                 | Implied        | 16 x 1               | RAM16X1D x 1    | 
|xdma_v4_1_2_dma_pcie_rq__GB1                                              | wcp_rid_q_reg                                 | Implied        | 16 x 8               | RAM32M16 x 1    | 
|u_dma_rc_mem_pfch                                                         | genblk_buf_dist_ram.pfch_dt_buf_reg           | User Attribute | 4 x 673              | RAM32M16 x 49   | 
|xdma_v4_1_2_dma_pcie_rc__GB5                                              | tag_rrq_chn_info_mem_odd_reg                  | Implied        | 128 x 20             | RAM64M8 x 6     | 
|xdma_v4_1_2_dma_pcie_rc__GB5                                              | tag_rrq_chn_info_mem_even_reg                 | Implied        | 128 x 20             | RAM64M8 x 6     | 
|xdma_v4_1_2_dma_pcie_rc__GB5                                              | tag_did_conti_val_reg                         | Implied        | 256 x 9              | RAM256X1S x 9   | 
|inst/udma_wrapper/dma_pcie_reqi_20/axidma_rrq_arb                         | Fifowhead.fifoInfo/MemArray_reg               | User Attribute | 4 x 124              | RAM32M16 x 9    | 
|inst/udma_wrapper/dma_pcie_reqi_20/axidma_wrq_arb                         | Fifowhead.fifoInfo/MemArray_reg               | User Attribute | 4 x 115              | RAM32M16 x 9    | 
|inst/udma_wrapper                                                         | TAG_FIFO_EVEN/MemArray_reg                    | User Attribute | 128 x 7              | RAM64M8 x 2     | 
|inst/udma_wrapper                                                         | TAG_FIFO_ODD/MemArray_reg                     | User Attribute | 128 x 7              | RAM64M8 x 2     | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                        | axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg | User Attribute | 4 x 35               | RAM32M16 x 3    | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                        | WB_CHNL_FIFO/MemArray_reg                     | User Attribute | 4 x 3                | RAM32M16 x 1    | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                        | WB_DAT_FIFO/MemArray_reg                      | User Attribute | 4 x 32               | RAM32M16 x 3    | 
|base                                                                      | usr_axilt_slv/REQ_FIFO/MemArray_reg           | User Attribute | 4 x 41               | RAM32M16 x 3    | 
|base                                                                      | cq_axilt_slv/REQ_FIFO/MemArray_reg            | User Attribute | 4 x 41               | RAM32M16 x 3    | 
|base                                                                      | usr_axilt_slv/DAT_FIFO/MemArray_reg           | User Attribute | 4 x 36               | RAM32M16 x 3    | 
|base                                                                      | cq_axilt_slv/DAT_FIFO/MemArray_reg            | User Attribute | 4 x 36               | RAM32M16 x 3    | 
+--------------------------------------------------------------------------+-----------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------------+------------+----------+
|      |RTL Partition                                         |Replication |Instances |
+------+------------------------------------------------------+------------+----------+
|1     |xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB0            |           1|     21096|
|2     |xdma_v4_1_2_axi_mm_master_omulti_wr_v__GB1            |           1|      2797|
|3     |xdma_v4_1_2_dma_aximm__GC0                            |           1|      6835|
|4     |xdma_v4_1_2_vul_rdwr__GB0                             |           1|     17938|
|5     |xdma_v4_1_2_vul_rdwr_eng__parameterized1              |           1|      8053|
|6     |xdma_v4_1_2_vul_rdwr__GB2                             |           1|     10044|
|7     |xdma_v4_1_2_vul_rdwr__parameterized0__GB0             |           1|     17543|
|8     |xdma_v4_1_2_vul_rdwr_eng__parameterized5              |           1|      8793|
|9     |xdma_v4_1_2_vul_rdwr__parameterized0__GB2             |           1|      8924|
|10    |xdma_v4_1_2_vul_top__GC0                              |           1|     18076|
|11    |xdma_v4_1_2_axi4mm_axi_mm_master_top_br_v__GB0        |           1|      8675|
|12    |xdma_v4_1_2_axi4mm_axi_mm_master_top_br_v__GB1        |           1|     13474|
|13    |xdma_v4_1_2_axi4mm_axi_mm_master_top_soft             |           1|       258|
|14    |xdma_v4_1_2_dma_pcie_rq__GB2                          |           1|      2805|
|15    |xdma_v4_1_2_dma_pcie_rc__GB0                          |           1|     21801|
|16    |xdma_v4_1_2_dma_pcie_rc__GB1                          |           1|      7692|
|17    |xdma_v4_1_2_dma_pcie_rc__GB2                          |           1|      3552|
|18    |xdma_v4_1_2_dma_pcie_rc__GB3                          |           1|      1511|
|19    |xdma_v4_1_2_dma_pcie_rc__GB4                          |           1|     10644|
|20    |xdma_v4_1_2_dma_pcie_rc__GB5                          |           1|      6411|
|21    |xdma_v4_1_2_dma_pcie_req__GC0                         |           1|      6960|
|22    |xdma_v4_1_2_udma_top__GC0                             |           1|      6946|
|23    |xdma_v4_1_2_udma_wrapper__GC0                         |           1|         1|
|24    |design_1_xdma_0_3_pcie4_ip_vf_decode__GB0             |           1|      6408|
|25    |design_1_xdma_0_3_pcie4_ip_vf_decode__GB1             |           1|      9319|
|26    |design_1_xdma_0_3_pcie4_ip_pipe__GC0                  |           1|     33151|
|27    |design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4__GB0     |           1|     15468|
|28    |design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4__GB1     |           1|      5178|
|29    |design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4__GB2     |           1|      6903|
|30    |design_1_xdma_0_3_pcie4_ip_gtwizard_top__GC0          |           1|        60|
|31    |design_1_xdma_0_3_pcie4_ip_gt_phy_wrapper__GC0        |           1|     11722|
|32    |design_1_xdma_0_3_pcie4_ip_phy_top__GC0               |           1|      2152|
|33    |design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top__GC0 |           1|      2342|
|34    |design_1_xdma_0_3_core_top__GC0                       |           1|       450|
|35    |xdma_v4_1_2_udma_wrapper_GT0                          |           1|     30029|
+------+------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:18:52 ; elapsed = 00:19:34 . Memory (MB): peak = 4251.594 ; gain = 3938.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net dma_topn_0_70012. Fanout reduced from 531 to 177 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en . Fanout reduced from 611 to 122 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2 . Fanout reduced from 554 to 111 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr [1]. Fanout reduced from 345 to 58 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr [0]. Fanout reduced from 346 to 58 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1 . Fanout reduced from 542 to 107 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4 . Fanout reduced from 549 to 110 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_dw_en [16]. Fanout reduced from 521 to 105 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_sop_loc [3]. Fanout reduced from 530 to 106 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_sop_loc [2]. Fanout reduced from 516 to 104 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_sop_loc [0]. Fanout reduced from 1026 to 114 by creating 8 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_adr_offset [2]. Fanout reduced from 4997 to 125 by creating 39 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_adr_offset [1]. Fanout reduced from 3292 to 127 by creating 25 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_adr_offset [0]. Fanout reduced from 3205 to 124 by creating 25 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_adr_offset [3]. Fanout reduced from 2526 to 127 by creating 19 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_sop_loc [1]. Fanout reduced from 544 to 109 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_pack_shft_conti [1]. Fanout reduced from 805 to 115 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_pack_shft_conti [0]. Fanout reduced from 867 to 124 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_pack_shft_conti [3]. Fanout reduced from 929 to 117 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_pack_shft_conti [2]. Fanout reduced from 882 to 126 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_sop . Fanout reduced from 1018 to 128 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3 . Fanout reduced from 1068 to 119 by creating 9 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld . Fanout reduced from 617 to 124 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_eop . Fanout reduced from 541 to 109 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_vld_ff [0]. Fanout reduced from 260 to 87 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_vld_ff [1]. Fanout reduced from 258 to 86 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/RdPtr [2]. Fanout reduced from 260 to 87 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/RdPtr [1]. Fanout reduced from 261 to 87 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/RdPtr [0]. Fanout reduced from 262 to 87 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_502 . Fanout reduced from 599 to 114 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_wen_504 . Fanout reduced from 1077 to 62 by creating 17 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_shift_503 [3]. Fanout reduced from 1098 to 122 by creating 8 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_shift_503 [2]. Fanout reduced from 1102 to 122 by creating 9 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_aabyte_off_503 [3]. Fanout reduced from 579 to 116 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_aabyte_off_503 [4]. Fanout reduced from 643 to 108 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_aabyte_off_503 [5]. Fanout reduced from 643 to 108 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_aabyte_loff_503 [5]. Fanout reduced from 1189 to 119 by creating 9 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_503 . Fanout reduced from 2245 to 125 by creating 17 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_shift_503 [0]. Fanout reduced from 1069 to 118 by creating 9 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_aabyte_loff_503 [3]. Fanout reduced from 1161 to 117 by creating 9 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_aabyte_loff_503 [4]. Fanout reduced from 1213 to 122 by creating 9 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_shift_503 [1]. Fanout reduced from 1273 to 127 by creating 10 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 512 to 128 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 512 to 128 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 512 to 128 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 512 to 128 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/wden_lite_ff . Fanout reduced from 513 to 103 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO/FifoCntrRd . Fanout reduced from 9930 to 255 by creating 38 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_rid_nn1 [2]. Fanout reduced from 767 to 127 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_rid_nn1 [1]. Fanout reduced from 554 to 111 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff . Fanout reduced from 3167 to 242 by creating 13 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 210 to 42 by creating 5 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 232 to 45 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 242 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 91 to 46 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [0] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [0]. Fanout reduced from 1350 to 221 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 210 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 69 to 35 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 103 to 52 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 232 to 45 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 242 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 91 to 46 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [1] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [1]. Fanout reduced from 1350 to 221 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 211 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 72 to 36 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 233 to 45 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 242 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 87 to 44 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [3] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [3]. Fanout reduced from 1350 to 221 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 211 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 71 to 36 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 233 to 45 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 242 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 89 to 45 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [2] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [2]. Fanout reduced from 1350 to 221 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 197 to 49 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 97 to 49 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 82 to 41 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 82 to 41 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 202 to 39 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 240 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 81 to 41 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [0] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [0]. Fanout reduced from 1341 to 218 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 201 to 40 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 88 to 44 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 82 to 41 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 82 to 41 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 202 to 39 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 240 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 82 to 41 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [1] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [1]. Fanout reduced from 1342 to 218 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 212 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 70 to 35 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 70 to 35 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 208 to 40 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 245 to 49 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 78 to 39 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [3] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [3]. Fanout reduced from 1343 to 221 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 212 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 70 to 35 by creating 1 replicas.
INFO: [Common 17-14] Message 'Synth 8-4618' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [2] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-5365] Flop pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_sync_fifo_blk/fifo_almost_full_reg is being inverted and renamed to pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_sync_fifo_blk/fifo_almost_full_reg_inv.
INFO: [Synth 8-5365] Flop pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_sync_fifo_blk/fifo_almost_full_reg is being inverted and renamed to pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_sync_fifo_blk/fifo_almost_full_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:19:09 ; elapsed = 00:19:51 . Memory (MB): peak = 4251.594 ; gain = 3938.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:19:11 ; elapsed = 00:19:53 . Memory (MB): peak = 4251.594 ; gain = 3938.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:19:43 ; elapsed = 00:20:25 . Memory (MB): peak = 4251.594 ; gain = 3938.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:19:44 ; elapsed = 00:20:26 . Memory (MB): peak = 4251.594 ; gain = 3938.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:20:04 ; elapsed = 00:20:47 . Memory (MB): peak = 4251.594 ; gain = 3938.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:20:05 ; elapsed = 00:20:48 . Memory (MB): peak = 4251.594 ; gain = 3938.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                      | RTL Name                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xdma_v4_1_2_udma_wrapper                         | dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_wpl_wen_503_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xdma_v4_1_2_udma_wrapper                         | dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_hdr_ld_502_reg  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllpd_r_reg[3]              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllreset_r_reg[3]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txprogdivreset_r_reg[3]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset_r_reg[3]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/userrdy_r_reg[3]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][31]   | 32     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top | ds_srl_reg[5]                                                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top | ltssm_reg2_reg[5]                                                               | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+-------------------------------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | srl_style_fifo.ram_array_reg[7] | 708    | 708        | 708    | 0       | 0      | 0      | 0      | 
|dsrl__1     | ram_array_reg[15]               | 298    | 298        | 298    | 0       | 0      | 0      | 0      | 
|dsrl__2     | ram_array_reg[15]               | 327    | 327        | 327    | 0       | 0      | 0      | 0      | 
|dsrl__3     | srl_style_fifo.ram_array_reg[7] | 684    | 684        | 684    | 0       | 0      | 0      | 0      | 
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |    22|
|2     |BUFG_GT_SYNC  |     1|
|3     |CARRY8        |  1124|
|4     |GTYE4_CHANNEL |    16|
|5     |GTYE4_COMMON  |     4|
|6     |LUT1          |  1752|
|7     |LUT2          |  5966|
|8     |LUT3          | 17875|
|9     |LUT4          | 11774|
|10    |LUT5          | 17487|
|11    |LUT6          | 33404|
|12    |MUXF7         |   906|
|13    |MUXF8         |   159|
|14    |PCIE40E4      |     1|
|15    |RAM16X1D      |    65|
|16    |RAM16X1S      |    13|
|17    |RAM256X1S     |     9|
|18    |RAM32M16      |   547|
|19    |RAM32X1D      |    43|
|20    |RAM64M8       |    16|
|21    |RAMB36E2      |     8|
|22    |RAMB36E2_1    |     1|
|23    |RAMB36E2_2    |    22|
|24    |RAMB36E2_3    |    64|
|25    |RAMB36E2_5    |    16|
|26    |RAMB36E2_6    |     9|
|27    |RAMB36E2_7    |    12|
|28    |SRL16E        |  2013|
|29    |SRLC32E       |    16|
|30    |FDCE          |   872|
|31    |FDPE          |   376|
|32    |FDRE          | 74696|
|33    |FDSE          |   599|
+------+--------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------+
|      |Instance                                                                                                                                           |Module                                                      |Cells  |
+------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------+
|1     |top                                                                                                                                                |                                                            | 169888|
|2     |  inst                                                                                                                                             |design_1_xdma_0_3_core_top                                  | 169888|
|3     |    udma_wrapper                                                                                                                                   |xdma_v4_1_2_udma_wrapper                                    | 114469|
|4     |      dma_top                                                                                                                                      |xdma_v4_1_2_udma_top                                        | 114435|
|5     |        axi4mm_bridge_top_inst                                                                                                                     |xdma_v4_1_2_axi4mm_bridge_top                               |  10347|
|6     |          axi4mm_axi_mm_master_top_inst                                                                                                            |xdma_v4_1_2_axi4mm_axi_mm_master_top_br_v                   |  10204|
|7     |            axi4mm_axi_mm_master_rd                                                                                                                |xdma_v4_1_2_axi_mm_master_rd_br_v                           |   2521|
|8     |            axi4mm_axi_mm_master_wr_inst                                                                                                           |xdma_v4_1_2_axi_mm_master_wr_br_v                           |   1042|
|9     |            axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                     |xdma_v4_1_2_axi_str_masterbr_rdtlp_br_v                     |   3902|
|10    |            axi4mm_axi_str_masterbridge_wrrd_inst                                                                                                  |xdma_v4_1_2_axi_str_masterbr_wrrd_br_v                      |   2717|
|11    |          axi4mm_axi_mm_master_top_soft_dma_inst                                                                                                   |xdma_v4_1_2_axi4mm_axi_mm_master_top_soft                   |    143|
|12    |        base                                                                                                                                       |xdma_v4_1_2_dma_base                                        |   2906|
|13    |          CFG_INST                                                                                                                                 |xdma_v4_1_2_vul_cfg                                         |    560|
|14    |          IRQ_INST                                                                                                                                 |xdma_v4_1_2_vul_irq                                         |   1859|
|15    |            usr_irq_xpm_cdc                                                                                                                        |xpm_cdc_single                                              |      4|
|16    |            arbirq                                                                                                                                 |xdma_v4_1_2_arbblock__parameterized2                        |    192|
|17    |              \genarb[0].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized16                      |     32|
|18    |              \genarb[1].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized17                      |     20|
|19    |              \genarb[2].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized18                      |     20|
|20    |              \genarb[3].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized19                      |     20|
|21    |              \genarb[4].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized20                      |     20|
|22    |              \genarb[5].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized21                      |     20|
|23    |              \genarb[6].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized22                      |     20|
|24    |              \genarb[7].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized23                      |     20|
|25    |              \genarb[8].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized24                      |     20|
|26    |            \msix_req.pf0_msix_table                                                                                                               |xdma_v4_1_2_udma_msix                                       |    502|
|27    |          TAR_BRDG                                                                                                                                 |xdma_v4_1_2_vul_tar                                         |    187|
|28    |          cq_axilt_slv                                                                                                                             |xdma_v4_1_2_dma_axilt_slv                                   |    163|
|29    |            DAT_FIFO                                                                                                                               |xdma_v4_1_2_GenericFIFO__parameterized4_2149                |     58|
|30    |            REQ_FIFO                                                                                                                               |xdma_v4_1_2_GenericFIFO__parameterized3_2150                |     54|
|31    |          usr_axilt_slv                                                                                                                            |xdma_v4_1_2_dma_axilt_slv_2148                              |    137|
|32    |            DAT_FIFO                                                                                                                               |xdma_v4_1_2_GenericFIFO__parameterized4                     |     22|
|33    |            REQ_FIFO                                                                                                                               |xdma_v4_1_2_GenericFIFO__parameterized3                     |     65|
|34    |        \dma_enable.aximm.dma_aximm                                                                                                                |xdma_v4_1_2_dma_aximm                                       |  12745|
|35    |          axi4mm_axi_mm_master_rd                                                                                                                  |xdma_v4_1_2_axi_mm_master_omulti_rd_v                       |    448|
|36    |          axi4mm_axi_mm_master_wr                                                                                                                  |xdma_v4_1_2_axi_mm_master_omulti_wr_v                       |  11817|
|37    |            WPL_FIFO                                                                                                                               |xdma_v4_1_2_GenericFIFOHead                                 |    123|
|38    |            WTLP_DAT_FIFO                                                                                                                          |xdma_v4_1_2_GenericFIFO_2147                                |    129|
|39    |          axidma_rrq_arb                                                                                                                           |xdma_v4_1_2_axidma_dcarb_v                                  |    217|
|40    |            \Fifowhead.fifoInfo                                                                                                                    |xdma_v4_1_2_GenericFIFOAsync                                |    200|
|41    |            arbchnls                                                                                                                               |xdma_v4_1_2_arbblock_2142                                   |     17|
|42    |              \genarb[0].inst                                                                                                                      |xdma_v4_1_2_arbentity_2143                                  |      3|
|43    |              \genarb[1].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized0_2144                  |      3|
|44    |              \genarb[2].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized1_2145                  |      5|
|45    |              \genarb[3].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized2_2146                  |      6|
|46    |          axidma_wrq_arb                                                                                                                           |xdma_v4_1_2_axidma_dcarb_v__parameterized0                  |    263|
|47    |            \Fifowhead.fifoInfo                                                                                                                    |xdma_v4_1_2_GenericFIFOAsync__parameterized0                |    246|
|48    |            arbchnls                                                                                                                               |xdma_v4_1_2_arbblock_2137                                   |     17|
|49    |              \genarb[0].inst                                                                                                                      |xdma_v4_1_2_arbentity_2138                                  |      3|
|50    |              \genarb[1].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized0_2139                  |      3|
|51    |              \genarb[2].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized1_2140                  |      5|
|52    |              \genarb[3].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized2_2141                  |      6|
|53    |        \dma_enable.vul_dma                                                                                                                        |xdma_v4_1_2_vul_top                                         |  50693|
|54    |          RD                                                                                                                                       |xdma_v4_1_2_vul_rdwr__parameterized0                        |  22337|
|55    |            \gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                               |xdma_v4_1_2_vul_rdwr_eng__parameterized3                    |   4812|
|56    |              DSC_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized2_2134            |    396|
|57    |              RRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized1_2135            |    759|
|58    |              WRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized3_2136            |    268|
|59    |            \gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                                               |xdma_v4_1_2_vul_rdwr_eng__parameterized4                    |   5416|
|60    |              DSC_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized2_2131            |    396|
|61    |              RRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized1_2132            |    297|
|62    |              WRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized3_2133            |    268|
|63    |            \gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                                                                               |xdma_v4_1_2_vul_rdwr_eng__parameterized5                    |   4546|
|64    |              DSC_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized2_2128            |    385|
|65    |              RRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized1_2129            |    262|
|66    |              WRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized3_2130            |    357|
|67    |            \gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                                                                               |xdma_v4_1_2_vul_rdwr_eng__parameterized6                    |   7562|
|68    |              DSC_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized2_2125            |    395|
|69    |              RRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized1_2126            |    296|
|70    |              WRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized3_2127            |    386|
|71    |          WR                                                                                                                                       |xdma_v4_1_2_vul_rdwr                                        |  18501|
|72    |            \gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                               |xdma_v4_1_2_vul_rdwr_eng                                    |   4242|
|73    |              DSC_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized2_2122            |    397|
|74    |              RRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized1_2123            |    245|
|75    |              WRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized3_2124            |    614|
|76    |            \gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                                               |xdma_v4_1_2_vul_rdwr_eng__parameterized0                    |   4877|
|77    |              DSC_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized2_2119            |    396|
|78    |              RRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized1_2120            |    245|
|79    |              WRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized3_2121            |    264|
|80    |            \gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                                                                               |xdma_v4_1_2_vul_rdwr_eng__parameterized1                    |   4128|
|81    |              DSC_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized2_2116            |    384|
|82    |              RRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized1_2117            |    312|
|83    |              WRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized3_2118            |    239|
|84    |            \gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                                                                               |xdma_v4_1_2_vul_rdwr_eng__parameterized2                    |   5245|
|85    |              DSC_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized2                 |    396|
|86    |              RRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized1_2115            |    341|
|87    |              WRQ_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized3                 |    316|
|88    |          \dsc_eng.DSC                                                                                                                             |xdma_v4_1_2_vul_dsc_eng                                     |   9773|
|89    |            RRQ_FIFO                                                                                                                               |xdma_v4_1_2_GenericFIFOHead__parameterized1                 |    282|
|90    |        \dma_enable.wb_eng.dma_pcie_wb_eng                                                                                                         |xdma_v4_1_2_dma_wb_eng                                      |    549|
|91    |          WB_CHNL_FIFO                                                                                                                             |xdma_v4_1_2_GenericFIFOHead__parameterized0                 |     39|
|92    |          WB_DAT_FIFO                                                                                                                              |xdma_v4_1_2_GenericFIFO__parameterized0                     |     59|
|93    |          axidma_wb_arb                                                                                                                            |xdma_v4_1_2_axidma_dcarb_v__parameterized1                  |    251|
|94    |            \Fifowhead.fifoInfo                                                                                                                    |xdma_v4_1_2_GenericFIFOAsync__parameterized1                |     76|
|95    |            arbchnls                                                                                                                               |xdma_v4_1_2_arbblock__parameterized0                        |    175|
|96    |              \genarb[0].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized3                       |     20|
|97    |              \genarb[1].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized4                       |     21|
|98    |              \genarb[2].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized5                       |     21|
|99    |              \genarb[3].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized6                       |     21|
|100   |              \genarb[4].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized7                       |     21|
|101   |              \genarb[5].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized8                       |     25|
|102   |              \genarb[6].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized9                       |     23|
|103   |              \genarb[7].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized10                      |     23|
|104   |        dma_pcie_req                                                                                                                               |xdma_v4_1_2_dma_pcie_req                                    |  37022|
|105   |          TAG_FIFO_EVEN                                                                                                                            |xdma_v4_1_2_GenericFIFO__parameterized1                     |     62|
|106   |          TAG_FIFO_ODD                                                                                                                             |xdma_v4_1_2_GenericFIFO__parameterized1_2114                |     62|
|107   |          axidma_rrq_arb                                                                                                                           |xdma_v4_1_2_axidma_dcarb_v__parameterized2                  |    209|
|108   |            \Fifowhead.fifoInfo                                                                                                                    |xdma_v4_1_2_GenericFIFOAsync__parameterized2                |    180|
|109   |            arbchnls                                                                                                                               |xdma_v4_1_2_arbblock__parameterized1                        |     29|
|110   |              \genarb[0].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized11                      |      4|
|111   |              \genarb[1].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized12                      |      4|
|112   |              \genarb[2].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized13                      |      6|
|113   |              \genarb[3].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized14                      |      7|
|114   |              \genarb[4].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized15                      |      8|
|115   |          axidma_wrq_arb                                                                                                                           |xdma_v4_1_2_axidma_dcarb_v__parameterized3                  |    213|
|116   |            \Fifowhead.fifoInfo                                                                                                                    |xdma_v4_1_2_GenericFIFOAsync__parameterized3                |    195|
|117   |            arbchnls                                                                                                                               |xdma_v4_1_2_arbblock                                        |     18|
|118   |              \genarb[0].inst                                                                                                                      |xdma_v4_1_2_arbentity                                       |      3|
|119   |              \genarb[1].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized0                       |      3|
|120   |              \genarb[2].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized1                       |      6|
|121   |              \genarb[3].inst                                                                                                                      |xdma_v4_1_2_arbentity__parameterized2                       |      6|
|122   |          dma_pcie_rc                                                                                                                              |xdma_v4_1_2_dma_pcie_rc                                     |  20105|
|123   |            u_dma_rc_mem_pfch                                                                                                                      |xdma_v4_1_2_dma_rc_mem_pfch                                 |    736|
|124   |            u_mem_rc                                                                                                                               |xdma_v4_1_2_mem_simple_dport_ram                            |      9|
|125   |          dma_pcie_rq                                                                                                                              |xdma_v4_1_2_dma_pcie_rq                                     |  16338|
|126   |            RQ_FIFO                                                                                                                                |xdma_v4_1_2_GenericFIFOHead2                                |   2232|
|127   |            WTLP_DAT_FIFO                                                                                                                          |xdma_v4_1_2_GenericFIFO                                     |    745|
|128   |            WTLP_HDR_FIFO                                                                                                                          |xdma_v4_1_2_GenericFIFO__parameterized2                     |     80|
|129   |        reset_cntrlr                                                                                                                               |xdma_v4_1_2_axi4mm_axi_pcie_reset_cntrlr                    |      9|
|130   |        xdma_v4_1_2_axi_str_cq_if_inst                                                                                                             |xdma_v4_1_2_axi_str_cq_if                                   |     21|
|131   |        xdma_v4_1_2_axi_str_rq_if_inst                                                                                                             |xdma_v4_1_2_axi_str_rq_if                                   |     20|
|132   |        xdma_v4_1_2_pcie_cap_structure_inst                                                                                                        |xdma_v4_1_2_pcie_cap_structure                              |     59|
|133   |    pcie4_ip_i                                                                                                                                     |design_1_xdma_0_3_pcie4_ip                                  |  54687|
|134   |      inst                                                                                                                                         |design_1_xdma_0_3_pcie4_ip_pcie4_uscale_core_top            |  54687|
|135   |        user_lnk_up_cdc                                                                                                                            |xpm_cdc_async_rst                                           |      3|
|136   |        user_reset_cdc                                                                                                                             |xpm_cdc_async_rst__parameterized0                           |      2|
|137   |        gt_top_i                                                                                                                                   |design_1_xdma_0_3_pcie4_ip_phy_top                          |  23982|
|138   |          \diablo_gt.diablo_gt_phy_wrapper                                                                                                         |design_1_xdma_0_3_pcie4_ip_gt_phy_wrapper                   |  21530|
|139   |            \phy_lane[0].cdr_ctrl_on_eidle_i                                                                                                       |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle             |     51|
|140   |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1876        |      7|
|141   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1883                   |      7|
|142   |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1877        |      4|
|143   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1882                   |      4|
|144   |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1878        |      4|
|145   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1881                   |      4|
|146   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1879        |      4|
|147   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1880                   |      4|
|148   |            \gt_wizard.gtwizard_top_i                                                                                                              |design_1_xdma_0_3_pcie4_ip_gtwizard_top                     |  14454|
|149   |              design_1_xdma_0_3_pcie4_ip_gt_i                                                                                                      |design_1_xdma_0_3_pcie4_ip_gt                               |  14394|
|150   |                inst                                                                                                                               |design_1_xdma_0_3_pcie4_ip_gt_gtwizard_top                  |  14394|
|151   |                  \gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst                                                        |design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4                |  14394|
|152   |                    \gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |design_1_xdma_0_3_pcie4_ip_gt_gtye4_channel_wrapper         |      4|
|153   |                      channel_inst                                                                                                                 |gtwizard_ultrascale_v1_7_5_gtye4_channel_2113               |      4|
|154   |                    \gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |design_1_xdma_0_3_pcie4_ip_gt_gtye4_channel_wrapper_1884    |      4|
|155   |                      channel_inst                                                                                                                 |gtwizard_ultrascale_v1_7_5_gtye4_channel_2112               |      4|
|156   |                    \gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |design_1_xdma_0_3_pcie4_ip_gt_gtye4_channel_wrapper_1885    |      4|
|157   |                      channel_inst                                                                                                                 |gtwizard_ultrascale_v1_7_5_gtye4_channel_2111               |      4|
|158   |                    \gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |design_1_xdma_0_3_pcie4_ip_gt_gtye4_channel_wrapper_1886    |      4|
|159   |                      channel_inst                                                                                                                 |gtwizard_ultrascale_v1_7_5_gtye4_channel                    |      4|
|160   |                    \gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst                           |design_1_xdma_0_3_pcie4_ip_gt_gtye4_common_wrapper          |      1|
|161   |                      common_inst                                                                                                                  |gtwizard_ultrascale_v1_7_5_gtye4_common_2110                |      1|
|162   |                    \gen_gtwizard_gtye4.gen_common.gen_common_container[30].gen_enabled_common.gtye4_common_wrapper_inst                           |design_1_xdma_0_3_pcie4_ip_gt_gtye4_common_wrapper_1887     |      1|
|163   |                      common_inst                                                                                                                  |gtwizard_ultrascale_v1_7_5_gtye4_common_2109                |      1|
|164   |                    \gen_gtwizard_gtye4.gen_common.gen_common_container[31].gen_enabled_common.gtye4_common_wrapper_inst                           |design_1_xdma_0_3_pcie4_ip_gt_gtye4_common_wrapper_1888     |      1|
|165   |                      common_inst                                                                                                                  |gtwizard_ultrascale_v1_7_5_gtye4_common_2108                |      1|
|166   |                    \gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst                           |design_1_xdma_0_3_pcie4_ip_gt_gtye4_common_wrapper_1889     |      1|
|167   |                      common_inst                                                                                                                  |gtwizard_ultrascale_v1_7_5_gtye4_common                     |      1|
|168   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal                   |    892|
|169   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2095            |      7|
|170   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_2096                |    265|
|171   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_2097           |    609|
|172   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_2100 |    140|
|173   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2107          |      5|
|174   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2101            |      7|
|175   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2102            |      4|
|176   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2103            |      4|
|177   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2104            |      4|
|178   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2105            |     16|
|179   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2106            |      4|
|180   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2098          |      4|
|181   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2099          |      7|
|182   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1890              |    901|
|183   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2082            |      7|
|184   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_2083                |    263|
|185   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_2084           |    620|
|186   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_2087 |    141|
|187   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2094          |      5|
|188   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2088            |      7|
|189   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2089            |      4|
|190   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2090            |      4|
|191   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2091            |      4|
|192   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2092            |     16|
|193   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2093            |      4|
|194   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2085          |      4|
|195   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2086          |      7|
|196   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1891              |    892|
|197   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2069            |      7|
|198   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_2070                |    265|
|199   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_2071           |    609|
|200   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_2074 |    140|
|201   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2081          |      5|
|202   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2075            |      7|
|203   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2076            |      4|
|204   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2077            |      4|
|205   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2078            |      4|
|206   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2079            |     16|
|207   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2080            |      4|
|208   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2072          |      4|
|209   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2073          |      7|
|210   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1892              |    901|
|211   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2056            |      7|
|212   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_2057                |    263|
|213   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_2058           |    620|
|214   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_2061 |    141|
|215   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2068          |      5|
|216   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2062            |      7|
|217   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2063            |      4|
|218   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2064            |      4|
|219   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2065            |      4|
|220   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2066            |     16|
|221   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2067            |      4|
|222   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2059          |      4|
|223   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2060          |      7|
|224   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1893              |    901|
|225   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2043            |      7|
|226   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_2044                |    263|
|227   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_2045           |    620|
|228   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_2048 |    141|
|229   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2055          |      5|
|230   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2049            |      7|
|231   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2050            |      4|
|232   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2051            |      4|
|233   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2052            |      4|
|234   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2053            |     16|
|235   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2054            |      4|
|236   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2046          |      4|
|237   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2047          |      7|
|238   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1894              |    901|
|239   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2030            |      7|
|240   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_2031                |    263|
|241   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_2032           |    620|
|242   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_2035 |    141|
|243   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2042          |      5|
|244   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2036            |      7|
|245   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2037            |      4|
|246   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2038            |      4|
|247   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2039            |      4|
|248   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2040            |     16|
|249   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2041            |      4|
|250   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2033          |      4|
|251   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2034          |      7|
|252   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1895              |    904|
|253   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2017            |      7|
|254   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_2018                |    265|
|255   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_2019           |    621|
|256   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_2022 |    141|
|257   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2029          |      5|
|258   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2023            |      7|
|259   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2024            |      4|
|260   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2025            |      4|
|261   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2026            |      4|
|262   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2027            |     16|
|263   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2028            |      4|
|264   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2020          |      4|
|265   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2021          |      7|
|266   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1896              |    892|
|267   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2004            |      7|
|268   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_2005                |    265|
|269   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_2006           |    609|
|270   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_2009 |    140|
|271   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2016          |      5|
|272   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2010            |      7|
|273   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2011            |      4|
|274   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2012            |      4|
|275   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2013            |      4|
|276   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2014            |     16|
|277   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2015            |      4|
|278   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2007          |      4|
|279   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2008          |      7|
|280   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1897              |    892|
|281   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1991            |      7|
|282   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_1992                |    265|
|283   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_1993           |    609|
|284   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_1996 |    140|
|285   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_2003          |      5|
|286   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1997            |      7|
|287   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1998            |      4|
|288   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1999            |      4|
|289   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2000            |      4|
|290   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2001            |     16|
|291   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2002            |      4|
|292   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1994          |      4|
|293   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1995          |      7|
|294   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1898              |    901|
|295   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1978            |      7|
|296   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_1979                |    263|
|297   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_1980           |    620|
|298   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_1983 |    141|
|299   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1990          |      5|
|300   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1984            |      7|
|301   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1985            |      4|
|302   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1986            |      4|
|303   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1987            |      4|
|304   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1988            |     16|
|305   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1989            |      4|
|306   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1981          |      4|
|307   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1982          |      7|
|308   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1899              |    892|
|309   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1965            |      7|
|310   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_1966                |    265|
|311   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_1967           |    609|
|312   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_1970 |    140|
|313   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1977          |      5|
|314   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1971            |      7|
|315   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1972            |      4|
|316   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1973            |      4|
|317   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1974            |      4|
|318   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1975            |     16|
|319   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1976            |      4|
|320   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1968          |      4|
|321   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1969          |      7|
|322   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1900              |    901|
|323   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1952            |      7|
|324   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_1953                |    263|
|325   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_1954           |    620|
|326   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_1957 |    141|
|327   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1964          |      5|
|328   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1958            |      7|
|329   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1959            |      4|
|330   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1960            |      4|
|331   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1961            |      4|
|332   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1962            |     16|
|333   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1963            |      4|
|334   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1955          |      4|
|335   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1956          |      7|
|336   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1901              |    901|
|337   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1939            |      7|
|338   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_1940                |    263|
|339   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_1941           |    620|
|340   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_1944 |    141|
|341   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1951          |      5|
|342   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1945            |      7|
|343   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1946            |      4|
|344   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1947            |      4|
|345   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1948            |      4|
|346   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1949            |     16|
|347   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1950            |      4|
|348   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1942          |      4|
|349   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1943          |      7|
|350   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1902              |    901|
|351   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1926            |      7|
|352   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_1927                |    263|
|353   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_1928           |    620|
|354   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_1931 |    141|
|355   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1938          |      5|
|356   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1932            |      7|
|357   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1933            |      4|
|358   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1934            |      4|
|359   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1935            |      4|
|360   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1936            |     16|
|361   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1937            |      4|
|362   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1929          |      4|
|363   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1930          |      7|
|364   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1903              |    901|
|365   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1913            |      7|
|366   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb_1914                |    263|
|367   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_1915           |    620|
|368   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter_1918 |    141|
|369   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1925          |      5|
|370   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1919            |      7|
|371   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1920            |      4|
|372   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1921            |      4|
|373   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1922            |      4|
|374   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1923            |     16|
|375   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1924            |      4|
|376   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1916          |      4|
|377   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1917          |      7|
|378   |                    \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_1904              |    901|
|379   |                      bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_5_bit_synchronizer                 |      7|
|380   |                      gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_5_gte4_drp_arb                     |    263|
|381   |                      gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx                |    620|
|382   |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter      |    141|
|383   |                          reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1912          |      5|
|384   |                        bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1906            |      7|
|385   |                        bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1907            |      4|
|386   |                        bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1908            |      4|
|387   |                        bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1909            |      4|
|388   |                        bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1910            |     16|
|389   |                        bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1911            |      4|
|390   |                      reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer               |      4|
|391   |                      reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_1905          |      7|
|392   |            phy_clk_i                                                                                                                              |design_1_xdma_0_3_pcie4_ip_gt_phy_clk                       |      5|
|393   |            \phy_lane[0].phy_rxeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq                      |    139|
|394   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1850                        |     16|
|395   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1874                   |      6|
|396   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1875                   |     10|
|397   |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1851        |     24|
|398   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1868                   |      4|
|399   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1869                   |      4|
|400   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1870                   |      4|
|401   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1871                   |      4|
|402   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1872                   |      4|
|403   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1873                   |      4|
|404   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1852        |     12|
|405   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1865                   |      4|
|406   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1866                   |      4|
|407   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1867                   |      4|
|408   |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1853        |     24|
|409   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1859                   |      4|
|410   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1860                   |      4|
|411   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1861                   |      4|
|412   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1862                   |      4|
|413   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1863                   |      4|
|414   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1864                   |      4|
|415   |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1854        |     16|
|416   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1855                   |      4|
|417   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1856                   |      4|
|418   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1857                   |      4|
|419   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1858                   |      4|
|420   |            \phy_lane[0].phy_txeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq                      |    168|
|421   |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1835        |     31|
|422   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1844                   |      5|
|423   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1845                   |      6|
|424   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1846                   |      5|
|425   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1847                   |      5|
|426   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1848                   |      5|
|427   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1849                   |      5|
|428   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1836                        |     14|
|429   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1842                   |      7|
|430   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1843                   |      7|
|431   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1837        |     16|
|432   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1838                   |      4|
|433   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1839                   |      4|
|434   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1840                   |      4|
|435   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1841                   |      4|
|436   |            \phy_lane[0].receiver_detect_termination_i                                                                                             |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm        |     37|
|437   |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1831        |      5|
|438   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1834                   |      5|
|439   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1832        |      6|
|440   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1833                   |      6|
|441   |            \phy_lane[0].sync_cdrhold                                                                                                              |design_1_xdma_0_3_pcie4_ip_sync__parameterized3             |      4|
|442   |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1830                   |      4|
|443   |            \phy_lane[10].cdr_ctrl_on_eidle_i                                                                                                      |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_822         |     51|
|444   |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1822        |      7|
|445   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1829                   |      7|
|446   |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1823        |      4|
|447   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1828                   |      4|
|448   |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1824        |      4|
|449   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1827                   |      4|
|450   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1825        |      4|
|451   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1826                   |      4|
|452   |            \phy_lane[10].phy_rxeq_i                                                                                                               |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_823                  |    139|
|453   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1796                        |     16|
|454   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1820                   |      6|
|455   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1821                   |     10|
|456   |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1797        |     24|
|457   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1814                   |      4|
|458   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1815                   |      4|
|459   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1816                   |      4|
|460   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1817                   |      4|
|461   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1818                   |      4|
|462   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1819                   |      4|
|463   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1798        |     12|
|464   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1811                   |      4|
|465   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1812                   |      4|
|466   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1813                   |      4|
|467   |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1799        |     24|
|468   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1805                   |      4|
|469   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1806                   |      4|
|470   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1807                   |      4|
|471   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1808                   |      4|
|472   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1809                   |      4|
|473   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1810                   |      4|
|474   |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1800        |     16|
|475   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1801                   |      4|
|476   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1802                   |      4|
|477   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1803                   |      4|
|478   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1804                   |      4|
|479   |            \phy_lane[10].phy_txeq_i                                                                                                               |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_824                  |    168|
|480   |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1781        |     31|
|481   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1790                   |      5|
|482   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1791                   |      6|
|483   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1792                   |      5|
|484   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1793                   |      5|
|485   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1794                   |      5|
|486   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1795                   |      5|
|487   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1782                        |     14|
|488   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1788                   |      7|
|489   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1789                   |      7|
|490   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1783        |     16|
|491   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1784                   |      4|
|492   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1785                   |      4|
|493   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1786                   |      4|
|494   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1787                   |      4|
|495   |            \phy_lane[10].receiver_detect_termination_i                                                                                            |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_825    |     37|
|496   |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1777        |      5|
|497   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1780                   |      5|
|498   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1778        |      6|
|499   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1779                   |      6|
|500   |            \phy_lane[10].sync_cdrhold                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_826         |      4|
|501   |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1776                   |      4|
|502   |            \phy_lane[11].cdr_ctrl_on_eidle_i                                                                                                      |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_827         |     51|
|503   |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1768        |      7|
|504   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1775                   |      7|
|505   |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1769        |      4|
|506   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1774                   |      4|
|507   |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1770        |      4|
|508   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1773                   |      4|
|509   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1771        |      4|
|510   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1772                   |      4|
|511   |            \phy_lane[11].phy_rxeq_i                                                                                                               |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_828                  |    139|
|512   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1742                        |     16|
|513   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1766                   |      6|
|514   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1767                   |     10|
|515   |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1743        |     24|
|516   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1760                   |      4|
|517   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1761                   |      4|
|518   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1762                   |      4|
|519   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1763                   |      4|
|520   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1764                   |      4|
|521   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1765                   |      4|
|522   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1744        |     12|
|523   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1757                   |      4|
|524   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1758                   |      4|
|525   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1759                   |      4|
|526   |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1745        |     24|
|527   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1751                   |      4|
|528   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1752                   |      4|
|529   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1753                   |      4|
|530   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1754                   |      4|
|531   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1755                   |      4|
|532   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1756                   |      4|
|533   |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1746        |     16|
|534   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1747                   |      4|
|535   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1748                   |      4|
|536   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1749                   |      4|
|537   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1750                   |      4|
|538   |            \phy_lane[11].phy_txeq_i                                                                                                               |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_829                  |    168|
|539   |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1727        |     31|
|540   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1736                   |      5|
|541   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1737                   |      6|
|542   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1738                   |      5|
|543   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1739                   |      5|
|544   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1740                   |      5|
|545   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1741                   |      5|
|546   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1728                        |     14|
|547   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1734                   |      7|
|548   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1735                   |      7|
|549   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1729        |     16|
|550   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1730                   |      4|
|551   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1731                   |      4|
|552   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1732                   |      4|
|553   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1733                   |      4|
|554   |            \phy_lane[11].receiver_detect_termination_i                                                                                            |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_830    |     37|
|555   |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1723        |      5|
|556   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1726                   |      5|
|557   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1724        |      6|
|558   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1725                   |      6|
|559   |            \phy_lane[11].sync_cdrhold                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_831         |      4|
|560   |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1722                   |      4|
|561   |            \phy_lane[12].cdr_ctrl_on_eidle_i                                                                                                      |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_832         |     51|
|562   |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1714        |      7|
|563   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1721                   |      7|
|564   |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1715        |      4|
|565   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1720                   |      4|
|566   |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1716        |      4|
|567   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1719                   |      4|
|568   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1717        |      4|
|569   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1718                   |      4|
|570   |            \phy_lane[12].phy_rxeq_i                                                                                                               |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_833                  |    139|
|571   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1688                        |     16|
|572   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1712                   |      6|
|573   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1713                   |     10|
|574   |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1689        |     24|
|575   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1706                   |      4|
|576   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1707                   |      4|
|577   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1708                   |      4|
|578   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1709                   |      4|
|579   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1710                   |      4|
|580   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1711                   |      4|
|581   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1690        |     12|
|582   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1703                   |      4|
|583   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1704                   |      4|
|584   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1705                   |      4|
|585   |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1691        |     24|
|586   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1697                   |      4|
|587   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1698                   |      4|
|588   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1699                   |      4|
|589   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1700                   |      4|
|590   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1701                   |      4|
|591   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1702                   |      4|
|592   |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1692        |     16|
|593   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1693                   |      4|
|594   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1694                   |      4|
|595   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1695                   |      4|
|596   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1696                   |      4|
|597   |            \phy_lane[12].phy_txeq_i                                                                                                               |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_834                  |    168|
|598   |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1673        |     31|
|599   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1682                   |      5|
|600   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1683                   |      6|
|601   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1684                   |      5|
|602   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1685                   |      5|
|603   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1686                   |      5|
|604   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1687                   |      5|
|605   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1674                        |     14|
|606   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1680                   |      7|
|607   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1681                   |      7|
|608   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1675        |     16|
|609   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1676                   |      4|
|610   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1677                   |      4|
|611   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1678                   |      4|
|612   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1679                   |      4|
|613   |            \phy_lane[12].receiver_detect_termination_i                                                                                            |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_835    |     37|
|614   |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1669        |      5|
|615   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1672                   |      5|
|616   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1670        |      6|
|617   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1671                   |      6|
|618   |            \phy_lane[12].sync_cdrhold                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_836         |      4|
|619   |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1668                   |      4|
|620   |            \phy_lane[13].cdr_ctrl_on_eidle_i                                                                                                      |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_837         |     51|
|621   |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1660        |      7|
|622   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1667                   |      7|
|623   |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1661        |      4|
|624   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1666                   |      4|
|625   |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1662        |      4|
|626   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1665                   |      4|
|627   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1663        |      4|
|628   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1664                   |      4|
|629   |            \phy_lane[13].phy_rxeq_i                                                                                                               |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_838                  |    139|
|630   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1634                        |     16|
|631   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1658                   |      6|
|632   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1659                   |     10|
|633   |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1635        |     24|
|634   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1652                   |      4|
|635   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1653                   |      4|
|636   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1654                   |      4|
|637   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1655                   |      4|
|638   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1656                   |      4|
|639   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1657                   |      4|
|640   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1636        |     12|
|641   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1649                   |      4|
|642   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1650                   |      4|
|643   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1651                   |      4|
|644   |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1637        |     24|
|645   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1643                   |      4|
|646   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1644                   |      4|
|647   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1645                   |      4|
|648   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1646                   |      4|
|649   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1647                   |      4|
|650   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1648                   |      4|
|651   |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1638        |     16|
|652   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1639                   |      4|
|653   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1640                   |      4|
|654   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1641                   |      4|
|655   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1642                   |      4|
|656   |            \phy_lane[13].phy_txeq_i                                                                                                               |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_839                  |    168|
|657   |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1619        |     31|
|658   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1628                   |      5|
|659   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1629                   |      6|
|660   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1630                   |      5|
|661   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1631                   |      5|
|662   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1632                   |      5|
|663   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1633                   |      5|
|664   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1620                        |     14|
|665   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1626                   |      7|
|666   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1627                   |      7|
|667   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1621        |     16|
|668   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1622                   |      4|
|669   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1623                   |      4|
|670   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1624                   |      4|
|671   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1625                   |      4|
|672   |            \phy_lane[13].receiver_detect_termination_i                                                                                            |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_840    |     37|
|673   |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1615        |      5|
|674   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1618                   |      5|
|675   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1616        |      6|
|676   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1617                   |      6|
|677   |            \phy_lane[13].sync_cdrhold                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_841         |      4|
|678   |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1614                   |      4|
|679   |            \phy_lane[14].cdr_ctrl_on_eidle_i                                                                                                      |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_842         |     51|
|680   |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1606        |      7|
|681   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1613                   |      7|
|682   |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1607        |      4|
|683   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1612                   |      4|
|684   |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1608        |      4|
|685   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1611                   |      4|
|686   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1609        |      4|
|687   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1610                   |      4|
|688   |            \phy_lane[14].phy_rxeq_i                                                                                                               |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_843                  |    139|
|689   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1580                        |     16|
|690   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1604                   |      6|
|691   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1605                   |     10|
|692   |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1581        |     24|
|693   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1598                   |      4|
|694   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1599                   |      4|
|695   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1600                   |      4|
|696   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1601                   |      4|
|697   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1602                   |      4|
|698   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1603                   |      4|
|699   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1582        |     12|
|700   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1595                   |      4|
|701   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1596                   |      4|
|702   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1597                   |      4|
|703   |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1583        |     24|
|704   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1589                   |      4|
|705   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1590                   |      4|
|706   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1591                   |      4|
|707   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1592                   |      4|
|708   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1593                   |      4|
|709   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1594                   |      4|
|710   |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1584        |     16|
|711   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1585                   |      4|
|712   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1586                   |      4|
|713   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1587                   |      4|
|714   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1588                   |      4|
|715   |            \phy_lane[14].phy_txeq_i                                                                                                               |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_844                  |    168|
|716   |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1565        |     31|
|717   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1574                   |      5|
|718   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1575                   |      6|
|719   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1576                   |      5|
|720   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1577                   |      5|
|721   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1578                   |      5|
|722   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1579                   |      5|
|723   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1566                        |     14|
|724   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1572                   |      7|
|725   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1573                   |      7|
|726   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1567        |     16|
|727   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1568                   |      4|
|728   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1569                   |      4|
|729   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1570                   |      4|
|730   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1571                   |      4|
|731   |            \phy_lane[14].receiver_detect_termination_i                                                                                            |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_845    |     37|
|732   |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1561        |      5|
|733   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1564                   |      5|
|734   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1562        |      6|
|735   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1563                   |      6|
|736   |            \phy_lane[14].sync_cdrhold                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_846         |      4|
|737   |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1560                   |      4|
|738   |            \phy_lane[15].cdr_ctrl_on_eidle_i                                                                                                      |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_847         |     51|
|739   |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1552        |      7|
|740   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1559                   |      7|
|741   |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1553        |      4|
|742   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1558                   |      4|
|743   |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1554        |      4|
|744   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1557                   |      4|
|745   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1555        |      4|
|746   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1556                   |      4|
|747   |            \phy_lane[15].phy_rxeq_i                                                                                                               |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_848                  |    139|
|748   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1526                        |     16|
|749   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1550                   |      6|
|750   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1551                   |     10|
|751   |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1527        |     24|
|752   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1544                   |      4|
|753   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1545                   |      4|
|754   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1546                   |      4|
|755   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1547                   |      4|
|756   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1548                   |      4|
|757   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1549                   |      4|
|758   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1528        |     12|
|759   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1541                   |      4|
|760   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1542                   |      4|
|761   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1543                   |      4|
|762   |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1529        |     24|
|763   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1535                   |      4|
|764   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1536                   |      4|
|765   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1537                   |      4|
|766   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1538                   |      4|
|767   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1539                   |      4|
|768   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1540                   |      4|
|769   |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1530        |     16|
|770   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1531                   |      4|
|771   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1532                   |      4|
|772   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1533                   |      4|
|773   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1534                   |      4|
|774   |            \phy_lane[15].phy_txeq_i                                                                                                               |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_849                  |    168|
|775   |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1511        |     31|
|776   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1520                   |      5|
|777   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1521                   |      6|
|778   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1522                   |      5|
|779   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1523                   |      5|
|780   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1524                   |      5|
|781   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1525                   |      5|
|782   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1512                        |     14|
|783   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1518                   |      7|
|784   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1519                   |      7|
|785   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1513        |     16|
|786   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1514                   |      4|
|787   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1515                   |      4|
|788   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1516                   |      4|
|789   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1517                   |      4|
|790   |            \phy_lane[15].receiver_detect_termination_i                                                                                            |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_850    |     37|
|791   |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1507        |      5|
|792   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1510                   |      5|
|793   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1508        |      6|
|794   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1509                   |      6|
|795   |            \phy_lane[15].sync_cdrhold                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_851         |      4|
|796   |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1506                   |      4|
|797   |            \phy_lane[1].cdr_ctrl_on_eidle_i                                                                                                       |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_852         |     51|
|798   |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1498        |      7|
|799   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1505                   |      7|
|800   |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1499        |      4|
|801   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1504                   |      4|
|802   |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1500        |      4|
|803   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1503                   |      4|
|804   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1501        |      4|
|805   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1502                   |      4|
|806   |            \phy_lane[1].phy_rxeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_853                  |    139|
|807   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1472                        |     16|
|808   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1496                   |      6|
|809   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1497                   |     10|
|810   |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1473        |     24|
|811   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1490                   |      4|
|812   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1491                   |      4|
|813   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1492                   |      4|
|814   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1493                   |      4|
|815   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1494                   |      4|
|816   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1495                   |      4|
|817   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1474        |     12|
|818   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1487                   |      4|
|819   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1488                   |      4|
|820   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1489                   |      4|
|821   |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1475        |     24|
|822   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1481                   |      4|
|823   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1482                   |      4|
|824   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1483                   |      4|
|825   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1484                   |      4|
|826   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1485                   |      4|
|827   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1486                   |      4|
|828   |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1476        |     16|
|829   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1477                   |      4|
|830   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1478                   |      4|
|831   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1479                   |      4|
|832   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1480                   |      4|
|833   |            \phy_lane[1].phy_txeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_854                  |    168|
|834   |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1457        |     31|
|835   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1466                   |      5|
|836   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1467                   |      6|
|837   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1468                   |      5|
|838   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1469                   |      5|
|839   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1470                   |      5|
|840   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1471                   |      5|
|841   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1458                        |     14|
|842   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1464                   |      7|
|843   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1465                   |      7|
|844   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1459        |     16|
|845   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1460                   |      4|
|846   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1461                   |      4|
|847   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1462                   |      4|
|848   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1463                   |      4|
|849   |            \phy_lane[1].receiver_detect_termination_i                                                                                             |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_855    |     37|
|850   |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1453        |      5|
|851   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1456                   |      5|
|852   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1454        |      6|
|853   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1455                   |      6|
|854   |            \phy_lane[1].sync_cdrhold                                                                                                              |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_856         |      4|
|855   |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1452                   |      4|
|856   |            \phy_lane[2].cdr_ctrl_on_eidle_i                                                                                                       |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_857         |     51|
|857   |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1444        |      7|
|858   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1451                   |      7|
|859   |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1445        |      4|
|860   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1450                   |      4|
|861   |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1446        |      4|
|862   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1449                   |      4|
|863   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1447        |      4|
|864   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1448                   |      4|
|865   |            \phy_lane[2].phy_rxeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_858                  |    139|
|866   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1418                        |     16|
|867   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1442                   |      6|
|868   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1443                   |     10|
|869   |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1419        |     24|
|870   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1436                   |      4|
|871   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1437                   |      4|
|872   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1438                   |      4|
|873   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1439                   |      4|
|874   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1440                   |      4|
|875   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1441                   |      4|
|876   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1420        |     12|
|877   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1433                   |      4|
|878   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1434                   |      4|
|879   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1435                   |      4|
|880   |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1421        |     24|
|881   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1427                   |      4|
|882   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1428                   |      4|
|883   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1429                   |      4|
|884   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1430                   |      4|
|885   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1431                   |      4|
|886   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1432                   |      4|
|887   |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1422        |     16|
|888   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1423                   |      4|
|889   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1424                   |      4|
|890   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1425                   |      4|
|891   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1426                   |      4|
|892   |            \phy_lane[2].phy_txeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_859                  |    168|
|893   |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1403        |     31|
|894   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1412                   |      5|
|895   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1413                   |      6|
|896   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1414                   |      5|
|897   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1415                   |      5|
|898   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1416                   |      5|
|899   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1417                   |      5|
|900   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1404                        |     14|
|901   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1410                   |      7|
|902   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1411                   |      7|
|903   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1405        |     16|
|904   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1406                   |      4|
|905   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1407                   |      4|
|906   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1408                   |      4|
|907   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1409                   |      4|
|908   |            \phy_lane[2].receiver_detect_termination_i                                                                                             |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_860    |     37|
|909   |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1399        |      5|
|910   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1402                   |      5|
|911   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1400        |      6|
|912   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1401                   |      6|
|913   |            \phy_lane[2].sync_cdrhold                                                                                                              |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_861         |      4|
|914   |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1398                   |      4|
|915   |            \phy_lane[3].cdr_ctrl_on_eidle_i                                                                                                       |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_862         |     51|
|916   |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1390        |      7|
|917   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1397                   |      7|
|918   |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1391        |      4|
|919   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1396                   |      4|
|920   |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1392        |      4|
|921   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1395                   |      4|
|922   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1393        |      4|
|923   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1394                   |      4|
|924   |            \phy_lane[3].phy_rxeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_863                  |    139|
|925   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1364                        |     16|
|926   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1388                   |      6|
|927   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1389                   |     10|
|928   |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1365        |     24|
|929   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1382                   |      4|
|930   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1383                   |      4|
|931   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1384                   |      4|
|932   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1385                   |      4|
|933   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1386                   |      4|
|934   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1387                   |      4|
|935   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1366        |     12|
|936   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1379                   |      4|
|937   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1380                   |      4|
|938   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1381                   |      4|
|939   |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1367        |     24|
|940   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1373                   |      4|
|941   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1374                   |      4|
|942   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1375                   |      4|
|943   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1376                   |      4|
|944   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1377                   |      4|
|945   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1378                   |      4|
|946   |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1368        |     16|
|947   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1369                   |      4|
|948   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1370                   |      4|
|949   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1371                   |      4|
|950   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1372                   |      4|
|951   |            \phy_lane[3].phy_txeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_864                  |    168|
|952   |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1349        |     31|
|953   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1358                   |      5|
|954   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1359                   |      6|
|955   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1360                   |      5|
|956   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1361                   |      5|
|957   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1362                   |      5|
|958   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1363                   |      5|
|959   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1350                        |     14|
|960   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1356                   |      7|
|961   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1357                   |      7|
|962   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1351        |     16|
|963   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1352                   |      4|
|964   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1353                   |      4|
|965   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1354                   |      4|
|966   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1355                   |      4|
|967   |            \phy_lane[3].receiver_detect_termination_i                                                                                             |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_865    |     37|
|968   |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1345        |      5|
|969   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1348                   |      5|
|970   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1346        |      6|
|971   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1347                   |      6|
|972   |            \phy_lane[3].sync_cdrhold                                                                                                              |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_866         |      4|
|973   |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1344                   |      4|
|974   |            \phy_lane[4].cdr_ctrl_on_eidle_i                                                                                                       |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_867         |     51|
|975   |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1336        |      7|
|976   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1343                   |      7|
|977   |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1337        |      4|
|978   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1342                   |      4|
|979   |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1338        |      4|
|980   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1341                   |      4|
|981   |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1339        |      4|
|982   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1340                   |      4|
|983   |            \phy_lane[4].phy_rxeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_868                  |    139|
|984   |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1310                        |     16|
|985   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1334                   |      6|
|986   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1335                   |     10|
|987   |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1311        |     24|
|988   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1328                   |      4|
|989   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1329                   |      4|
|990   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1330                   |      4|
|991   |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1331                   |      4|
|992   |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1332                   |      4|
|993   |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1333                   |      4|
|994   |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1312        |     12|
|995   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1325                   |      4|
|996   |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1326                   |      4|
|997   |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1327                   |      4|
|998   |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1313        |     24|
|999   |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1319                   |      4|
|1000  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1320                   |      4|
|1001  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1321                   |      4|
|1002  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1322                   |      4|
|1003  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1323                   |      4|
|1004  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1324                   |      4|
|1005  |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1314        |     16|
|1006  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1315                   |      4|
|1007  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1316                   |      4|
|1008  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1317                   |      4|
|1009  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1318                   |      4|
|1010  |            \phy_lane[4].phy_txeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_869                  |    168|
|1011  |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1295        |     31|
|1012  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1304                   |      5|
|1013  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1305                   |      6|
|1014  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1306                   |      5|
|1015  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1307                   |      5|
|1016  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1308                   |      5|
|1017  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1309                   |      5|
|1018  |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1296                        |     14|
|1019  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1302                   |      7|
|1020  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1303                   |      7|
|1021  |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1297        |     16|
|1022  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1298                   |      4|
|1023  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1299                   |      4|
|1024  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1300                   |      4|
|1025  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1301                   |      4|
|1026  |            \phy_lane[4].receiver_detect_termination_i                                                                                             |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_870    |     37|
|1027  |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1291        |      5|
|1028  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1294                   |      5|
|1029  |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1292        |      6|
|1030  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1293                   |      6|
|1031  |            \phy_lane[4].sync_cdrhold                                                                                                              |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_871         |      4|
|1032  |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1290                   |      4|
|1033  |            \phy_lane[5].cdr_ctrl_on_eidle_i                                                                                                       |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_872         |     51|
|1034  |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1282        |      7|
|1035  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1289                   |      7|
|1036  |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1283        |      4|
|1037  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1288                   |      4|
|1038  |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1284        |      4|
|1039  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1287                   |      4|
|1040  |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1285        |      4|
|1041  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1286                   |      4|
|1042  |            \phy_lane[5].phy_rxeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_873                  |    139|
|1043  |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1256                        |     16|
|1044  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1280                   |      6|
|1045  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1281                   |     10|
|1046  |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1257        |     24|
|1047  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1274                   |      4|
|1048  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1275                   |      4|
|1049  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1276                   |      4|
|1050  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1277                   |      4|
|1051  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1278                   |      4|
|1052  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1279                   |      4|
|1053  |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1258        |     12|
|1054  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1271                   |      4|
|1055  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1272                   |      4|
|1056  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1273                   |      4|
|1057  |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1259        |     24|
|1058  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1265                   |      4|
|1059  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1266                   |      4|
|1060  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1267                   |      4|
|1061  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1268                   |      4|
|1062  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1269                   |      4|
|1063  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1270                   |      4|
|1064  |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1260        |     16|
|1065  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1261                   |      4|
|1066  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1262                   |      4|
|1067  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1263                   |      4|
|1068  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1264                   |      4|
|1069  |            \phy_lane[5].phy_txeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_874                  |    168|
|1070  |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1241        |     31|
|1071  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1250                   |      5|
|1072  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1251                   |      6|
|1073  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1252                   |      5|
|1074  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1253                   |      5|
|1075  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1254                   |      5|
|1076  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1255                   |      5|
|1077  |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1242                        |     14|
|1078  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1248                   |      7|
|1079  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1249                   |      7|
|1080  |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1243        |     16|
|1081  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1244                   |      4|
|1082  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1245                   |      4|
|1083  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1246                   |      4|
|1084  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1247                   |      4|
|1085  |            \phy_lane[5].receiver_detect_termination_i                                                                                             |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_875    |     37|
|1086  |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1237        |      5|
|1087  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1240                   |      5|
|1088  |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1238        |      6|
|1089  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1239                   |      6|
|1090  |            \phy_lane[5].sync_cdrhold                                                                                                              |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_876         |      4|
|1091  |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1236                   |      4|
|1092  |            \phy_lane[6].cdr_ctrl_on_eidle_i                                                                                                       |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_877         |     51|
|1093  |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1228        |      7|
|1094  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1235                   |      7|
|1095  |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1229        |      4|
|1096  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1234                   |      4|
|1097  |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1230        |      4|
|1098  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1233                   |      4|
|1099  |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1231        |      4|
|1100  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1232                   |      4|
|1101  |            \phy_lane[6].phy_rxeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_878                  |    139|
|1102  |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1202                        |     16|
|1103  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1226                   |      6|
|1104  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1227                   |     10|
|1105  |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1203        |     24|
|1106  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1220                   |      4|
|1107  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1221                   |      4|
|1108  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1222                   |      4|
|1109  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1223                   |      4|
|1110  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1224                   |      4|
|1111  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1225                   |      4|
|1112  |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1204        |     12|
|1113  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1217                   |      4|
|1114  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1218                   |      4|
|1115  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1219                   |      4|
|1116  |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1205        |     24|
|1117  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1211                   |      4|
|1118  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1212                   |      4|
|1119  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1213                   |      4|
|1120  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1214                   |      4|
|1121  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1215                   |      4|
|1122  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1216                   |      4|
|1123  |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1206        |     16|
|1124  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1207                   |      4|
|1125  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1208                   |      4|
|1126  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1209                   |      4|
|1127  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1210                   |      4|
|1128  |            \phy_lane[6].phy_txeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_879                  |    168|
|1129  |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1187        |     31|
|1130  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1196                   |      5|
|1131  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1197                   |      6|
|1132  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1198                   |      5|
|1133  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1199                   |      5|
|1134  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1200                   |      5|
|1135  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1201                   |      5|
|1136  |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1188                        |     14|
|1137  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1194                   |      7|
|1138  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1195                   |      7|
|1139  |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1189        |     16|
|1140  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1190                   |      4|
|1141  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1191                   |      4|
|1142  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1192                   |      4|
|1143  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1193                   |      4|
|1144  |            \phy_lane[6].receiver_detect_termination_i                                                                                             |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_880    |     37|
|1145  |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1183        |      5|
|1146  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1186                   |      5|
|1147  |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1184        |      6|
|1148  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1185                   |      6|
|1149  |            \phy_lane[6].sync_cdrhold                                                                                                              |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_881         |      4|
|1150  |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1182                   |      4|
|1151  |            \phy_lane[7].cdr_ctrl_on_eidle_i                                                                                                       |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_882         |     51|
|1152  |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1174        |      7|
|1153  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1181                   |      7|
|1154  |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1175        |      4|
|1155  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1180                   |      4|
|1156  |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1176        |      4|
|1157  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1179                   |      4|
|1158  |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1177        |      4|
|1159  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1178                   |      4|
|1160  |            \phy_lane[7].phy_rxeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_883                  |    139|
|1161  |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1148                        |     16|
|1162  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1172                   |      6|
|1163  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1173                   |     10|
|1164  |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1149        |     24|
|1165  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1166                   |      4|
|1166  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1167                   |      4|
|1167  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1168                   |      4|
|1168  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1169                   |      4|
|1169  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1170                   |      4|
|1170  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1171                   |      4|
|1171  |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1150        |     12|
|1172  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1163                   |      4|
|1173  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1164                   |      4|
|1174  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1165                   |      4|
|1175  |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1151        |     24|
|1176  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1157                   |      4|
|1177  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1158                   |      4|
|1178  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1159                   |      4|
|1179  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1160                   |      4|
|1180  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1161                   |      4|
|1181  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1162                   |      4|
|1182  |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1152        |     16|
|1183  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1153                   |      4|
|1184  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1154                   |      4|
|1185  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1155                   |      4|
|1186  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1156                   |      4|
|1187  |            \phy_lane[7].phy_txeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_884                  |    168|
|1188  |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1133        |     31|
|1189  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1142                   |      5|
|1190  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1143                   |      6|
|1191  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1144                   |      5|
|1192  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1145                   |      5|
|1193  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1146                   |      5|
|1194  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1147                   |      5|
|1195  |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1134                        |     14|
|1196  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1140                   |      7|
|1197  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1141                   |      7|
|1198  |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1135        |     16|
|1199  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1136                   |      4|
|1200  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1137                   |      4|
|1201  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1138                   |      4|
|1202  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1139                   |      4|
|1203  |            \phy_lane[7].receiver_detect_termination_i                                                                                             |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_885    |     37|
|1204  |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1129        |      5|
|1205  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1132                   |      5|
|1206  |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1130        |      6|
|1207  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1131                   |      6|
|1208  |            \phy_lane[7].sync_cdrhold                                                                                                              |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_886         |      4|
|1209  |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1128                   |      4|
|1210  |            \phy_lane[8].cdr_ctrl_on_eidle_i                                                                                                       |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_887         |     51|
|1211  |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1120        |      7|
|1212  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1127                   |      7|
|1213  |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1121        |      4|
|1214  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1126                   |      4|
|1215  |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1122        |      4|
|1216  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1125                   |      4|
|1217  |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1123        |      4|
|1218  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1124                   |      4|
|1219  |            \phy_lane[8].phy_rxeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_888                  |    139|
|1220  |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1094                        |     16|
|1221  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1118                   |      6|
|1222  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1119                   |     10|
|1223  |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1095        |     24|
|1224  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1112                   |      4|
|1225  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1113                   |      4|
|1226  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1114                   |      4|
|1227  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1115                   |      4|
|1228  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1116                   |      4|
|1229  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1117                   |      4|
|1230  |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2_1096        |     12|
|1231  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1109                   |      4|
|1232  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1110                   |      4|
|1233  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1111                   |      4|
|1234  |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1097        |     24|
|1235  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1103                   |      4|
|1236  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1104                   |      4|
|1237  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1105                   |      4|
|1238  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1106                   |      4|
|1239  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1107                   |      4|
|1240  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1108                   |      4|
|1241  |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1098        |     16|
|1242  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1099                   |      4|
|1243  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1100                   |      4|
|1244  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1101                   |      4|
|1245  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1102                   |      4|
|1246  |            \phy_lane[8].phy_txeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_889                  |    168|
|1247  |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1079        |     31|
|1248  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1088                   |      5|
|1249  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1089                   |      6|
|1250  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1090                   |      5|
|1251  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1091                   |      5|
|1252  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1092                   |      5|
|1253  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1093                   |      5|
|1254  |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1080                        |     14|
|1255  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1086                   |      7|
|1256  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1087                   |      7|
|1257  |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1081        |     16|
|1258  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1082                   |      4|
|1259  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1083                   |      4|
|1260  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1084                   |      4|
|1261  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1085                   |      4|
|1262  |            \phy_lane[8].receiver_detect_termination_i                                                                                             |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_890    |     37|
|1263  |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1075        |      5|
|1264  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1078                   |      5|
|1265  |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1076        |      6|
|1266  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1077                   |      6|
|1267  |            \phy_lane[8].sync_cdrhold                                                                                                              |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_891         |      4|
|1268  |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1074                   |      4|
|1269  |            \phy_lane[9].cdr_ctrl_on_eidle_i                                                                                                       |design_1_xdma_0_3_pcie4_ip_gt_cdr_ctrl_on_eidle_892         |     51|
|1270  |              sync_gen34                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1066        |      7|
|1271  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1073                   |      7|
|1272  |              sync_gen34_eios_det                                                                                                                  |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1067        |      4|
|1273  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1072                   |      4|
|1274  |              sync_rxcdrreset_in                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1068        |      4|
|1275  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1071                   |      4|
|1276  |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1069        |      4|
|1277  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1070                   |      4|
|1278  |            \phy_lane[9].phy_rxeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_rxeq_893                  |    139|
|1279  |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync_1041                        |     16|
|1280  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1064                   |      6|
|1281  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1065                   |     10|
|1282  |              sync_lffs                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1042        |     24|
|1283  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1058                   |      4|
|1284  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1059                   |      4|
|1285  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1060                   |      4|
|1286  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1061                   |      4|
|1287  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1062                   |      4|
|1288  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1063                   |      4|
|1289  |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized2             |     12|
|1290  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1055                   |      4|
|1291  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1056                   |      4|
|1292  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1057                   |      4|
|1293  |              sync_txcoeff                                                                                                                         |design_1_xdma_0_3_pcie4_ip_sync__parameterized1_1043        |     24|
|1294  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1049                   |      4|
|1295  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1050                   |      4|
|1296  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1051                   |      4|
|1297  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1052                   |      4|
|1298  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1053                   |      4|
|1299  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1054                   |      4|
|1300  |              sync_txpreset                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1044        |     16|
|1301  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1045                   |      4|
|1302  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1046                   |      4|
|1303  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1047                   |      4|
|1304  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1048                   |      4|
|1305  |            \phy_lane[9].phy_txeq_i                                                                                                                |design_1_xdma_0_3_pcie4_ip_gt_phy_txeq_894                  |    168|
|1306  |              sync_coeff                                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync__parameterized1             |     31|
|1307  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1035                   |      5|
|1308  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1036                   |      6|
|1309  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1037                   |      5|
|1310  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1038                   |      5|
|1311  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1039                   |      5|
|1312  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1040                   |      5|
|1313  |              sync_ctrl                                                                                                                            |design_1_xdma_0_3_pcie4_ip_sync                             |     14|
|1314  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1033                   |      7|
|1315  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1034                   |      7|
|1316  |              sync_preset                                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_1028        |     16|
|1317  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1029                   |      4|
|1318  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1030                   |      4|
|1319  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1031                   |      4|
|1320  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1032                   |      4|
|1321  |            \phy_lane[9].receiver_detect_termination_i                                                                                             |design_1_xdma_0_3_pcie4_ip_gt_receiver_detect_rxterm_895    |     37|
|1322  |              sync_mac_in_detect                                                                                                                   |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1024        |      5|
|1323  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1027                   |      5|
|1324  |              sync_rxelecidle                                                                                                                      |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_1025        |      6|
|1325  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1026                   |      6|
|1326  |            \phy_lane[9].sync_cdrhold                                                                                                              |design_1_xdma_0_3_pcie4_ip_sync__parameterized3_896         |      4|
|1327  |              \sync_vec[0].sync_cell_i                                                                                                             |design_1_xdma_0_3_pcie4_ip_sync_cell_1023                   |      4|
|1328  |            phy_rst_i                                                                                                                              |design_1_xdma_0_3_pcie4_ip_gt_phy_rst                       |    638|
|1329  |              sync_cplllock                                                                                                                        |design_1_xdma_0_3_pcie4_ip_sync__parameterized4             |     65|
|1330  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1007                   |      5|
|1331  |                \sync_vec[10].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_1008                   |      4|
|1332  |                \sync_vec[11].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_1009                   |      4|
|1333  |                \sync_vec[12].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_1010                   |      4|
|1334  |                \sync_vec[13].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_1011                   |      4|
|1335  |                \sync_vec[14].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_1012                   |      4|
|1336  |                \sync_vec[15].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_1013                   |      4|
|1337  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1014                   |      4|
|1338  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1015                   |      4|
|1339  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1016                   |      4|
|1340  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1017                   |      4|
|1341  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1018                   |      4|
|1342  |                \sync_vec[6].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1019                   |      4|
|1343  |                \sync_vec[7].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1020                   |      4|
|1344  |                \sync_vec[8].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1021                   |      4|
|1345  |                \sync_vec[9].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1022                   |      4|
|1346  |              sync_gtpowergood                                                                                                                     |design_1_xdma_0_3_pcie4_ip_sync__parameterized4_897         |     64|
|1347  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_991                    |      4|
|1348  |                \sync_vec[10].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_992                    |      4|
|1349  |                \sync_vec[11].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_993                    |      4|
|1350  |                \sync_vec[12].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_994                    |      4|
|1351  |                \sync_vec[13].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_995                    |      4|
|1352  |                \sync_vec[14].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_996                    |      4|
|1353  |                \sync_vec[15].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_997                    |      4|
|1354  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_998                    |      4|
|1355  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_999                    |      4|
|1356  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1000                   |      4|
|1357  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1001                   |      4|
|1358  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1002                   |      4|
|1359  |                \sync_vec[6].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1003                   |      4|
|1360  |                \sync_vec[7].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1004                   |      4|
|1361  |                \sync_vec[8].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1005                   |      4|
|1362  |                \sync_vec[9].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_1006                   |      4|
|1363  |              sync_phystatus                                                                                                                       |design_1_xdma_0_3_pcie4_ip_sync__parameterized4_898         |     73|
|1364  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_975                    |      4|
|1365  |                \sync_vec[10].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_976                    |      4|
|1366  |                \sync_vec[11].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_977                    |      4|
|1367  |                \sync_vec[12].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_978                    |      4|
|1368  |                \sync_vec[13].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_979                    |      5|
|1369  |                \sync_vec[14].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_980                    |      4|
|1370  |                \sync_vec[15].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_981                    |      4|
|1371  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_982                    |      5|
|1372  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_983                    |      4|
|1373  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_984                    |      4|
|1374  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_985                    |      4|
|1375  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_986                    |     10|
|1376  |                \sync_vec[6].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_987                    |      4|
|1377  |                \sync_vec[7].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_988                    |      4|
|1378  |                \sync_vec[8].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_989                    |      4|
|1379  |                \sync_vec[9].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_990                    |      5|
|1380  |              sync_qpll0lock                                                                                                                       |design_1_xdma_0_3_pcie4_ip_sync__parameterized0             |     16|
|1381  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_971                    |      4|
|1382  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_972                    |      4|
|1383  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_973                    |      4|
|1384  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_974                    |      4|
|1385  |              sync_qpll1lock                                                                                                                       |design_1_xdma_0_3_pcie4_ip_sync__parameterized0_899         |     21|
|1386  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_967                    |      4|
|1387  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_968                    |      6|
|1388  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_969                    |      7|
|1389  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_970                    |      4|
|1390  |              sync_rxresetdone                                                                                                                     |design_1_xdma_0_3_pcie4_ip_sync__parameterized4_900         |     71|
|1391  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_951                    |      4|
|1392  |                \sync_vec[10].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_952                    |      5|
|1393  |                \sync_vec[11].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_953                    |      4|
|1394  |                \sync_vec[12].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_954                    |      4|
|1395  |                \sync_vec[13].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_955                    |      5|
|1396  |                \sync_vec[14].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_956                    |      4|
|1397  |                \sync_vec[15].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_957                    |      4|
|1398  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_958                    |      5|
|1399  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_959                    |      5|
|1400  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_960                    |      4|
|1401  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_961                    |      4|
|1402  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_962                    |      6|
|1403  |                \sync_vec[6].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_963                    |      4|
|1404  |                \sync_vec[7].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_964                    |      4|
|1405  |                \sync_vec[8].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_965                    |      4|
|1406  |                \sync_vec[9].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_966                    |      5|
|1407  |              sync_txprogdivresetdone                                                                                                              |design_1_xdma_0_3_pcie4_ip_sync__parameterized4_901         |     73|
|1408  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_935                    |      4|
|1409  |                \sync_vec[10].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_936                    |      4|
|1410  |                \sync_vec[11].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_937                    |      4|
|1411  |                \sync_vec[12].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_938                    |      4|
|1412  |                \sync_vec[13].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_939                    |      5|
|1413  |                \sync_vec[14].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_940                    |      4|
|1414  |                \sync_vec[15].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_941                    |      4|
|1415  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_942                    |      5|
|1416  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_943                    |      4|
|1417  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_944                    |      4|
|1418  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_945                    |      4|
|1419  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_946                    |     10|
|1420  |                \sync_vec[6].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_947                    |      4|
|1421  |                \sync_vec[7].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_948                    |      4|
|1422  |                \sync_vec[8].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_949                    |      4|
|1423  |                \sync_vec[9].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_950                    |      5|
|1424  |              sync_txresetdone                                                                                                                     |design_1_xdma_0_3_pcie4_ip_sync__parameterized4_902         |     72|
|1425  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_919                    |      4|
|1426  |                \sync_vec[10].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_920                    |      9|
|1427  |                \sync_vec[11].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_921                    |      4|
|1428  |                \sync_vec[12].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_922                    |      4|
|1429  |                \sync_vec[13].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_923                    |      5|
|1430  |                \sync_vec[14].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_924                    |      4|
|1431  |                \sync_vec[15].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_925                    |      4|
|1432  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_926                    |      4|
|1433  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_927                    |      5|
|1434  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_928                    |      4|
|1435  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_929                    |      4|
|1436  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_930                    |      5|
|1437  |                \sync_vec[6].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_931                    |      4|
|1438  |                \sync_vec[7].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_932                    |      4|
|1439  |                \sync_vec[8].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_933                    |      4|
|1440  |                \sync_vec[9].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_934                    |      4|
|1441  |              sync_txsync_done                                                                                                                     |design_1_xdma_0_3_pcie4_ip_sync__parameterized4_903         |     72|
|1442  |                \sync_vec[0].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell                        |      4|
|1443  |                \sync_vec[10].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_904                    |      4|
|1444  |                \sync_vec[11].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_905                    |      4|
|1445  |                \sync_vec[12].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_906                    |      4|
|1446  |                \sync_vec[13].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_907                    |      5|
|1447  |                \sync_vec[14].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_908                    |      4|
|1448  |                \sync_vec[15].sync_cell_i                                                                                                          |design_1_xdma_0_3_pcie4_ip_sync_cell_909                    |      4|
|1449  |                \sync_vec[1].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_910                    |      5|
|1450  |                \sync_vec[2].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_911                    |      4|
|1451  |                \sync_vec[3].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_912                    |      4|
|1452  |                \sync_vec[4].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_913                    |      4|
|1453  |                \sync_vec[5].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_914                    |      8|
|1454  |                \sync_vec[6].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_915                    |      4|
|1455  |                \sync_vec[7].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_916                    |      4|
|1456  |                \sync_vec[8].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_917                    |      4|
|1457  |                \sync_vec[9].sync_cell_i                                                                                                           |design_1_xdma_0_3_pcie4_ip_sync_cell_918                    |      6|
|1458  |          phy_pipeline                                                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_pipeline                     |   2449|
|1459  |            as_cdr_hold_req_chain                                                                                                                  |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1     |      2|
|1460  |            as_mac_in_detect_chain                                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2     |      1|
|1461  |            \per_lane_ff_chain[0].phy_phystatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3     |     16|
|1462  |            \per_lane_ff_chain[0].phy_rxdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain                     |     96|
|1463  |            \per_lane_ff_chain[0].phy_rxdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_392 |      1|
|1464  |            \per_lane_ff_chain[0].phy_rxdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0     |      2|
|1465  |            \per_lane_ff_chain[0].phy_rxelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_393 |      1|
|1466  |            \per_lane_ff_chain[0].phy_rxeq_adapt_done_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_394 |      1|
|1467  |            \per_lane_ff_chain[0].phy_rxeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_395 |      2|
|1468  |            \per_lane_ff_chain[0].phy_rxeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_396 |      1|
|1469  |            \per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7     |      1|
|1470  |            \per_lane_ff_chain[0].phy_rxeq_preset_sel_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_397 |      1|
|1471  |            \per_lane_ff_chain[0].phy_rxpolarity_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_398 |      1|
|1472  |            \per_lane_ff_chain[0].phy_rxstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_399 |      4|
|1473  |            \per_lane_ff_chain[0].phy_rxstatus_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4     |      3|
|1474  |            \per_lane_ff_chain[0].phy_rxsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_400 |      2|
|1475  |            \per_lane_ff_chain[0].phy_rxvalid_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_401 |      1|
|1476  |            \per_lane_ff_chain[0].phy_txcompliance_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_402 |      1|
|1477  |            \per_lane_ff_chain[0].phy_txdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_403                 |     32|
|1478  |            \per_lane_ff_chain[0].phy_txdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_404 |      1|
|1479  |            \per_lane_ff_chain[0].phy_txdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_405 |      2|
|1480  |            \per_lane_ff_chain[0].phy_txelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_406 |      1|
|1481  |            \per_lane_ff_chain[0].phy_txeq_coeff_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6     |      2|
|1482  |            \per_lane_ff_chain[0].phy_txeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_407 |      2|
|1483  |            \per_lane_ff_chain[0].phy_txeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_408 |      1|
|1484  |            \per_lane_ff_chain[0].phy_txeq_new_coeff_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_409 |     16|
|1485  |            \per_lane_ff_chain[0].phy_txeq_preset_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5     |      4|
|1486  |            \per_lane_ff_chain[0].phy_txstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_410 |      1|
|1487  |            \per_lane_ff_chain[0].phy_txsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_411 |      2|
|1488  |            \per_lane_ff_chain[10].phy_phystatus_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_412 |      1|
|1489  |            \per_lane_ff_chain[10].phy_rxdata_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_413                 |     32|
|1490  |            \per_lane_ff_chain[10].phy_rxdata_valid_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_414 |      1|
|1491  |            \per_lane_ff_chain[10].phy_rxdatak_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_415 |      2|
|1492  |            \per_lane_ff_chain[10].phy_rxelecidle_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_416 |      1|
|1493  |            \per_lane_ff_chain[10].phy_rxeq_adapt_done_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_417 |      1|
|1494  |            \per_lane_ff_chain[10].phy_rxeq_ctrl_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_418 |      2|
|1495  |            \per_lane_ff_chain[10].phy_rxeq_done_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_419 |      1|
|1496  |            \per_lane_ff_chain[10].phy_rxeq_new_txcoeff_chain                                                                                      |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_420 |      1|
|1497  |            \per_lane_ff_chain[10].phy_rxeq_preset_sel_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_421 |      1|
|1498  |            \per_lane_ff_chain[10].phy_rxpolarity_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_422 |      1|
|1499  |            \per_lane_ff_chain[10].phy_rxstart_block_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_423 |      4|
|1500  |            \per_lane_ff_chain[10].phy_rxstatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_424 |      3|
|1501  |            \per_lane_ff_chain[10].phy_rxsync_header_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_425 |      2|
|1502  |            \per_lane_ff_chain[10].phy_rxvalid_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_426 |      1|
|1503  |            \per_lane_ff_chain[10].phy_txcompliance_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_427 |      1|
|1504  |            \per_lane_ff_chain[10].phy_txdata_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_428                 |     32|
|1505  |            \per_lane_ff_chain[10].phy_txdata_valid_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_429 |      1|
|1506  |            \per_lane_ff_chain[10].phy_txdatak_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_430 |      2|
|1507  |            \per_lane_ff_chain[10].phy_txelecidle_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_431 |      1|
|1508  |            \per_lane_ff_chain[10].phy_txeq_coeff_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_432 |      2|
|1509  |            \per_lane_ff_chain[10].phy_txeq_ctrl_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_433 |      2|
|1510  |            \per_lane_ff_chain[10].phy_txeq_done_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_434 |      1|
|1511  |            \per_lane_ff_chain[10].phy_txeq_new_coeff_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_435 |     16|
|1512  |            \per_lane_ff_chain[10].phy_txeq_preset_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_436 |      4|
|1513  |            \per_lane_ff_chain[10].phy_txstart_block_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_437 |      1|
|1514  |            \per_lane_ff_chain[10].phy_txsync_header_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_438 |      2|
|1515  |            \per_lane_ff_chain[11].phy_phystatus_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_439 |      1|
|1516  |            \per_lane_ff_chain[11].phy_rxdata_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_440                 |     32|
|1517  |            \per_lane_ff_chain[11].phy_rxdata_valid_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_441 |      1|
|1518  |            \per_lane_ff_chain[11].phy_rxdatak_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_442 |      2|
|1519  |            \per_lane_ff_chain[11].phy_rxelecidle_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_443 |      1|
|1520  |            \per_lane_ff_chain[11].phy_rxeq_adapt_done_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_444 |      1|
|1521  |            \per_lane_ff_chain[11].phy_rxeq_ctrl_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_445 |      2|
|1522  |            \per_lane_ff_chain[11].phy_rxeq_done_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_446 |      1|
|1523  |            \per_lane_ff_chain[11].phy_rxeq_new_txcoeff_chain                                                                                      |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_447 |      1|
|1524  |            \per_lane_ff_chain[11].phy_rxeq_preset_sel_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_448 |      1|
|1525  |            \per_lane_ff_chain[11].phy_rxpolarity_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_449 |      1|
|1526  |            \per_lane_ff_chain[11].phy_rxstart_block_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_450 |      4|
|1527  |            \per_lane_ff_chain[11].phy_rxstatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_451 |      3|
|1528  |            \per_lane_ff_chain[11].phy_rxsync_header_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_452 |      2|
|1529  |            \per_lane_ff_chain[11].phy_rxvalid_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_453 |      1|
|1530  |            \per_lane_ff_chain[11].phy_txcompliance_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_454 |      1|
|1531  |            \per_lane_ff_chain[11].phy_txdata_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_455                 |     32|
|1532  |            \per_lane_ff_chain[11].phy_txdata_valid_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_456 |      1|
|1533  |            \per_lane_ff_chain[11].phy_txdatak_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_457 |      2|
|1534  |            \per_lane_ff_chain[11].phy_txelecidle_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_458 |      1|
|1535  |            \per_lane_ff_chain[11].phy_txeq_coeff_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_459 |      2|
|1536  |            \per_lane_ff_chain[11].phy_txeq_ctrl_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_460 |      2|
|1537  |            \per_lane_ff_chain[11].phy_txeq_done_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_461 |      1|
|1538  |            \per_lane_ff_chain[11].phy_txeq_new_coeff_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_462 |     16|
|1539  |            \per_lane_ff_chain[11].phy_txeq_preset_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_463 |      4|
|1540  |            \per_lane_ff_chain[11].phy_txstart_block_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_464 |      1|
|1541  |            \per_lane_ff_chain[11].phy_txsync_header_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_465 |      2|
|1542  |            \per_lane_ff_chain[12].phy_phystatus_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_466 |      1|
|1543  |            \per_lane_ff_chain[12].phy_rxdata_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_467                 |     32|
|1544  |            \per_lane_ff_chain[12].phy_rxdata_valid_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_468 |      1|
|1545  |            \per_lane_ff_chain[12].phy_rxdatak_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_469 |      2|
|1546  |            \per_lane_ff_chain[12].phy_rxelecidle_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_470 |      1|
|1547  |            \per_lane_ff_chain[12].phy_rxeq_adapt_done_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_471 |      1|
|1548  |            \per_lane_ff_chain[12].phy_rxeq_ctrl_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_472 |      2|
|1549  |            \per_lane_ff_chain[12].phy_rxeq_done_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_473 |      1|
|1550  |            \per_lane_ff_chain[12].phy_rxeq_new_txcoeff_chain                                                                                      |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_474 |      1|
|1551  |            \per_lane_ff_chain[12].phy_rxeq_preset_sel_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_475 |      1|
|1552  |            \per_lane_ff_chain[12].phy_rxpolarity_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_476 |      1|
|1553  |            \per_lane_ff_chain[12].phy_rxstart_block_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_477 |      4|
|1554  |            \per_lane_ff_chain[12].phy_rxstatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_478 |      3|
|1555  |            \per_lane_ff_chain[12].phy_rxsync_header_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_479 |      2|
|1556  |            \per_lane_ff_chain[12].phy_rxvalid_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_480 |      1|
|1557  |            \per_lane_ff_chain[12].phy_txcompliance_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_481 |      1|
|1558  |            \per_lane_ff_chain[12].phy_txdata_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_482                 |     32|
|1559  |            \per_lane_ff_chain[12].phy_txdata_valid_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_483 |      1|
|1560  |            \per_lane_ff_chain[12].phy_txdatak_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_484 |      2|
|1561  |            \per_lane_ff_chain[12].phy_txelecidle_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_485 |      1|
|1562  |            \per_lane_ff_chain[12].phy_txeq_coeff_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_486 |      2|
|1563  |            \per_lane_ff_chain[12].phy_txeq_ctrl_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_487 |      2|
|1564  |            \per_lane_ff_chain[12].phy_txeq_done_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_488 |      1|
|1565  |            \per_lane_ff_chain[12].phy_txeq_new_coeff_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_489 |     16|
|1566  |            \per_lane_ff_chain[12].phy_txeq_preset_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_490 |      4|
|1567  |            \per_lane_ff_chain[12].phy_txsync_header_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_491 |      2|
|1568  |            \per_lane_ff_chain[13].phy_phystatus_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_492 |      1|
|1569  |            \per_lane_ff_chain[13].phy_rxdata_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_493                 |     32|
|1570  |            \per_lane_ff_chain[13].phy_rxdata_valid_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_494 |      1|
|1571  |            \per_lane_ff_chain[13].phy_rxdatak_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_495 |      2|
|1572  |            \per_lane_ff_chain[13].phy_rxelecidle_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_496 |      1|
|1573  |            \per_lane_ff_chain[13].phy_rxeq_adapt_done_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_497 |      1|
|1574  |            \per_lane_ff_chain[13].phy_rxeq_ctrl_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_498 |      2|
|1575  |            \per_lane_ff_chain[13].phy_rxeq_done_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_499 |      1|
|1576  |            \per_lane_ff_chain[13].phy_rxeq_new_txcoeff_chain                                                                                      |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_500 |      1|
|1577  |            \per_lane_ff_chain[13].phy_rxeq_preset_sel_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_501 |      1|
|1578  |            \per_lane_ff_chain[13].phy_rxpolarity_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_502 |      1|
|1579  |            \per_lane_ff_chain[13].phy_rxstart_block_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_503 |      4|
|1580  |            \per_lane_ff_chain[13].phy_rxstatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_504 |      3|
|1581  |            \per_lane_ff_chain[13].phy_rxsync_header_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_505 |      2|
|1582  |            \per_lane_ff_chain[13].phy_rxvalid_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_506 |      1|
|1583  |            \per_lane_ff_chain[13].phy_txcompliance_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_507 |      1|
|1584  |            \per_lane_ff_chain[13].phy_txdata_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_508                 |     32|
|1585  |            \per_lane_ff_chain[13].phy_txdata_valid_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_509 |      1|
|1586  |            \per_lane_ff_chain[13].phy_txdatak_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_510 |      2|
|1587  |            \per_lane_ff_chain[13].phy_txelecidle_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_511 |      1|
|1588  |            \per_lane_ff_chain[13].phy_txeq_coeff_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_512 |      2|
|1589  |            \per_lane_ff_chain[13].phy_txeq_ctrl_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_513 |      2|
|1590  |            \per_lane_ff_chain[13].phy_txeq_done_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_514 |      1|
|1591  |            \per_lane_ff_chain[13].phy_txeq_new_coeff_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_515 |     16|
|1592  |            \per_lane_ff_chain[13].phy_txeq_preset_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_516 |      4|
|1593  |            \per_lane_ff_chain[13].phy_txsync_header_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_517 |      2|
|1594  |            \per_lane_ff_chain[14].phy_phystatus_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_518 |      1|
|1595  |            \per_lane_ff_chain[14].phy_rxdata_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_519                 |     32|
|1596  |            \per_lane_ff_chain[14].phy_rxdata_valid_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_520 |      1|
|1597  |            \per_lane_ff_chain[14].phy_rxdatak_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_521 |      2|
|1598  |            \per_lane_ff_chain[14].phy_rxelecidle_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_522 |      1|
|1599  |            \per_lane_ff_chain[14].phy_rxeq_adapt_done_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_523 |      1|
|1600  |            \per_lane_ff_chain[14].phy_rxeq_ctrl_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_524 |      2|
|1601  |            \per_lane_ff_chain[14].phy_rxeq_done_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_525 |      1|
|1602  |            \per_lane_ff_chain[14].phy_rxeq_new_txcoeff_chain                                                                                      |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_526 |      1|
|1603  |            \per_lane_ff_chain[14].phy_rxeq_preset_sel_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_527 |      1|
|1604  |            \per_lane_ff_chain[14].phy_rxpolarity_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_528 |      1|
|1605  |            \per_lane_ff_chain[14].phy_rxstart_block_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_529 |      4|
|1606  |            \per_lane_ff_chain[14].phy_rxstatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_530 |      3|
|1607  |            \per_lane_ff_chain[14].phy_rxsync_header_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_531 |      2|
|1608  |            \per_lane_ff_chain[14].phy_rxvalid_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_532 |      1|
|1609  |            \per_lane_ff_chain[14].phy_txcompliance_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_533 |      1|
|1610  |            \per_lane_ff_chain[14].phy_txdata_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_534                 |     32|
|1611  |            \per_lane_ff_chain[14].phy_txdata_valid_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_535 |      1|
|1612  |            \per_lane_ff_chain[14].phy_txdatak_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_536 |      2|
|1613  |            \per_lane_ff_chain[14].phy_txelecidle_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_537 |      1|
|1614  |            \per_lane_ff_chain[14].phy_txeq_coeff_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_538 |      2|
|1615  |            \per_lane_ff_chain[14].phy_txeq_ctrl_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_539 |      2|
|1616  |            \per_lane_ff_chain[14].phy_txeq_done_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_540 |      1|
|1617  |            \per_lane_ff_chain[14].phy_txeq_new_coeff_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_541 |     16|
|1618  |            \per_lane_ff_chain[14].phy_txeq_preset_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_542 |      4|
|1619  |            \per_lane_ff_chain[14].phy_txsync_header_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_543 |      2|
|1620  |            \per_lane_ff_chain[15].phy_phystatus_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_544 |      1|
|1621  |            \per_lane_ff_chain[15].phy_rxdata_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_545                 |     32|
|1622  |            \per_lane_ff_chain[15].phy_rxdata_valid_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_546 |      1|
|1623  |            \per_lane_ff_chain[15].phy_rxdatak_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_547 |      2|
|1624  |            \per_lane_ff_chain[15].phy_rxelecidle_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_548 |      1|
|1625  |            \per_lane_ff_chain[15].phy_rxeq_adapt_done_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_549 |      1|
|1626  |            \per_lane_ff_chain[15].phy_rxeq_ctrl_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_550 |      2|
|1627  |            \per_lane_ff_chain[15].phy_rxeq_done_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_551 |      1|
|1628  |            \per_lane_ff_chain[15].phy_rxeq_new_txcoeff_chain                                                                                      |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_552 |      1|
|1629  |            \per_lane_ff_chain[15].phy_rxeq_preset_sel_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_553 |      1|
|1630  |            \per_lane_ff_chain[15].phy_rxeq_txpreset_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_554 |      4|
|1631  |            \per_lane_ff_chain[15].phy_rxpolarity_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_555 |      1|
|1632  |            \per_lane_ff_chain[15].phy_rxstart_block_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_556 |      4|
|1633  |            \per_lane_ff_chain[15].phy_rxstatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_557 |      3|
|1634  |            \per_lane_ff_chain[15].phy_rxsync_header_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_558 |      2|
|1635  |            \per_lane_ff_chain[15].phy_rxvalid_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_559 |      1|
|1636  |            \per_lane_ff_chain[15].phy_txcompliance_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_560 |      1|
|1637  |            \per_lane_ff_chain[15].phy_txdata_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_561                 |     32|
|1638  |            \per_lane_ff_chain[15].phy_txdata_valid_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_562 |      1|
|1639  |            \per_lane_ff_chain[15].phy_txdatak_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_563 |      2|
|1640  |            \per_lane_ff_chain[15].phy_txelecidle_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_564 |      1|
|1641  |            \per_lane_ff_chain[15].phy_txeq_coeff_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_565 |      2|
|1642  |            \per_lane_ff_chain[15].phy_txeq_ctrl_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_566 |      2|
|1643  |            \per_lane_ff_chain[15].phy_txeq_done_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_567 |      1|
|1644  |            \per_lane_ff_chain[15].phy_txeq_new_coeff_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_568 |     16|
|1645  |            \per_lane_ff_chain[15].phy_txeq_preset_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_569 |      4|
|1646  |            \per_lane_ff_chain[15].phy_txstart_block_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_570 |      1|
|1647  |            \per_lane_ff_chain[15].phy_txsync_header_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_571 |      2|
|1648  |            \per_lane_ff_chain[1].phy_phystatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_572 |      1|
|1649  |            \per_lane_ff_chain[1].phy_rxdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_573                 |     96|
|1650  |            \per_lane_ff_chain[1].phy_rxdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_574 |      1|
|1651  |            \per_lane_ff_chain[1].phy_rxdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_575 |      2|
|1652  |            \per_lane_ff_chain[1].phy_rxelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_576 |      1|
|1653  |            \per_lane_ff_chain[1].phy_rxeq_adapt_done_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_577 |      1|
|1654  |            \per_lane_ff_chain[1].phy_rxeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_578 |      2|
|1655  |            \per_lane_ff_chain[1].phy_rxeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_579 |      1|
|1656  |            \per_lane_ff_chain[1].phy_rxeq_new_txcoeff_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_580 |      1|
|1657  |            \per_lane_ff_chain[1].phy_rxeq_preset_sel_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_581 |      1|
|1658  |            \per_lane_ff_chain[1].phy_rxpolarity_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_582 |      1|
|1659  |            \per_lane_ff_chain[1].phy_rxstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_583 |      4|
|1660  |            \per_lane_ff_chain[1].phy_rxstatus_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_584 |      3|
|1661  |            \per_lane_ff_chain[1].phy_rxsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_585 |      2|
|1662  |            \per_lane_ff_chain[1].phy_rxvalid_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_586 |      1|
|1663  |            \per_lane_ff_chain[1].phy_txcompliance_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_587 |      1|
|1664  |            \per_lane_ff_chain[1].phy_txdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_588                 |     32|
|1665  |            \per_lane_ff_chain[1].phy_txdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_589 |      1|
|1666  |            \per_lane_ff_chain[1].phy_txdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_590 |      2|
|1667  |            \per_lane_ff_chain[1].phy_txelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_591 |      1|
|1668  |            \per_lane_ff_chain[1].phy_txeq_coeff_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_592 |      2|
|1669  |            \per_lane_ff_chain[1].phy_txeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_593 |      2|
|1670  |            \per_lane_ff_chain[1].phy_txeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_594 |      1|
|1671  |            \per_lane_ff_chain[1].phy_txeq_new_coeff_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_595 |     16|
|1672  |            \per_lane_ff_chain[1].phy_txeq_preset_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_596 |      4|
|1673  |            \per_lane_ff_chain[1].phy_txstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_597 |      1|
|1674  |            \per_lane_ff_chain[1].phy_txsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_598 |      2|
|1675  |            \per_lane_ff_chain[2].phy_phystatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_599 |      1|
|1676  |            \per_lane_ff_chain[2].phy_rxdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_600                 |     96|
|1677  |            \per_lane_ff_chain[2].phy_rxdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_601 |      1|
|1678  |            \per_lane_ff_chain[2].phy_rxdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_602 |      2|
|1679  |            \per_lane_ff_chain[2].phy_rxelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_603 |      1|
|1680  |            \per_lane_ff_chain[2].phy_rxeq_adapt_done_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_604 |      1|
|1681  |            \per_lane_ff_chain[2].phy_rxeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_605 |      2|
|1682  |            \per_lane_ff_chain[2].phy_rxeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_606 |      1|
|1683  |            \per_lane_ff_chain[2].phy_rxeq_new_txcoeff_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_607 |      1|
|1684  |            \per_lane_ff_chain[2].phy_rxeq_preset_sel_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_608 |      1|
|1685  |            \per_lane_ff_chain[2].phy_rxpolarity_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_609 |      1|
|1686  |            \per_lane_ff_chain[2].phy_rxstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_610 |      4|
|1687  |            \per_lane_ff_chain[2].phy_rxstatus_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_611 |      3|
|1688  |            \per_lane_ff_chain[2].phy_rxsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_612 |      2|
|1689  |            \per_lane_ff_chain[2].phy_rxvalid_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_613 |      1|
|1690  |            \per_lane_ff_chain[2].phy_txcompliance_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_614 |      1|
|1691  |            \per_lane_ff_chain[2].phy_txdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_615                 |     32|
|1692  |            \per_lane_ff_chain[2].phy_txdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_616 |      1|
|1693  |            \per_lane_ff_chain[2].phy_txdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_617 |      2|
|1694  |            \per_lane_ff_chain[2].phy_txelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_618 |      1|
|1695  |            \per_lane_ff_chain[2].phy_txeq_coeff_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_619 |      2|
|1696  |            \per_lane_ff_chain[2].phy_txeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_620 |      2|
|1697  |            \per_lane_ff_chain[2].phy_txeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_621 |      1|
|1698  |            \per_lane_ff_chain[2].phy_txeq_new_coeff_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_622 |     16|
|1699  |            \per_lane_ff_chain[2].phy_txeq_preset_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_623 |      4|
|1700  |            \per_lane_ff_chain[2].phy_txstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_624 |      1|
|1701  |            \per_lane_ff_chain[2].phy_txsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_625 |      2|
|1702  |            \per_lane_ff_chain[3].phy_phystatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_626 |      1|
|1703  |            \per_lane_ff_chain[3].phy_rxdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_627                 |     96|
|1704  |            \per_lane_ff_chain[3].phy_rxdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_628 |      1|
|1705  |            \per_lane_ff_chain[3].phy_rxdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_629 |      2|
|1706  |            \per_lane_ff_chain[3].phy_rxelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_630 |      1|
|1707  |            \per_lane_ff_chain[3].phy_rxeq_adapt_done_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_631 |      1|
|1708  |            \per_lane_ff_chain[3].phy_rxeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_632 |      2|
|1709  |            \per_lane_ff_chain[3].phy_rxeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_633 |      1|
|1710  |            \per_lane_ff_chain[3].phy_rxeq_new_txcoeff_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_634 |      1|
|1711  |            \per_lane_ff_chain[3].phy_rxeq_preset_sel_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_635 |      1|
|1712  |            \per_lane_ff_chain[3].phy_rxpolarity_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_636 |      1|
|1713  |            \per_lane_ff_chain[3].phy_rxstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_637 |      4|
|1714  |            \per_lane_ff_chain[3].phy_rxstatus_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_638 |      3|
|1715  |            \per_lane_ff_chain[3].phy_rxsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_639 |      2|
|1716  |            \per_lane_ff_chain[3].phy_rxvalid_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_640 |      1|
|1717  |            \per_lane_ff_chain[3].phy_txcompliance_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_641 |      1|
|1718  |            \per_lane_ff_chain[3].phy_txdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_642                 |     32|
|1719  |            \per_lane_ff_chain[3].phy_txdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_643 |      1|
|1720  |            \per_lane_ff_chain[3].phy_txdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_644 |      2|
|1721  |            \per_lane_ff_chain[3].phy_txelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_645 |      1|
|1722  |            \per_lane_ff_chain[3].phy_txeq_coeff_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_646 |      2|
|1723  |            \per_lane_ff_chain[3].phy_txeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_647 |      2|
|1724  |            \per_lane_ff_chain[3].phy_txeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_648 |      1|
|1725  |            \per_lane_ff_chain[3].phy_txeq_new_coeff_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_649 |     16|
|1726  |            \per_lane_ff_chain[3].phy_txeq_preset_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_650 |      4|
|1727  |            \per_lane_ff_chain[3].phy_txstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_651 |      1|
|1728  |            \per_lane_ff_chain[3].phy_txsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_652 |      2|
|1729  |            \per_lane_ff_chain[4].phy_phystatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_653 |      1|
|1730  |            \per_lane_ff_chain[4].phy_rxdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_654                 |     96|
|1731  |            \per_lane_ff_chain[4].phy_rxdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_655 |      1|
|1732  |            \per_lane_ff_chain[4].phy_rxdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_656 |      2|
|1733  |            \per_lane_ff_chain[4].phy_rxelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_657 |      1|
|1734  |            \per_lane_ff_chain[4].phy_rxeq_adapt_done_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_658 |      1|
|1735  |            \per_lane_ff_chain[4].phy_rxeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_659 |      2|
|1736  |            \per_lane_ff_chain[4].phy_rxeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_660 |      1|
|1737  |            \per_lane_ff_chain[4].phy_rxeq_new_txcoeff_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_661 |      1|
|1738  |            \per_lane_ff_chain[4].phy_rxeq_preset_sel_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_662 |      1|
|1739  |            \per_lane_ff_chain[4].phy_rxpolarity_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_663 |      1|
|1740  |            \per_lane_ff_chain[4].phy_rxstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_664 |      4|
|1741  |            \per_lane_ff_chain[4].phy_rxstatus_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_665 |      3|
|1742  |            \per_lane_ff_chain[4].phy_rxsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_666 |      2|
|1743  |            \per_lane_ff_chain[4].phy_rxvalid_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_667 |      1|
|1744  |            \per_lane_ff_chain[4].phy_txcompliance_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_668 |      1|
|1745  |            \per_lane_ff_chain[4].phy_txdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_669                 |     32|
|1746  |            \per_lane_ff_chain[4].phy_txdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_670 |      1|
|1747  |            \per_lane_ff_chain[4].phy_txdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_671 |      2|
|1748  |            \per_lane_ff_chain[4].phy_txelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_672 |      1|
|1749  |            \per_lane_ff_chain[4].phy_txeq_coeff_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_673 |      2|
|1750  |            \per_lane_ff_chain[4].phy_txeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_674 |      2|
|1751  |            \per_lane_ff_chain[4].phy_txeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_675 |      1|
|1752  |            \per_lane_ff_chain[4].phy_txeq_new_coeff_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_676 |     16|
|1753  |            \per_lane_ff_chain[4].phy_txeq_preset_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_677 |      4|
|1754  |            \per_lane_ff_chain[4].phy_txstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_678 |      1|
|1755  |            \per_lane_ff_chain[4].phy_txsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_679 |      2|
|1756  |            \per_lane_ff_chain[5].phy_phystatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_680 |      1|
|1757  |            \per_lane_ff_chain[5].phy_rxdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_681                 |     96|
|1758  |            \per_lane_ff_chain[5].phy_rxdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_682 |      1|
|1759  |            \per_lane_ff_chain[5].phy_rxdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_683 |      2|
|1760  |            \per_lane_ff_chain[5].phy_rxelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_684 |      1|
|1761  |            \per_lane_ff_chain[5].phy_rxeq_adapt_done_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_685 |      1|
|1762  |            \per_lane_ff_chain[5].phy_rxeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_686 |      2|
|1763  |            \per_lane_ff_chain[5].phy_rxeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_687 |      1|
|1764  |            \per_lane_ff_chain[5].phy_rxeq_new_txcoeff_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_688 |      1|
|1765  |            \per_lane_ff_chain[5].phy_rxeq_preset_sel_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_689 |      1|
|1766  |            \per_lane_ff_chain[5].phy_rxpolarity_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_690 |      1|
|1767  |            \per_lane_ff_chain[5].phy_rxstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_691 |      4|
|1768  |            \per_lane_ff_chain[5].phy_rxstatus_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_692 |      3|
|1769  |            \per_lane_ff_chain[5].phy_rxsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_693 |      2|
|1770  |            \per_lane_ff_chain[5].phy_rxvalid_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_694 |      1|
|1771  |            \per_lane_ff_chain[5].phy_txcompliance_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_695 |      1|
|1772  |            \per_lane_ff_chain[5].phy_txdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_696                 |     32|
|1773  |            \per_lane_ff_chain[5].phy_txdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_697 |      1|
|1774  |            \per_lane_ff_chain[5].phy_txdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_698 |      2|
|1775  |            \per_lane_ff_chain[5].phy_txelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_699 |      1|
|1776  |            \per_lane_ff_chain[5].phy_txeq_coeff_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_700 |      2|
|1777  |            \per_lane_ff_chain[5].phy_txeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_701 |      2|
|1778  |            \per_lane_ff_chain[5].phy_txeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_702 |      1|
|1779  |            \per_lane_ff_chain[5].phy_txeq_new_coeff_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_703 |     16|
|1780  |            \per_lane_ff_chain[5].phy_txeq_preset_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_704 |      4|
|1781  |            \per_lane_ff_chain[5].phy_txstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_705 |      1|
|1782  |            \per_lane_ff_chain[5].phy_txsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_706 |      2|
|1783  |            \per_lane_ff_chain[6].phy_phystatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_707 |      1|
|1784  |            \per_lane_ff_chain[6].phy_rxdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_708                 |     96|
|1785  |            \per_lane_ff_chain[6].phy_rxdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_709 |      1|
|1786  |            \per_lane_ff_chain[6].phy_rxdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_710 |      2|
|1787  |            \per_lane_ff_chain[6].phy_rxelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_711 |      1|
|1788  |            \per_lane_ff_chain[6].phy_rxeq_adapt_done_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_712 |      1|
|1789  |            \per_lane_ff_chain[6].phy_rxeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_713 |      2|
|1790  |            \per_lane_ff_chain[6].phy_rxeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_714 |      1|
|1791  |            \per_lane_ff_chain[6].phy_rxeq_new_txcoeff_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_715 |      1|
|1792  |            \per_lane_ff_chain[6].phy_rxeq_preset_sel_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_716 |      1|
|1793  |            \per_lane_ff_chain[6].phy_rxpolarity_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_717 |      1|
|1794  |            \per_lane_ff_chain[6].phy_rxstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_718 |      4|
|1795  |            \per_lane_ff_chain[6].phy_rxstatus_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_719 |      3|
|1796  |            \per_lane_ff_chain[6].phy_rxsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_720 |      2|
|1797  |            \per_lane_ff_chain[6].phy_rxvalid_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_721 |      1|
|1798  |            \per_lane_ff_chain[6].phy_txcompliance_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_722 |      1|
|1799  |            \per_lane_ff_chain[6].phy_txdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_723                 |     32|
|1800  |            \per_lane_ff_chain[6].phy_txdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_724 |      1|
|1801  |            \per_lane_ff_chain[6].phy_txdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_725 |      2|
|1802  |            \per_lane_ff_chain[6].phy_txelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_726 |      1|
|1803  |            \per_lane_ff_chain[6].phy_txeq_coeff_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_727 |      2|
|1804  |            \per_lane_ff_chain[6].phy_txeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_728 |      2|
|1805  |            \per_lane_ff_chain[6].phy_txeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_729 |      1|
|1806  |            \per_lane_ff_chain[6].phy_txeq_new_coeff_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_730 |     16|
|1807  |            \per_lane_ff_chain[6].phy_txeq_preset_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_731 |      4|
|1808  |            \per_lane_ff_chain[6].phy_txstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_732 |      1|
|1809  |            \per_lane_ff_chain[6].phy_txsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_733 |      2|
|1810  |            \per_lane_ff_chain[7].phy_phystatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_734 |      1|
|1811  |            \per_lane_ff_chain[7].phy_rxdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_735                 |     96|
|1812  |            \per_lane_ff_chain[7].phy_rxdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_736 |      1|
|1813  |            \per_lane_ff_chain[7].phy_rxdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_737 |      2|
|1814  |            \per_lane_ff_chain[7].phy_rxelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_738 |      1|
|1815  |            \per_lane_ff_chain[7].phy_rxeq_adapt_done_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_739 |      1|
|1816  |            \per_lane_ff_chain[7].phy_rxeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_740 |      2|
|1817  |            \per_lane_ff_chain[7].phy_rxeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_741 |      1|
|1818  |            \per_lane_ff_chain[7].phy_rxeq_new_txcoeff_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_742 |      1|
|1819  |            \per_lane_ff_chain[7].phy_rxeq_preset_sel_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_743 |      1|
|1820  |            \per_lane_ff_chain[7].phy_rxpolarity_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_744 |      1|
|1821  |            \per_lane_ff_chain[7].phy_rxstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_745 |      4|
|1822  |            \per_lane_ff_chain[7].phy_rxstatus_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_746 |      3|
|1823  |            \per_lane_ff_chain[7].phy_rxsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_747 |      2|
|1824  |            \per_lane_ff_chain[7].phy_rxvalid_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_748 |      1|
|1825  |            \per_lane_ff_chain[7].phy_txcompliance_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_749 |      1|
|1826  |            \per_lane_ff_chain[7].phy_txdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_750                 |     32|
|1827  |            \per_lane_ff_chain[7].phy_txdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_751 |      1|
|1828  |            \per_lane_ff_chain[7].phy_txdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_752 |      2|
|1829  |            \per_lane_ff_chain[7].phy_txelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_753 |      1|
|1830  |            \per_lane_ff_chain[7].phy_txeq_coeff_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_754 |      2|
|1831  |            \per_lane_ff_chain[7].phy_txeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_755 |      2|
|1832  |            \per_lane_ff_chain[7].phy_txeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_756 |      1|
|1833  |            \per_lane_ff_chain[7].phy_txeq_new_coeff_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_757 |     16|
|1834  |            \per_lane_ff_chain[7].phy_txeq_preset_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_758 |      4|
|1835  |            \per_lane_ff_chain[7].phy_txstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_759 |      1|
|1836  |            \per_lane_ff_chain[7].phy_txsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_760 |      2|
|1837  |            \per_lane_ff_chain[8].phy_phystatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_761 |      1|
|1838  |            \per_lane_ff_chain[8].phy_rxdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_762                 |     32|
|1839  |            \per_lane_ff_chain[8].phy_rxdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_763 |      1|
|1840  |            \per_lane_ff_chain[8].phy_rxdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_764 |      2|
|1841  |            \per_lane_ff_chain[8].phy_rxelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_765 |      1|
|1842  |            \per_lane_ff_chain[8].phy_rxeq_adapt_done_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_766 |      1|
|1843  |            \per_lane_ff_chain[8].phy_rxeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_767 |      2|
|1844  |            \per_lane_ff_chain[8].phy_rxeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_768 |      1|
|1845  |            \per_lane_ff_chain[8].phy_rxeq_new_txcoeff_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_769 |      1|
|1846  |            \per_lane_ff_chain[8].phy_rxeq_preset_sel_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_770 |      1|
|1847  |            \per_lane_ff_chain[8].phy_rxpolarity_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_771 |      1|
|1848  |            \per_lane_ff_chain[8].phy_rxstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_772 |      4|
|1849  |            \per_lane_ff_chain[8].phy_rxstatus_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_773 |      3|
|1850  |            \per_lane_ff_chain[8].phy_rxsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_774 |      2|
|1851  |            \per_lane_ff_chain[8].phy_rxvalid_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_775 |      1|
|1852  |            \per_lane_ff_chain[8].phy_txcompliance_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_776 |      1|
|1853  |            \per_lane_ff_chain[8].phy_txdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_777                 |     32|
|1854  |            \per_lane_ff_chain[8].phy_txdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_778 |      1|
|1855  |            \per_lane_ff_chain[8].phy_txdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_779 |      2|
|1856  |            \per_lane_ff_chain[8].phy_txelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_780 |      1|
|1857  |            \per_lane_ff_chain[8].phy_txeq_coeff_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_781 |      2|
|1858  |            \per_lane_ff_chain[8].phy_txeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_782 |      2|
|1859  |            \per_lane_ff_chain[8].phy_txeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_783 |      1|
|1860  |            \per_lane_ff_chain[8].phy_txeq_new_coeff_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_784 |     16|
|1861  |            \per_lane_ff_chain[8].phy_txeq_preset_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_785 |      4|
|1862  |            \per_lane_ff_chain[8].phy_txstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_786 |      1|
|1863  |            \per_lane_ff_chain[8].phy_txsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_787 |      2|
|1864  |            \per_lane_ff_chain[9].phy_phystatus_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_788 |      1|
|1865  |            \per_lane_ff_chain[9].phy_rxdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_789                 |     32|
|1866  |            \per_lane_ff_chain[9].phy_rxdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_790 |      1|
|1867  |            \per_lane_ff_chain[9].phy_rxdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_791 |      2|
|1868  |            \per_lane_ff_chain[9].phy_rxelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized3_792 |      1|
|1869  |            \per_lane_ff_chain[9].phy_rxeq_adapt_done_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_793 |      1|
|1870  |            \per_lane_ff_chain[9].phy_rxeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_794 |      2|
|1871  |            \per_lane_ff_chain[9].phy_rxeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_795 |      1|
|1872  |            \per_lane_ff_chain[9].phy_rxeq_new_txcoeff_chain                                                                                       |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_796 |      1|
|1873  |            \per_lane_ff_chain[9].phy_rxeq_preset_sel_chain                                                                                        |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_797 |      1|
|1874  |            \per_lane_ff_chain[9].phy_rxpolarity_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_798 |      1|
|1875  |            \per_lane_ff_chain[9].phy_rxstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_799 |      4|
|1876  |            \per_lane_ff_chain[9].phy_rxstatus_chain                                                                                               |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_800 |      3|
|1877  |            \per_lane_ff_chain[9].phy_rxsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_801 |      2|
|1878  |            \per_lane_ff_chain[9].phy_rxvalid_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_802 |      1|
|1879  |            \per_lane_ff_chain[9].phy_txcompliance_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_803 |      1|
|1880  |            \per_lane_ff_chain[9].phy_txdata_chain                                                                                                 |design_1_xdma_0_3_pcie4_ip_phy_ff_chain_804                 |     32|
|1881  |            \per_lane_ff_chain[9].phy_txdata_valid_chain                                                                                           |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_805 |      1|
|1882  |            \per_lane_ff_chain[9].phy_txdatak_chain                                                                                                |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_806 |      2|
|1883  |            \per_lane_ff_chain[9].phy_txelecidle_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_807 |      1|
|1884  |            \per_lane_ff_chain[9].phy_txeq_coeff_chain                                                                                             |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_808 |      2|
|1885  |            \per_lane_ff_chain[9].phy_txeq_ctrl_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_809 |      2|
|1886  |            \per_lane_ff_chain[9].phy_txeq_done_chain                                                                                              |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_810 |      1|
|1887  |            \per_lane_ff_chain[9].phy_txeq_new_coeff_chain                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized7_811 |     16|
|1888  |            \per_lane_ff_chain[9].phy_txeq_preset_chain                                                                                            |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized5_812 |      4|
|1889  |            \per_lane_ff_chain[9].phy_txstart_block_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_813 |      1|
|1890  |            \per_lane_ff_chain[9].phy_txsync_header_chain                                                                                          |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_814 |      2|
|1891  |            phy_powerdown_chain                                                                                                                    |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized8     |      2|
|1892  |            phy_rate_chain                                                                                                                         |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized0_815 |      2|
|1893  |            phy_txdeemph_chain                                                                                                                     |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized2_816 |      1|
|1894  |            phy_txdetectrx_chain                                                                                                                   |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_817 |      1|
|1895  |            phy_txeq_fs_chain                                                                                                                      |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_818 |      2|
|1896  |            phy_txeq_lf_chain                                                                                                                      |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized6_819 |      2|
|1897  |            phy_txmargin_chain                                                                                                                     |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized4_820 |      3|
|1898  |            phy_txswing_chain                                                                                                                      |design_1_xdma_0_3_pcie4_ip_phy_ff_chain__parameterized1_821 |      1|
|1899  |        pcie_4_0_pipe_inst                                                                                                                         |design_1_xdma_0_3_pcie4_ip_pipe                             |  30589|
|1900  |          pcie4_0_512b_intfc_mod                                                                                                                   |design_1_xdma_0_3_pcie4_ip_512b_intfc                       |  20703|
|1901  |            pcie_4_0_512b_intfc_int_mod                                                                                                            |design_1_xdma_0_3_pcie4_ip_512b_intfc_int                   |  20703|
|1902  |              pcie_4_0_512b_cc_intfc_mod                                                                                                           |design_1_xdma_0_3_pcie4_ip_512b_cc_intfc                    |   2744|
|1903  |                pcie_4_0_512b_async_fifo_blk                                                                                                       |design_1_xdma_0_3_pcie4_ip_512b_async_fifo                  |    925|
|1904  |                pcie_4_0_512b_cc_output_mux_blk                                                                                                    |design_1_xdma_0_3_pcie4_ip_512b_cc_output_mux               |   1209|
|1905  |              pcie_4_0_512b_cq_intfc_mod                                                                                                           |design_1_xdma_0_3_pcie4_ip_512b_cq_intfc                    |   7495|
|1906  |                pcie_4_0_512b_cq_output_mux_blk                                                                                                    |design_1_xdma_0_3_pcie4_ip_512b_cq_output_mux               |   3192|
|1907  |                pcie_4_0_512b_sync_fifo_blk                                                                                                        |design_1_xdma_0_3_pcie4_ip_512b_sync_fifo                   |   1797|
|1908  |              pcie_4_0_512b_rc_intfc_mod                                                                                                           |design_1_xdma_0_3_pcie4_ip_512b_rc_intfc                    |   7424|
|1909  |                pcie_4_0_512b_rc_output_mux_blk                                                                                                    |design_1_xdma_0_3_pcie4_ip_512b_rc_output_mux               |   3339|
|1910  |                pcie_4_0_512b_sync_fifo_blk                                                                                                        |design_1_xdma_0_3_pcie4_ip_512b_sync_fifo__parameterized0   |   1710|
|1911  |              pcie_4_0_512b_rq_intfc_mod                                                                                                           |design_1_xdma_0_3_pcie4_ip_512b_rq_intfc                    |   3032|
|1912  |                pcie_4_0_512b_async_fifo_blk                                                                                                       |design_1_xdma_0_3_pcie4_ip_512b_async_fifo__parameterized0  |   1006|
|1913  |                pcie_4_0_512b_rq_output_mux_blk                                                                                                    |design_1_xdma_0_3_pcie4_ip_512b_rq_output_mux               |   1317|
|1914  |          pcie_4_0_bram_inst                                                                                                                       |design_1_xdma_0_3_pcie4_ip_bram                             |   2125|
|1915  |            \RAM32K.bram_comp_inst                                                                                                                 |design_1_xdma_0_3_pcie4_ip_bram_32k                         |    956|
|1916  |              bram_16k_0_int                                                                                                                       |design_1_xdma_0_3_pcie4_ip_bram_16k_int_390                 |      6|
|1917  |              bram_16k_1_int                                                                                                                       |design_1_xdma_0_3_pcie4_ip_bram_16k_int_391                 |      6|
|1918  |            bram_post_inst                                                                                                                         |design_1_xdma_0_3_pcie4_ip_bram_16k                         |    634|
|1919  |              bram_16k_int                                                                                                                         |design_1_xdma_0_3_pcie4_ip_bram_16k_int                     |      6|
|1920  |            bram_repl_inst                                                                                                                         |design_1_xdma_0_3_pcie4_ip_bram_rep                         |    535|
|1921  |              bram_rep_int_0                                                                                                                       |design_1_xdma_0_3_pcie4_ip_bram_rep_int                     |      4|
|1922  |          pcie_4_0_init_ctrl_inst                                                                                                                  |design_1_xdma_0_3_pcie4_ip_init_ctrl                        |     69|
|1923  |          pcie_4_0_pl_eq_inst                                                                                                                      |design_1_xdma_0_3_pcie4_ip_pl_eq                            |      5|
|1924  |          pcie_4_0_vf_decode_inst                                                                                                                  |design_1_xdma_0_3_pcie4_ip_vf_decode                        |   7306|
|1925  |    ram_top                                                                                                                                        |xdma_v4_1_2_udma_ram_top                                    |     92|
|1926  |      C2H_PCIE_DSC_CPLD_RAM                                                                                                                        |xdma_v4_1_2_mem_simple_dport_ram__parameterized5            |     12|
|1927  |      MASTER_READ_BRAM                                                                                                                             |xdma_v4_1_2_dma_bram_wrap__parameterized0                   |      8|
|1928  |        \genblk1[0].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__2                          |      1|
|1929  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__2                       |      1|
|1930  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_385                |      1|
|1931  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_386                         |      1|
|1932  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_387                |      1|
|1933  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_388                  |      1|
|1934  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_389                |      1|
|1935  |        \genblk1[1].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__3                          |      1|
|1936  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__3                       |      1|
|1937  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_380                |      1|
|1938  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_381                         |      1|
|1939  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_382                |      1|
|1940  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_383                  |      1|
|1941  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_384                |      1|
|1942  |        \genblk1[2].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__4                          |      1|
|1943  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__4                       |      1|
|1944  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_375                |      1|
|1945  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_376                         |      1|
|1946  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_377                |      1|
|1947  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_378                  |      1|
|1948  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_379                |      1|
|1949  |        \genblk1[3].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__5                          |      1|
|1950  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__5                       |      1|
|1951  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_370                |      1|
|1952  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_371                         |      1|
|1953  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_372                |      1|
|1954  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_373                  |      1|
|1955  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_374                |      1|
|1956  |        \genblk1[4].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__6                          |      1|
|1957  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__6                       |      1|
|1958  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_365                |      1|
|1959  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_366                         |      1|
|1960  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_367                |      1|
|1961  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_368                  |      1|
|1962  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_369                |      1|
|1963  |        \genblk1[5].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__7                          |      1|
|1964  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__7                       |      1|
|1965  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_360                |      1|
|1966  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_361                         |      1|
|1967  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_362                |      1|
|1968  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_363                  |      1|
|1969  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_364                |      1|
|1970  |        \genblk1[6].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__8                          |      1|
|1971  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__8                       |      1|
|1972  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_355                |      1|
|1973  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_356                         |      1|
|1974  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_357                |      1|
|1975  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_358                  |      1|
|1976  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_359                |      1|
|1977  |        \genblk1[7].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__9                          |      1|
|1978  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__9                       |      1|
|1979  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_350                |      1|
|1980  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_351                         |      1|
|1981  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_352                |      1|
|1982  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_353                  |      1|
|1983  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_354                |      1|
|1984  |      MASTER_WRITE_FIFO                                                                                                                            |xdma_v4_1_2_dma_bram_wrap__parameterized0__xdcDup__1        |      8|
|1985  |        \genblk1[0].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__10                         |      1|
|1986  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__10                      |      1|
|1987  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_345                |      1|
|1988  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_346                         |      1|
|1989  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_347                |      1|
|1990  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_348                  |      1|
|1991  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_349                |      1|
|1992  |        \genblk1[1].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__11                         |      1|
|1993  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__11                      |      1|
|1994  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_340                |      1|
|1995  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_341                         |      1|
|1996  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_342                |      1|
|1997  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_343                  |      1|
|1998  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_344                |      1|
|1999  |        \genblk1[2].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__12                         |      1|
|2000  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__12                      |      1|
|2001  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_335                |      1|
|2002  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_336                         |      1|
|2003  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_337                |      1|
|2004  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_338                  |      1|
|2005  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_339                |      1|
|2006  |        \genblk1[3].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__13                         |      1|
|2007  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__13                      |      1|
|2008  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_330                |      1|
|2009  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_331                         |      1|
|2010  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_332                |      1|
|2011  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_333                  |      1|
|2012  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_334                |      1|
|2013  |        \genblk1[4].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__14                         |      1|
|2014  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__14                      |      1|
|2015  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_325                |      1|
|2016  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_326                         |      1|
|2017  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_327                |      1|
|2018  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_328                  |      1|
|2019  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_329                |      1|
|2020  |        \genblk1[5].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__15                         |      1|
|2021  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__15                      |      1|
|2022  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_320                |      1|
|2023  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_321                         |      1|
|2024  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_322                |      1|
|2025  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_323                  |      1|
|2026  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_324                |      1|
|2027  |        \genblk1[6].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be__16                         |      1|
|2028  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1__16                      |      1|
|2029  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0_315                |      1|
|2030  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0_316                         |      1|
|2031  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0_317                |      1|
|2032  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0_318                  |      1|
|2033  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0_319                |      1|
|2034  |        \genblk1[7].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_noreg_be                             |      1|
|2035  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__parameterized1                          |      1|
|2036  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth__parameterized0                    |      1|
|2037  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top__parameterized0                             |      1|
|2038  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr__parameterized0                    |      1|
|2039  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width__parameterized0                      |      1|
|2040  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper__parameterized0                    |      1|
|2041  |      \gen_c2h_bram.C2H_DAT0_FIFO                                                                                                                  |xdma_v4_1_2_dma_bram_wrap__xdcDup__5                        |      8|
|2042  |        \genblk1[0].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__32                           |      1|
|2043  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__32                                      |      1|
|2044  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_310                                |      1|
|2045  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_311                                         |      1|
|2046  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_312                                |      1|
|2047  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_313                                  |      1|
|2048  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_314                                |      1|
|2049  |        \genblk1[1].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__33                           |      1|
|2050  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__33                                      |      1|
|2051  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_305                                |      1|
|2052  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_306                                         |      1|
|2053  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_307                                |      1|
|2054  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_308                                  |      1|
|2055  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_309                                |      1|
|2056  |        \genblk1[2].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__34                           |      1|
|2057  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__34                                      |      1|
|2058  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_300                                |      1|
|2059  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_301                                         |      1|
|2060  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_302                                |      1|
|2061  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_303                                  |      1|
|2062  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_304                                |      1|
|2063  |        \genblk1[3].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__35                           |      1|
|2064  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__35                                      |      1|
|2065  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_295                                |      1|
|2066  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_296                                         |      1|
|2067  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_297                                |      1|
|2068  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_298                                  |      1|
|2069  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_299                                |      1|
|2070  |        \genblk1[4].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__36                           |      1|
|2071  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__36                                      |      1|
|2072  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_290                                |      1|
|2073  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_291                                         |      1|
|2074  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_292                                |      1|
|2075  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_293                                  |      1|
|2076  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_294                                |      1|
|2077  |        \genblk1[5].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__37                           |      1|
|2078  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__37                                      |      1|
|2079  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_285                                |      1|
|2080  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_286                                         |      1|
|2081  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_287                                |      1|
|2082  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_288                                  |      1|
|2083  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_289                                |      1|
|2084  |        \genblk1[6].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__38                           |      1|
|2085  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__38                                      |      1|
|2086  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_280                                |      1|
|2087  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_281                                         |      1|
|2088  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_282                                |      1|
|2089  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_283                                  |      1|
|2090  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_284                                |      1|
|2091  |        \genblk1[7].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__39                           |      1|
|2092  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__39                                      |      1|
|2093  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_275                                |      1|
|2094  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_276                                         |      1|
|2095  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_277                                |      1|
|2096  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_278                                  |      1|
|2097  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_279                                |      1|
|2098  |      \gen_c2h_bram.C2H_DAT1_FIFO                                                                                                                  |xdma_v4_1_2_dma_bram_wrap__xdcDup__6                        |      8|
|2099  |        \genblk1[0].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__24                           |      1|
|2100  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__24                                      |      1|
|2101  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_270                                |      1|
|2102  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_271                                         |      1|
|2103  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_272                                |      1|
|2104  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_273                                  |      1|
|2105  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_274                                |      1|
|2106  |        \genblk1[1].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__25                           |      1|
|2107  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__25                                      |      1|
|2108  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_265                                |      1|
|2109  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_266                                         |      1|
|2110  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_267                                |      1|
|2111  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_268                                  |      1|
|2112  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_269                                |      1|
|2113  |        \genblk1[2].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__26                           |      1|
|2114  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__26                                      |      1|
|2115  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_260                                |      1|
|2116  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_261                                         |      1|
|2117  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_262                                |      1|
|2118  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_263                                  |      1|
|2119  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_264                                |      1|
|2120  |        \genblk1[3].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__27                           |      1|
|2121  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__27                                      |      1|
|2122  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_255                                |      1|
|2123  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_256                                         |      1|
|2124  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_257                                |      1|
|2125  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_258                                  |      1|
|2126  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_259                                |      1|
|2127  |        \genblk1[4].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__28                           |      1|
|2128  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__28                                      |      1|
|2129  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_250                                |      1|
|2130  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_251                                         |      1|
|2131  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_252                                |      1|
|2132  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_253                                  |      1|
|2133  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_254                                |      1|
|2134  |        \genblk1[5].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__29                           |      1|
|2135  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__29                                      |      1|
|2136  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_245                                |      1|
|2137  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_246                                         |      1|
|2138  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_247                                |      1|
|2139  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_248                                  |      1|
|2140  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_249                                |      1|
|2141  |        \genblk1[6].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__30                           |      1|
|2142  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__30                                      |      1|
|2143  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_240                                |      1|
|2144  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_241                                         |      1|
|2145  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_242                                |      1|
|2146  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_243                                  |      1|
|2147  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_244                                |      1|
|2148  |        \genblk1[7].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__31                           |      1|
|2149  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__31                                      |      1|
|2150  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_235                                |      1|
|2151  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_236                                         |      1|
|2152  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_237                                |      1|
|2153  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_238                                  |      1|
|2154  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_239                                |      1|
|2155  |      \gen_c2h_bram.C2H_DAT2_FIFO                                                                                                                  |xdma_v4_1_2_dma_bram_wrap__xdcDup__7                        |      8|
|2156  |        \genblk1[0].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__16                           |      1|
|2157  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__16                                      |      1|
|2158  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_230                                |      1|
|2159  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_231                                         |      1|
|2160  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_232                                |      1|
|2161  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_233                                  |      1|
|2162  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_234                                |      1|
|2163  |        \genblk1[1].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__17                           |      1|
|2164  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__17                                      |      1|
|2165  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_225                                |      1|
|2166  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_226                                         |      1|
|2167  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_227                                |      1|
|2168  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_228                                  |      1|
|2169  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_229                                |      1|
|2170  |        \genblk1[2].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__18                           |      1|
|2171  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__18                                      |      1|
|2172  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_220                                |      1|
|2173  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_221                                         |      1|
|2174  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_222                                |      1|
|2175  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_223                                  |      1|
|2176  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_224                                |      1|
|2177  |        \genblk1[3].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__19                           |      1|
|2178  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__19                                      |      1|
|2179  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_215                                |      1|
|2180  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_216                                         |      1|
|2181  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_217                                |      1|
|2182  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_218                                  |      1|
|2183  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_219                                |      1|
|2184  |        \genblk1[4].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__20                           |      1|
|2185  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__20                                      |      1|
|2186  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_210                                |      1|
|2187  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_211                                         |      1|
|2188  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_212                                |      1|
|2189  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_213                                  |      1|
|2190  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_214                                |      1|
|2191  |        \genblk1[5].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__21                           |      1|
|2192  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__21                                      |      1|
|2193  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_205                                |      1|
|2194  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_206                                         |      1|
|2195  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_207                                |      1|
|2196  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_208                                  |      1|
|2197  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_209                                |      1|
|2198  |        \genblk1[6].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__22                           |      1|
|2199  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__22                                      |      1|
|2200  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_200                                |      1|
|2201  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_201                                         |      1|
|2202  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_202                                |      1|
|2203  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_203                                  |      1|
|2204  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_204                                |      1|
|2205  |        \genblk1[7].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__23                           |      1|
|2206  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__23                                      |      1|
|2207  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_195                                |      1|
|2208  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_196                                         |      1|
|2209  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_197                                |      1|
|2210  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_198                                  |      1|
|2211  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_199                                |      1|
|2212  |      \gen_c2h_bram.C2H_DAT3_FIFO                                                                                                                  |xdma_v4_1_2_dma_bram_wrap                                   |      8|
|2213  |        \genblk1[0].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__8                            |      1|
|2214  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__8                                       |      1|
|2215  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_190                                |      1|
|2216  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_191                                         |      1|
|2217  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_192                                |      1|
|2218  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_193                                  |      1|
|2219  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_194                                |      1|
|2220  |        \genblk1[1].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__9                            |      1|
|2221  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__9                                       |      1|
|2222  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_185                                |      1|
|2223  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_186                                         |      1|
|2224  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_187                                |      1|
|2225  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_188                                  |      1|
|2226  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_189                                |      1|
|2227  |        \genblk1[2].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__10                           |      1|
|2228  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__10                                      |      1|
|2229  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_180                                |      1|
|2230  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_181                                         |      1|
|2231  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_182                                |      1|
|2232  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_183                                  |      1|
|2233  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_184                                |      1|
|2234  |        \genblk1[3].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__11                           |      1|
|2235  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__11                                      |      1|
|2236  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_175                                |      1|
|2237  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_176                                         |      1|
|2238  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_177                                |      1|
|2239  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_178                                  |      1|
|2240  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_179                                |      1|
|2241  |        \genblk1[4].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__12                           |      1|
|2242  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__12                                      |      1|
|2243  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_170                                |      1|
|2244  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_171                                         |      1|
|2245  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_172                                |      1|
|2246  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_173                                  |      1|
|2247  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_174                                |      1|
|2248  |        \genblk1[5].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__13                           |      1|
|2249  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__13                                      |      1|
|2250  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_165                                |      1|
|2251  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_166                                         |      1|
|2252  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_167                                |      1|
|2253  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_168                                  |      1|
|2254  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_169                                |      1|
|2255  |        \genblk1[6].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__14                           |      1|
|2256  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__14                                      |      1|
|2257  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_160                                |      1|
|2258  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_161                                         |      1|
|2259  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_162                                |      1|
|2260  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_163                                  |      1|
|2261  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_164                                |      1|
|2262  |        \genblk1[7].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__15                           |      1|
|2263  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__15                                      |      1|
|2264  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_155                                |      1|
|2265  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_156                                         |      1|
|2266  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_157                                |      1|
|2267  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_158                                  |      1|
|2268  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_159                                |      1|
|2269  |      \gen_h2c_bram.H2C_DAT0_FIFO                                                                                                                  |xdma_v4_1_2_dma_bram_wrap__xdcDup__1                        |      8|
|2270  |        \genblk1[0].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__64                           |      1|
|2271  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__64                                      |      1|
|2272  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_150                                |      1|
|2273  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_151                                         |      1|
|2274  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_152                                |      1|
|2275  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_153                                  |      1|
|2276  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_154                                |      1|
|2277  |        \genblk1[1].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__65                           |      1|
|2278  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__65                                      |      1|
|2279  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_145                                |      1|
|2280  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_146                                         |      1|
|2281  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_147                                |      1|
|2282  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_148                                  |      1|
|2283  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_149                                |      1|
|2284  |        \genblk1[2].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__66                           |      1|
|2285  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__66                                      |      1|
|2286  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_140                                |      1|
|2287  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_141                                         |      1|
|2288  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_142                                |      1|
|2289  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_143                                  |      1|
|2290  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_144                                |      1|
|2291  |        \genblk1[3].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__67                           |      1|
|2292  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__67                                      |      1|
|2293  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_135                                |      1|
|2294  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_136                                         |      1|
|2295  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_137                                |      1|
|2296  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_138                                  |      1|
|2297  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_139                                |      1|
|2298  |        \genblk1[4].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__68                           |      1|
|2299  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__68                                      |      1|
|2300  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_130                                |      1|
|2301  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_131                                         |      1|
|2302  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_132                                |      1|
|2303  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_133                                  |      1|
|2304  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_134                                |      1|
|2305  |        \genblk1[5].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__69                           |      1|
|2306  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__69                                      |      1|
|2307  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_125                                |      1|
|2308  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_126                                         |      1|
|2309  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_127                                |      1|
|2310  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_128                                  |      1|
|2311  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_129                                |      1|
|2312  |        \genblk1[6].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__70                           |      1|
|2313  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__70                                      |      1|
|2314  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_120                                |      1|
|2315  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_121                                         |      1|
|2316  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_122                                |      1|
|2317  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_123                                  |      1|
|2318  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_124                                |      1|
|2319  |        \genblk1[7].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be                               |      1|
|2320  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2                                          |      1|
|2321  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_115                                |      1|
|2322  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_116                                         |      1|
|2323  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_117                                |      1|
|2324  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_118                                  |      1|
|2325  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_119                                |      1|
|2326  |      \gen_h2c_bram.H2C_DAT1_FIFO                                                                                                                  |xdma_v4_1_2_dma_bram_wrap__xdcDup__2                        |      8|
|2327  |        \genblk1[0].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__56                           |      1|
|2328  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__56                                      |      1|
|2329  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_110                                |      1|
|2330  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_111                                         |      1|
|2331  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_112                                |      1|
|2332  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_113                                  |      1|
|2333  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_114                                |      1|
|2334  |        \genblk1[1].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__57                           |      1|
|2335  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__57                                      |      1|
|2336  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_105                                |      1|
|2337  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_106                                         |      1|
|2338  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_107                                |      1|
|2339  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_108                                  |      1|
|2340  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_109                                |      1|
|2341  |        \genblk1[2].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__58                           |      1|
|2342  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__58                                      |      1|
|2343  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_100                                |      1|
|2344  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_101                                         |      1|
|2345  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_102                                |      1|
|2346  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_103                                  |      1|
|2347  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_104                                |      1|
|2348  |        \genblk1[3].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__59                           |      1|
|2349  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__59                                      |      1|
|2350  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_95                                 |      1|
|2351  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_96                                          |      1|
|2352  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_97                                 |      1|
|2353  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_98                                   |      1|
|2354  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_99                                 |      1|
|2355  |        \genblk1[4].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__60                           |      1|
|2356  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__60                                      |      1|
|2357  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_90                                 |      1|
|2358  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_91                                          |      1|
|2359  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_92                                 |      1|
|2360  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_93                                   |      1|
|2361  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_94                                 |      1|
|2362  |        \genblk1[5].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__61                           |      1|
|2363  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__61                                      |      1|
|2364  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_85                                 |      1|
|2365  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_86                                          |      1|
|2366  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_87                                 |      1|
|2367  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_88                                   |      1|
|2368  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_89                                 |      1|
|2369  |        \genblk1[6].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__62                           |      1|
|2370  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__62                                      |      1|
|2371  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_80                                 |      1|
|2372  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_81                                          |      1|
|2373  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_82                                 |      1|
|2374  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_83                                   |      1|
|2375  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_84                                 |      1|
|2376  |        \genblk1[7].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__63                           |      1|
|2377  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__63                                      |      1|
|2378  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_75                                 |      1|
|2379  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_76                                          |      1|
|2380  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_77                                 |      1|
|2381  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_78                                   |      1|
|2382  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_79                                 |      1|
|2383  |      \gen_h2c_bram.H2C_DAT2_FIFO                                                                                                                  |xdma_v4_1_2_dma_bram_wrap__xdcDup__3                        |      8|
|2384  |        \genblk1[0].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__48                           |      1|
|2385  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__48                                      |      1|
|2386  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_70                                 |      1|
|2387  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_71                                          |      1|
|2388  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_72                                 |      1|
|2389  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_73                                   |      1|
|2390  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_74                                 |      1|
|2391  |        \genblk1[1].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__49                           |      1|
|2392  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__49                                      |      1|
|2393  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_65                                 |      1|
|2394  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_66                                          |      1|
|2395  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_67                                 |      1|
|2396  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_68                                   |      1|
|2397  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_69                                 |      1|
|2398  |        \genblk1[2].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__50                           |      1|
|2399  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__50                                      |      1|
|2400  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_60                                 |      1|
|2401  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_61                                          |      1|
|2402  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_62                                 |      1|
|2403  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_63                                   |      1|
|2404  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_64                                 |      1|
|2405  |        \genblk1[3].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__51                           |      1|
|2406  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__51                                      |      1|
|2407  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_55                                 |      1|
|2408  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_56                                          |      1|
|2409  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_57                                 |      1|
|2410  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_58                                   |      1|
|2411  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_59                                 |      1|
|2412  |        \genblk1[4].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__52                           |      1|
|2413  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__52                                      |      1|
|2414  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_50                                 |      1|
|2415  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_51                                          |      1|
|2416  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_52                                 |      1|
|2417  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_53                                   |      1|
|2418  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_54                                 |      1|
|2419  |        \genblk1[5].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__53                           |      1|
|2420  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__53                                      |      1|
|2421  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_45                                 |      1|
|2422  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_46                                          |      1|
|2423  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_47                                 |      1|
|2424  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_48                                   |      1|
|2425  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_49                                 |      1|
|2426  |        \genblk1[6].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__54                           |      1|
|2427  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__54                                      |      1|
|2428  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_40                                 |      1|
|2429  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_41                                          |      1|
|2430  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_42                                 |      1|
|2431  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_43                                   |      1|
|2432  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_44                                 |      1|
|2433  |        \genblk1[7].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__55                           |      1|
|2434  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__55                                      |      1|
|2435  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_35                                 |      1|
|2436  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_36                                          |      1|
|2437  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_37                                 |      1|
|2438  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_38                                   |      1|
|2439  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_39                                 |      1|
|2440  |      \gen_h2c_bram.H2C_DAT3_FIFO                                                                                                                  |xdma_v4_1_2_dma_bram_wrap__xdcDup__4                        |      8|
|2441  |        \genblk1[0].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__40                           |      1|
|2442  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__40                                      |      1|
|2443  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_30                                 |      1|
|2444  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_31                                          |      1|
|2445  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_32                                 |      1|
|2446  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_33                                   |      1|
|2447  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_34                                 |      1|
|2448  |        \genblk1[1].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__41                           |      1|
|2449  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__41                                      |      1|
|2450  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_25                                 |      1|
|2451  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_26                                          |      1|
|2452  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_27                                 |      1|
|2453  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_28                                   |      1|
|2454  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_29                                 |      1|
|2455  |        \genblk1[2].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__42                           |      1|
|2456  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__42                                      |      1|
|2457  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_20                                 |      1|
|2458  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_21                                          |      1|
|2459  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_22                                 |      1|
|2460  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_23                                   |      1|
|2461  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_24                                 |      1|
|2462  |        \genblk1[3].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__43                           |      1|
|2463  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__43                                      |      1|
|2464  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_15                                 |      1|
|2465  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_16                                          |      1|
|2466  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_17                                 |      1|
|2467  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_18                                   |      1|
|2468  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_19                                 |      1|
|2469  |        \genblk1[4].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__44                           |      1|
|2470  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__44                                      |      1|
|2471  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_10                                 |      1|
|2472  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_11                                          |      1|
|2473  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_12                                 |      1|
|2474  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_13                                   |      1|
|2475  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_14                                 |      1|
|2476  |        \genblk1[5].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__45                           |      1|
|2477  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__45                                      |      1|
|2478  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_5                                  |      1|
|2479  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_6                                           |      1|
|2480  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_7                                  |      1|
|2481  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_8                                    |      1|
|2482  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_9                                  |      1|
|2483  |        \genblk1[6].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__46                           |      1|
|2484  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__46                                      |      1|
|2485  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth_0                                  |      1|
|2486  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top_1                                           |      1|
|2487  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr_2                                  |      1|
|2488  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width_3                                    |      1|
|2489  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper_4                                  |      1|
|2490  |        \genblk1[7].u_buffermem                                                                                                                    |xdma_v4_1_2_blk_mem_64_reg_be__47                           |      1|
|2491  |          U0                                                                                                                                       |blk_mem_gen_v8_4_2__47                                      |      1|
|2492  |            inst_blk_mem_gen                                                                                                                       |blk_mem_gen_v8_4_2_synth                                    |      1|
|2493  |              \gnbram.gnativebmg.native_blk_mem_gen                                                                                                |blk_mem_gen_top                                             |      1|
|2494  |                \valid.cstr                                                                                                                        |blk_mem_gen_generic_cstr                                    |      1|
|2495  |                  \ramloop[0].ram.r                                                                                                                |blk_mem_gen_prim_width                                      |      1|
|2496  |                    \prim_noinit.ram                                                                                                               |blk_mem_gen_prim_wrapper                                    |      1|
+------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:20:06 ; elapsed = 00:20:48 . Memory (MB): peak = 4251.594 ; gain = 3938.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65241 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:13:38 ; elapsed = 00:19:03 . Memory (MB): peak = 4251.594 ; gain = 2044.957
Synthesis Optimization Complete : Time (s): cpu = 00:20:06 ; elapsed = 00:20:56 . Memory (MB): peak = 4251.594 ; gain = 3938.559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2882 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 4391.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 693 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 65 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 9 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 547 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 43 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
993 Infos, 545 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:21:06 ; elapsed = 00:22:02 . Memory (MB): peak = 4391.820 ; gain = 4090.172
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 4391.820 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Project/u200/project_dna_darrick/project_dna_darrick.runs/design_1_xdma_0_3_synth_1/design_1_xdma_0_3.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 4391.820 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4391.820 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 4391.820 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_xdma_0_3, cache-ID = 07ea3339fbb6b661
INFO: [Coretcl 2-1174] Renamed 2495 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 4391.820 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Project/u200/project_dna_darrick/project_dna_darrick.runs/design_1_xdma_0_3_synth_1/design_1_xdma_0_3.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 4391.820 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_xdma_0_3_utilization_synth.rpt -pb design_1_xdma_0_3_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4391.820 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 4391.820 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 22 00:12:02 2021...
