#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Mon May 21 21:24:24 2018
# Process ID: 10696
# Current directory: C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.runs/synth_1
# Command line: vivado.exe -log BasysSingleCycleCPU.vds -mode batch -messageDb vivado.pb -notrace -source BasysSingleCycleCPU.tcl
# Log file: C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.runs/synth_1/BasysSingleCycleCPU.vds
# Journal file: C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source BasysSingleCycleCPU.tcl -notrace
Command: synth_design -top BasysSingleCycleCPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Synth 8-2611] redeclaration of ansi port WriteData is not allowed [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/SingleCycleCPU.v:47]
WARNING: [Synth 8-2611] redeclaration of ansi port Immediate is not allowed [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/SingleCycleCPU.v:49]
WARNING: [Synth 8-2611] redeclaration of ansi port Rs is not allowed [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/SingleCycleCPU.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port Rt is not allowed [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/SingleCycleCPU.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port WriteReg is not allowed [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/SingleCycleCPU.v:51]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/SingleCycleCPU.v:92]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 298.680 ; gain = 126.785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BasysSingleCycleCPU' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/BasysSingleCycleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'CLOCK' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/CLOCK.v:22]
INFO: [Synth 8-256] done synthesizing module 'CLOCK' (1#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/CLOCK.v:22]
INFO: [Synth 8-638] synthesizing module 'PressKey' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/PressKey.v:21]
INFO: [Synth 8-256] done synthesizing module 'PressKey' (2#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/PressKey.v:21]
INFO: [Synth 8-638] synthesizing module 'SingleCycleCPU' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/SingleCycleCPU.v:21]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/PC.v:21]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/PC.v:21]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v:21]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/43787/Desktop/Vivado/SingleCycleCPU/data/instructmemory.txt' is read successfully [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v:32]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v:21]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:22]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (5#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:22]
INFO: [Synth 8-638] synthesizing module 'Selector5' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/Selector5.v:21]
INFO: [Synth 8-256] done synthesizing module 'Selector5' (6#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/Selector5.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:21]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (7#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:21]
INFO: [Synth 8-638] synthesizing module 'Selector32' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/Selector32.v:21]
INFO: [Synth 8-256] done synthesizing module 'Selector32' (8#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/Selector32.v:21]
INFO: [Synth 8-638] synthesizing module 'SignZeroExtend' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/SignZeroExtend.v:21]
INFO: [Synth 8-256] done synthesizing module 'SignZeroExtend' (9#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/SignZeroExtend.v:21]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/ALU.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/ALU.v:21]
INFO: [Synth 8-638] synthesizing module 'JPC' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/PC.v:46]
WARNING: [Synth 8-567] referenced signal 'temp' should be on the sensitivity list [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/PC.v:54]
INFO: [Synth 8-256] done synthesizing module 'JPC' (11#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/PC.v:46]
INFO: [Synth 8-638] synthesizing module 'NextPC' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/PC.v:61]
INFO: [Synth 8-256] done synthesizing module 'NextPC' (12#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/PC.v:61]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/DataMemory.v:21]
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "memory_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (13#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/DataMemory.v:21]
INFO: [Synth 8-256] done synthesizing module 'SingleCycleCPU' (14#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/SingleCycleCPU.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'Immediate' does not match port width (16) of module 'SingleCycleCPU' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/BasysSingleCycleCPU.v:45]
INFO: [Synth 8-638] synthesizing module 'DispData' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/DispData.v:23]
INFO: [Synth 8-256] done synthesizing module 'DispData' (15#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/DispData.v:23]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/display.v:45]
INFO: [Synth 8-226] default block is never used [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/display.v:56]
INFO: [Synth 8-256] done synthesizing module 'display' (16#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-256] done synthesizing module 'BasysSingleCycleCPU' (17#1) [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/BasysSingleCycleCPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 345.582 ; gain = 173.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 345.582 ; gain = 173.688
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/constrs_1/new/singlecyclecpu.xdc]
WARNING: [Vivado 12-507] No nets matched 'Key_IBUF'. [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/constrs_1/new/singlecyclecpu.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/constrs_1/new/singlecyclecpu.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/constrs_1/new/singlecyclecpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/constrs_1/new/singlecyclecpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BasysSingleCycleCPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BasysSingleCycleCPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 632.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 632.645 ; gain = 460.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 632.645 ; gain = 460.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 632.645 ; gain = 460.750
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCWre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DBDataSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mWR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ExtSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/ALU.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [C:/Users/43787/Desktop/Vivado/SingleCycleCPU-Basys3/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 632.645 ; gain = 460.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 66    
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  69 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 384   
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 63    
	   5 Input      1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PressKey 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	  69 Input      8 Bit        Muxes := 4     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
Module Selector5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 62    
	   2 Input      1 Bit        Muxes := 63    
Module Selector32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
Module NextPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 384   
	   5 Input      1 Bit        Muxes := 128   
Module DispData 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 632.645 ; gain = 460.750
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 632.645 ; gain = 460.750
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 632.645 ; gain = 460.750

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[7] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[6] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[5] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[4] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[3] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[2] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[1] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[0] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[15] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[14] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[13] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[12] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[11] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[10] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[9] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[8] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[23] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[22] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[21] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[20] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[19] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[18] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[17] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[16] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[31] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[30] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[29] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[28] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[27] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[26] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[25] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/insmem/IDataOut_reg[24] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\clk/temp_reg[18] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\clk/temp_reg[19] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\clk/temp_reg[20] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\clk/temp_reg[21] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\clk/temp_reg[22] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\clk/temp_reg[23] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\clk/temp_reg[24] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\clk/temp_reg[25] ) is unused and will be removed from module BasysSingleCycleCPU.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/IAddress_reg[0] ) is unused and will be removed from module BasysSingleCycleCPU.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/regfile /\Register_reg[0][0] )
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][31] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][30] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][29] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][28] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][27] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][26] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][25] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][24] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][23] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][22] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][21] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][20] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][19] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][18] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][17] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][16] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][15] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][14] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][13] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][12] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][11] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][10] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][9] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][8] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][7] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][6] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][5] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][4] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][3] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][2] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][1] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][0] ) is unused and will be removed from module RegisterFile.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 778.629 ; gain = 606.734
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 778.629 ; gain = 606.734

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:07 . Memory (MB): peak = 778.629 ; gain = 606.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 778.629 ; gain = 606.734
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 778.629 ; gain = 606.734

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 778.629 ; gain = 606.734
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 778.629 ; gain = 606.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:17 . Memory (MB): peak = 778.629 ; gain = 606.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:17 . Memory (MB): peak = 778.629 ; gain = 606.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:18 . Memory (MB): peak = 778.629 ; gain = 606.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:18 . Memory (MB): peak = 778.629 ; gain = 606.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:19 . Memory (MB): peak = 778.629 ; gain = 606.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:19 . Memory (MB): peak = 778.629 ; gain = 606.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    41|
|3     |LUT1   |    62|
|4     |LUT2   |   190|
|5     |LUT3   |  1368|
|6     |LUT4   |   468|
|7     |LUT5   |  1562|
|8     |LUT6   |  2486|
|9     |MUXF7  |   537|
|10    |MUXF8  |    84|
|11    |FDCE   |    21|
|12    |FDPE   |    30|
|13    |FDRE   |  1473|
|14    |FDSE   |   544|
|15    |IBUF   |     5|
|16    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |  8884|
|2     |  clk       |CLOCK          |    41|
|3     |  cpu       |SingleCycleCPU |  8811|
|4     |    alu     |ALU            |    40|
|5     |    datamem |DataMemory     |  2799|
|6     |    next    |NextPC         |    35|
|7     |    pc      |PC             |  2412|
|8     |    regfile |RegisterFile   |  3525|
|9     |  dis       |display        |     8|
|10    |  presskey  |PressKey       |     2|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:19 . Memory (MB): peak = 778.629 ; gain = 606.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 77 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 778.629 ; gain = 273.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:19 . Memory (MB): peak = 778.629 ; gain = 606.734
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2016 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 87 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:20 . Memory (MB): peak = 778.629 ; gain = 573.703
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 778.629 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 21 21:25:48 2018...
