m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dG:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim
T_opt
!s110 1654922615
VV7VzPj[3_fG:6:1[83F=g2
04 16 4 work tb_build_for_lut fast 0
=1-002b67689534-62a41d75-1df-9300
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2019.2;69
vbuild_for_lut
Z2 !s110 1654922610
!i10b 1
!s100 :ae^BNBga[10Y9:mdIi6B3
!s11b Pk]b8LJLeU8j]S6JDXMJM3
I7GG^kh7FD<N:XSK`KE;3D0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1654922403
8G:/FPGA_DIP/Build_for_lut/rtl/build_for_lut.v
FG:/FPGA_DIP/Build_for_lut/rtl/build_for_lut.v
L0 1
Z4 OL;L;2019.2;69
r1
!s85 0
31
Z5 !s108 1654922610.000000
!s107 G:/FPGA_DIP/Build_for_lut/rtl/build_for_lut.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/Build_for_lut/rtl|G:/FPGA_DIP/Build_for_lut/rtl/build_for_lut.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+G:/FPGA_DIP/Build_for_lut/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vsin_lut
R2
!i10b 1
!s100 amPiGBc5GhO3K6RYSe;fX1
!s11b o9]m?L8]FfA22cc;L=@U83
I^HR[9:J4b=F;:_k09:bMZ0
R3
R0
w1654840188
8G:/FPGA_DIP/Build_for_lut/quartusprj/ip_core/sin_lut/sin_lut.v
FG:/FPGA_DIP/Build_for_lut/quartusprj/ip_core/sin_lut/sin_lut.v
L0 40
R4
r1
!s85 0
31
R5
!s107 G:/FPGA_DIP/Build_for_lut/quartusprj/ip_core/sin_lut/sin_lut.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/Build_for_lut/quartusprj/ip_core/sin_lut|G:/FPGA_DIP/Build_for_lut/quartusprj/ip_core/sin_lut/sin_lut.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+G:/FPGA_DIP/Build_for_lut/quartusprj/ip_core/sin_lut -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtb_build_for_lut
R2
!i10b 1
!s100 4@YPTYgEX@AIMaBmV@Lh91
!s11b C@elFR]JVFG[YXm2M?5YX0
IET]nBH1ie>h]T[O=E>>if3
R3
R0
w1654922057
8G:/FPGA_DIP/Build_for_lut/quartusprj/../sim/tb_build_for_lut.v
FG:/FPGA_DIP/Build_for_lut/quartusprj/../sim/tb_build_for_lut.v
L0 2
R4
r1
!s85 0
31
R5
!s107 G:/FPGA_DIP/Build_for_lut/quartusprj/../sim/tb_build_for_lut.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_DIP/Build_for_lut/quartusprj/../sim|G:/FPGA_DIP/Build_for_lut/quartusprj/../sim/tb_build_for_lut.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+G:/FPGA_DIP/Build_for_lut/quartusprj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
