module BCD_count(clk,reset_n,q);
input clk,reset_n;
output[3:0] q;
reg[3:0] q;
always@(reset_n)
if (reset_n==0) q=0;
always@(posedge clk)
if (reset_n==1)
begin
q=q+1;
if(q==10) q=0;
end
endmodule
