<SYSTEM formatVersion="5.0" generationDate="16:28:44:568418" languageId="RTL" name="system" release="" revisionNumber="" tool="VERILOG2HIF">
	<LIBRARYDEFS>
		<LIBRARYDEF clinkage="false" languageId="RTL" name="hif_verilog_standard" standard="true"/>
	</LIBRARYDEFS>
	<DESIGNUNITS>
		<DESIGNUNIT name="spec0">
			<VIEW filename="" languageId="RTL" name="behav" standard="false">
				<ENTITY name="Entity">
					<PORT direction="IN" name="clock" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="4"/>
					</PORT>
					<PORT direction="IN" name="a_0" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="6"/>
					</PORT>
					<PORT direction="IN" name="b_0" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="8"/>
					</PORT>
					<PORT direction="OUT" name="c_0" wrapper="false">
						<VALUE>
							<BITVAL value="1">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="11" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="10"/>
					</PORT>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="3"/>
				</ENTITY>
				<CONTENTS name="Architecture">
					<GLOBALACTION/>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="3"/>
				</CONTENTS>
				<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="3"/>
			</VIEW>
			<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="3"/>
		</DESIGNUNIT>
		<DESIGNUNIT name="spec1">
			<VIEW filename="" languageId="RTL" name="behav" standard="false">
				<ENTITY name="Entity">
					<PORT direction="IN" name="clock" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="4"/>
					</PORT>
					<PORT direction="IN" name="a_1" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="6"/>
					</PORT>
					<PORT direction="IN" name="b_1" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="8"/>
					</PORT>
					<PORT direction="OUT" name="c_1" wrapper="false">
						<VALUE>
							<BITVAL value="1">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="11" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="10"/>
					</PORT>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="3"/>
				</ENTITY>
				<CONTENTS name="Architecture">
					<GLOBALACTION/>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="3"/>
				</CONTENTS>
				<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="3"/>
			</VIEW>
			<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="3"/>
		</DESIGNUNIT>
		<DESIGNUNIT name="spec2">
			<VIEW filename="" languageId="RTL" name="behav" standard="false">
				<ENTITY name="Entity">
					<PORT direction="IN" name="clock" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec2.v" line_number="4"/>
					</PORT>
					<PORT direction="IN" name="a_2" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec2.v" line_number="6"/>
					</PORT>
					<PORT direction="IN" name="b_2" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec2.v" line_number="8"/>
					</PORT>
					<PORT direction="OUT" name="c_2" wrapper="false">
						<VALUE>
							<BITVAL value="1">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="11" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec2.v" line_number="10"/>
					</PORT>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec2.v" line_number="3"/>
				</ENTITY>
				<CONTENTS name="Architecture">
					<GLOBALACTION/>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec2.v" line_number="3"/>
				</CONTENTS>
				<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec2.v" line_number="3"/>
			</VIEW>
			<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec2.v" line_number="3"/>
		</DESIGNUNIT>
		<DESIGNUNIT name="spec3">
			<VIEW filename="" languageId="RTL" name="behav" standard="false">
				<ENTITY name="Entity">
					<PORT direction="IN" name="clock" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec3.v" line_number="4"/>
					</PORT>
					<PORT direction="IN" name="a_3" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec3.v" line_number="6"/>
					</PORT>
					<PORT direction="IN" name="b_3" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec3.v" line_number="8"/>
					</PORT>
					<PORT direction="OUT" name="c_3" wrapper="false">
						<VALUE>
							<BITVAL value="1">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="11" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec3.v" line_number="10"/>
					</PORT>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec3.v" line_number="3"/>
				</ENTITY>
				<CONTENTS name="Architecture">
					<GLOBALACTION/>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec3.v" line_number="3"/>
				</CONTENTS>
				<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec3.v" line_number="3"/>
			</VIEW>
			<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec3.v" line_number="3"/>
		</DESIGNUNIT>
		<DESIGNUNIT name="spec4">
			<VIEW filename="" languageId="RTL" name="behav" standard="false">
				<ENTITY name="Entity">
					<PORT direction="IN" name="clock" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec4.v" line_number="4"/>
					</PORT>
					<PORT direction="IN" name="a_4" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec4.v" line_number="6"/>
					</PORT>
					<PORT direction="IN" name="b_4" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec4.v" line_number="8"/>
					</PORT>
					<PORT direction="OUT" name="c_4" wrapper="false">
						<VALUE>
							<BITVAL value="1">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="11" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec4.v" line_number="10"/>
					</PORT>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec4.v" line_number="3"/>
				</ENTITY>
				<CONTENTS name="Architecture">
					<GLOBALACTION/>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec4.v" line_number="3"/>
				</CONTENTS>
				<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec4.v" line_number="3"/>
			</VIEW>
			<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec4.v" line_number="3"/>
		</DESIGNUNIT>
		<DESIGNUNIT name="spec5">
			<VIEW filename="" languageId="RTL" name="behav" standard="false">
				<ENTITY name="Entity">
					<PORT direction="IN" name="clock" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec5.v" line_number="4"/>
					</PORT>
					<PORT direction="IN" name="a_5" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec5.v" line_number="6"/>
					</PORT>
					<PORT direction="IN" name="b_5" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec5.v" line_number="8"/>
					</PORT>
					<PORT direction="OUT" name="c_5" wrapper="false">
						<VALUE>
							<BITVAL value="1">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="11" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec5.v" line_number="10"/>
					</PORT>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec5.v" line_number="3"/>
				</ENTITY>
				<CONTENTS name="Architecture">
					<GLOBALACTION/>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec5.v" line_number="3"/>
				</CONTENTS>
				<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec5.v" line_number="3"/>
			</VIEW>
			<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec5.v" line_number="3"/>
		</DESIGNUNIT>
		<DESIGNUNIT name="top_module">
			<VIEW filename="" languageId="RTL" name="behav" standard="false">
				<ENTITY name="Entity">
					<PORT direction="IN" name="clock" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="IN" name="a_0" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="IN" name="b_0" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="IN" name="a_1" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="IN" name="b_1" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="IN" name="a_2" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="IN" name="b_2" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="IN" name="a_3" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="IN" name="b_3" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="IN" name="a_4" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="IN" name="b_4" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="IN" name="a_5" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="IN" name="b_5" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="OUT" name="c_0" wrapper="false">
						<VALUE>
							<BITVAL value="Z">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="31" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
					</PORT>
					<PORT direction="OUT" name="c_1" wrapper="false">
						<VALUE>
							<BITVAL value="Z">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="31" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
					</PORT>
					<PORT direction="OUT" name="c_2" wrapper="false">
						<VALUE>
							<BITVAL value="Z">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="31" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
					</PORT>
					<PORT direction="OUT" name="c_3" wrapper="false">
						<VALUE>
							<BITVAL value="Z">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="31" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
					</PORT>
					<PORT direction="OUT" name="c_4" wrapper="false">
						<VALUE>
							<BITVAL value="Z">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="31" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
					</PORT>
					<PORT direction="OUT" name="c_5" wrapper="false">
						<VALUE>
							<BITVAL value="Z">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="31" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
					</PORT>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="1"/>
				</ENTITY>
				<CONTENTS name="Architecture">
					<INSTANCES>
						<INSTANCE name="spec_sbm0">
							<VIEWREFERENCE name="behav" typeVariant="NATIVE_TYPE" unitName="spec0">
								<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
							</VIEWREFERENCE>
							<PORTASSIGNS>
								<PORTASSIGN direction="NONE" name="clock">
									<VALUE>
										<IDENTIFIER name="clock">
											<CODE_INFO column_number="29" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="29" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="a_0">
									<VALUE>
										<IDENTIFIER name="a_0">
											<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="b_0">
									<VALUE>
										<IDENTIFIER name="b_0">
											<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="c_0">
									<VALUE>
										<IDENTIFIER name="c_0">
											<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
								</PORTASSIGN>
							</PORTASSIGNS>
							<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
						</INSTANCE>
						<INSTANCE name="spec_sbm1">
							<VIEWREFERENCE name="behav" typeVariant="NATIVE_TYPE" unitName="spec1">
								<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="6"/>
							</VIEWREFERENCE>
							<PORTASSIGNS>
								<PORTASSIGN direction="NONE" name="clock">
									<VALUE>
										<IDENTIFIER name="clock">
											<CODE_INFO column_number="29" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="6"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="29" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="6"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="a_1">
									<VALUE>
										<IDENTIFIER name="a_1">
											<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="6"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="6"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="b_1">
									<VALUE>
										<IDENTIFIER name="b_1">
											<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="6"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="6"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="c_1">
									<VALUE>
										<IDENTIFIER name="c_1">
											<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="6"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="6"/>
								</PORTASSIGN>
							</PORTASSIGNS>
							<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="6"/>
						</INSTANCE>
						<INSTANCE name="spec_sbm2">
							<VIEWREFERENCE name="behav" typeVariant="NATIVE_TYPE" unitName="spec2">
								<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="7"/>
							</VIEWREFERENCE>
							<PORTASSIGNS>
								<PORTASSIGN direction="NONE" name="clock">
									<VALUE>
										<IDENTIFIER name="clock">
											<CODE_INFO column_number="29" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="7"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="29" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="7"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="a_2">
									<VALUE>
										<IDENTIFIER name="a_2">
											<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="7"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="7"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="b_2">
									<VALUE>
										<IDENTIFIER name="b_2">
											<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="7"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="7"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="c_2">
									<VALUE>
										<IDENTIFIER name="c_2">
											<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="7"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="7"/>
								</PORTASSIGN>
							</PORTASSIGNS>
							<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="7"/>
						</INSTANCE>
						<INSTANCE name="spec_sbm3">
							<VIEWREFERENCE name="behav" typeVariant="NATIVE_TYPE" unitName="spec3">
								<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="8"/>
							</VIEWREFERENCE>
							<PORTASSIGNS>
								<PORTASSIGN direction="NONE" name="clock">
									<VALUE>
										<IDENTIFIER name="clock">
											<CODE_INFO column_number="29" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="8"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="29" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="8"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="a_3">
									<VALUE>
										<IDENTIFIER name="a_3">
											<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="8"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="8"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="b_3">
									<VALUE>
										<IDENTIFIER name="b_3">
											<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="8"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="8"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="c_3">
									<VALUE>
										<IDENTIFIER name="c_3">
											<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="8"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="8"/>
								</PORTASSIGN>
							</PORTASSIGNS>
							<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="8"/>
						</INSTANCE>
						<INSTANCE name="spec_sbm4">
							<VIEWREFERENCE name="behav" typeVariant="NATIVE_TYPE" unitName="spec4">
								<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="9"/>
							</VIEWREFERENCE>
							<PORTASSIGNS>
								<PORTASSIGN direction="NONE" name="clock">
									<VALUE>
										<IDENTIFIER name="clock">
											<CODE_INFO column_number="29" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="9"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="29" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="9"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="a_4">
									<VALUE>
										<IDENTIFIER name="a_4">
											<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="9"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="9"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="b_4">
									<VALUE>
										<IDENTIFIER name="b_4">
											<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="9"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="9"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="c_4">
									<VALUE>
										<IDENTIFIER name="c_4">
											<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="9"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="9"/>
								</PORTASSIGN>
							</PORTASSIGNS>
							<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="9"/>
						</INSTANCE>
						<INSTANCE name="spec_sbm5">
							<VIEWREFERENCE name="behav" typeVariant="NATIVE_TYPE" unitName="spec5">
								<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="10"/>
							</VIEWREFERENCE>
							<PORTASSIGNS>
								<PORTASSIGN direction="NONE" name="clock">
									<VALUE>
										<IDENTIFIER name="clock">
											<CODE_INFO column_number="29" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="10"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="29" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="10"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="a_5">
									<VALUE>
										<IDENTIFIER name="a_5">
											<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="10"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="10"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="b_5">
									<VALUE>
										<IDENTIFIER name="b_5">
											<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="10"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="10"/>
								</PORTASSIGN>
								<PORTASSIGN direction="NONE" name="c_5">
									<VALUE>
										<IDENTIFIER name="c_5">
											<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="10"/>
										</IDENTIFIER>
									</VALUE>
									<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="10"/>
								</PORTASSIGN>
							</PORTASSIGNS>
							<CODE_INFO column_number="60" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="10"/>
						</INSTANCE>
					</INSTANCES>
					<GLOBALACTION/>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="1"/>
				</CONTENTS>
				<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="1"/>
			</VIEW>
			<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="1"/>
		</DESIGNUNIT>
	</DESIGNUNITS>
</SYSTEM>
