# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 12:03:52  March 29, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY module_clock_century
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:03:52  MARCH 29, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "QuestaSim (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_AB28 -to seconds[0]
set_location_assignment PIN_AC28 -to seconds[1]
set_location_assignment PIN_AC27 -to seconds[2]
set_location_assignment PIN_AD27 -to seconds[3]
set_location_assignment PIN_AB27 -to seconds[4]
set_location_assignment PIN_AC26 -to seconds[5]
set_location_assignment PIN_AD26 -to minutes[0]
set_location_assignment PIN_AB26 -to minutes[1]
set_location_assignment PIN_AC25 -to minutes[2]
set_location_assignment PIN_AB25 -to minutes[3]
set_location_assignment PIN_AC24 -to minutes[4]
set_location_assignment PIN_AB24 -to minutes[5]
set_location_assignment PIN_AB23 -to hours[0]
set_location_assignment PIN_AA24 -to hours[1]
set_location_assignment PIN_AA23 -to hours[2]
set_location_assignment PIN_AA22 -to hours[3]
set_location_assignment PIN_Y24 -to hours[4]
set_location_assignment PIN_G18 -to unitd_s[0]
set_location_assignment PIN_F22 -to unitd_s[1]
set_location_assignment PIN_E17 -to unitd_s[2]
set_location_assignment PIN_L26 -to unitd_s[3]
set_location_assignment PIN_L25 -to unitd_s[4]
set_location_assignment PIN_J22 -to unitd_s[5]
set_location_assignment PIN_H22 -to unitd_s[6]
set_location_assignment PIN_AA25 -to unitd_m[0]
set_location_assignment PIN_AA26 -to unitd_m[1]
set_location_assignment PIN_Y25 -to unitd_m[2]
set_location_assignment PIN_W26 -to unitd_m[3]
set_location_assignment PIN_Y26 -to unitd_m[4]
set_location_assignment PIN_W27 -to unitd_m[5]
set_location_assignment PIN_W28 -to unitd_m[6]
set_location_assignment PIN_M24 -to tend_s[0]
set_location_assignment PIN_Y22 -to tend_s[1]
set_location_assignment PIN_W21 -to tend_s[2]
set_location_assignment PIN_W22 -to tend_s[3]
set_location_assignment PIN_W25 -to tend_s[4]
set_location_assignment PIN_U23 -to tend_s[5]
set_location_assignment PIN_U24 -to tend_s[6]
set_location_assignment PIN_V21 -to tend_m[0]
set_location_assignment PIN_U21 -to tend_m[1]
set_location_assignment PIN_AB20 -to tend_m[2]
set_location_assignment PIN_AA21 -to tend_m[3]
set_location_assignment PIN_AD24 -to tend_m[4]
set_location_assignment PIN_AF23 -to tend_m[5]
set_location_assignment PIN_Y19 -to tend_m[6]
set_location_assignment PIN_Y23 -to hours[5]
set_location_assignment PIN_AB19 -to unitd_h[0]
set_location_assignment PIN_AA19 -to unitd_h[1]
set_location_assignment PIN_AG21 -to unitd_h[2]
set_location_assignment PIN_AH21 -to unitd_h[3]
set_location_assignment PIN_AE19 -to unitd_h[4]
set_location_assignment PIN_AF19 -to unitd_h[5]
set_location_assignment PIN_AE18 -to unitd_h[6]
set_location_assignment PIN_AD18 -to tend_h[0]
set_location_assignment PIN_AC18 -to tend_h[1]
set_location_assignment PIN_AB18 -to tend_h[2]
set_location_assignment PIN_AH19 -to tend_h[3]
set_location_assignment PIN_AG19 -to tend_h[4]
set_location_assignment PIN_AF18 -to tend_h[5]
set_location_assignment PIN_AH18 -to tend_h[6]
set_global_assignment -name VERILOG_FILE module_clock_century.v
set_global_assignment -name VERILOG_FILE test.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_Y2 -to clk
set_location_assignment PIN_M23 -to rst
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top