// Seed: 133355758
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_7 = 0;
  wire id_5;
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    output supply1 id_2,
    output logic id_3,
    input tri0 id_4
);
  assign id_3 = id_0;
  initial id_1 <= id_0;
  tri1 id_6;
  assign id_3 = id_6 !== id_4;
  tri id_7, id_8, id_9, id_10, id_11;
  assign id_2 = id_11;
  wire id_12, id_13, id_14, id_15, id_16, id_17;
  module_0 modCall_1 (
      id_6,
      id_16,
      id_13
  );
  wire id_18, id_19 = id_14, id_20;
endmodule
