Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 27 00:40:31 2025
| Host         : Oliver running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fibonacci_v2_timing_summary_routed.rpt -pb fibonacci_v2_timing_summary_routed.pb -rpx fibonacci_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : fibonacci_v2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     102         
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (297)
5. checking no_input_delay (10)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There are 102 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_hex_sseg_disp/counter_reg[18]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (297)
--------------------------------------------------
 There are 297 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  312          inf        0.000                      0                  312           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           312 Endpoints
Min Delay           312 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.405ns  (logic 3.663ns (57.191%)  route 2.742ns (42.809%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[3]/G
    SLICE_X2Y61          LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  u_hex_sseg_disp/hex_reg[3]/Q
                         net (fo=7, routed)           0.831     1.462    u_hex_sseg_disp/hex[3]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.152     1.614 r  u_hex_sseg_disp/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.910     3.525    sseg_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         2.880     6.405 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.405    sseg[0]
    V10                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.141ns  (logic 3.633ns (59.154%)  route 2.508ns (40.846%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[0]/G
    SLICE_X2Y61          LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  u_hex_sseg_disp/hex_reg[0]/Q
                         net (fo=7, routed)           0.833     1.464    u_hex_sseg_disp/hex[0]
    SLICE_X1Y61          LUT4 (Prop_lut4_I2_O)        0.149     1.613 r  u_hex_sseg_disp/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.675     3.288    sseg_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         2.853     6.141 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.141    sseg[5]
    V17                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.007ns  (logic 3.646ns (60.691%)  route 2.361ns (39.309%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[0]/G
    SLICE_X2Y61          LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  u_hex_sseg_disp/hex_reg[0]/Q
                         net (fo=7, routed)           0.828     1.459    u_hex_sseg_disp/hex[0]
    SLICE_X1Y61          LUT4 (Prop_lut4_I2_O)        0.154     1.613 r  u_hex_sseg_disp/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.533     3.146    sseg_OBUF[3]
    U11                  OBUF (Prop_obuf_I_O)         2.861     6.007 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.007    sseg[3]
    U11                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.924ns  (logic 3.426ns (57.838%)  route 2.498ns (42.162%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[0]/G
    SLICE_X2Y61          LDCE (EnToQ_ldce_G_Q)        0.631     0.631 f  u_hex_sseg_disp/hex_reg[0]/Q
                         net (fo=7, routed)           0.828     1.459    u_hex_sseg_disp/hex[0]
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.124     1.583 r  u_hex_sseg_disp/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.669     3.253    sseg_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         2.671     5.924 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.924    sseg[2]
    U12                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.923ns  (logic 3.403ns (57.460%)  route 2.520ns (42.540%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[3]/G
    SLICE_X2Y61          LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  u_hex_sseg_disp/hex_reg[3]/Q
                         net (fo=7, routed)           0.673     1.304    u_hex_sseg_disp/hex[3]
    SLICE_X2Y61          LUT4 (Prop_lut4_I0_O)        0.124     1.428 r  u_hex_sseg_disp/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.846     3.275    sseg_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         2.648     5.923 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.923    sseg[6]
    U16                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.921ns  (logic 3.418ns (57.731%)  route 2.503ns (42.269%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[3]/G
    SLICE_X2Y61          LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  u_hex_sseg_disp/hex_reg[3]/Q
                         net (fo=7, routed)           0.831     1.462    u_hex_sseg_disp/hex[3]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.124     1.586 r  u_hex_sseg_disp/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.258    sseg_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         2.663     5.921 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.921    sseg[1]
    V12                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.905ns  (logic 3.409ns (57.729%)  route 2.496ns (42.271%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[0]/G
    SLICE_X2Y61          LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  u_hex_sseg_disp/hex_reg[0]/Q
                         net (fo=7, routed)           0.833     1.464    u_hex_sseg_disp/hex[0]
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.124     1.588 r  u_hex_sseg_disp/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663     3.251    sseg_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         2.654     5.905 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.905    sseg[4]
    T11                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.320ns  (logic 3.277ns (61.602%)  route 2.043ns (38.398%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[3]/G
    SLICE_X2Y61          LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  u_hex_sseg_disp/an_reg[3]/Q
                         net (fo=1, routed)           2.043     2.674    an_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         2.646     5.320 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.320    an[3]
    U13                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.306ns  (logic 3.210ns (60.510%)  route 2.095ns (39.490%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[0]/G
    SLICE_X1Y61          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/an_reg[0]/Q
                         net (fo=1, routed)           2.095     2.657    an_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.648     5.306 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.306    an[0]
    R10                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.299ns  (logic 3.232ns (60.988%)  route 2.067ns (39.012%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[1]/G
    SLICE_X1Y61          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/an_reg[1]/Q
                         net (fo=1, routed)           2.067     2.629    an_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.670     5.299 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.299    an[1]
    T10                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p2s_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p2s_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE                         0.000     0.000 r  p2s_reg_reg[3]/C
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p2s_reg_reg[3]/Q
                         net (fo=1, routed)           0.057     0.198    p2s_reg__0[3]
    SLICE_X4Y65          LUT6 (Prop_lut6_I3_O)        0.045     0.243 r  p2s_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.243    p2s_next[4]
    SLICE_X4Y65          FDRE                                         r  p2s_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p2s_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.186ns (66.745%)  route 0.093ns (33.255%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE                         0.000     0.000 r  t1_reg_reg[5]/C
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t1_reg_reg[5]/Q
                         net (fo=5, routed)           0.093     0.234    t1_reg[5]
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.045     0.279 r  p2s_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.279    p2s_next[5]
    SLICE_X4Y64          FDRE                                         r  p2s_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bin_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.128ns (43.716%)  route 0.165ns (56.284%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE                         0.000     0.000 r  bin_reg_reg[6]/C
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bin_reg_reg[6]/Q
                         net (fo=4, routed)           0.165     0.293    p_2_in__0[5]
    SLICE_X3Y68          FDRE                                         r  bin_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd2_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  bcd2_reg_reg[2]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bcd2_reg_reg[2]/Q
                         net (fo=5, routed)           0.110     0.251    bcd2_reg[2]
    SLICE_X2Y62          LUT5 (Prop_lut5_I1_O)        0.045     0.296 r  bcd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.296    bcd2_next[1]
    SLICE_X2Y62          FDRE                                         r  bcd2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2s_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p2s_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.223%)  route 0.113ns (37.777%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  p2s_reg_reg[8]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p2s_reg_reg[8]/Q
                         net (fo=1, routed)           0.113     0.254    p2s_reg__0[8]
    SLICE_X5Y65          LUT5 (Prop_lut5_I4_O)        0.045     0.299 r  p2s_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.299    p2s_next[9]
    SLICE_X5Y65          FDRE                                         r  p2s_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd3_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  bcd2_reg_reg[2]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bcd2_reg_reg[2]/Q
                         net (fo=5, routed)           0.110     0.251    bcd2_reg[2]
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.048     0.299 r  bcd3_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.299    bcd3_next[0]
    SLICE_X2Y62          FDRE                                         r  bcd3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd3_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd3_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE                         0.000     0.000 r  bcd3_reg_reg[3]/C
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bcd3_reg_reg[3]/Q
                         net (fo=4, routed)           0.077     0.205    bcd3_reg_reg_n_0_[3]
    SLICE_X4Y64          LUT5 (Prop_lut5_I3_O)        0.099     0.304 r  bcd3_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.304    bcd3_next[1]
    SLICE_X4Y64          FDRE                                         r  bcd3_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.194%)  route 0.134ns (41.806%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE                         0.000     0.000 r  t1_reg_reg[15]/C
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t1_reg_reg[15]/Q
                         net (fo=4, routed)           0.134     0.275    t1_reg[15]
    SLICE_X7Y66          LUT4 (Prop_lut4_I2_O)        0.045     0.320 r  t1_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.320    t1_next[15]
    SLICE_X7Y66          FDRE                                         r  t1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (58.007%)  route 0.135ns (41.993%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE                         0.000     0.000 r  t1_reg_reg[12]/C
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t1_reg_reg[12]/Q
                         net (fo=6, routed)           0.135     0.276    t1_reg[12]
    SLICE_X5Y67          LUT4 (Prop_lut4_I2_O)        0.045     0.321 r  t1_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.321    t1_next[12]
    SLICE_X5Y67          FDRE                                         r  t1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bin_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.769%)  route 0.181ns (56.231%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE                         0.000     0.000 r  bin_reg_reg[4]/C
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bin_reg_reg[4]/Q
                         net (fo=2, routed)           0.181     0.322    p_2_in[3]
    SLICE_X3Y68          FDRE                                         r  bin_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





