Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/NIOS/" --output-directory="E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/NIOS/NIOS/" --report-file="bsf:E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/NIOS/NIOS.bsf" --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C70F896C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/NIOS/NIOS.qsys"
Progress: Loading NIOS/NIOS.qsys
Progress: Reading input file
Progress: Adding CLK_150 [clock_source 13.0]
Progress: Parameterizing module CLK_150
Progress: Adding uPROC [altera_nios2_qsys 13.0]
Progress: Parameterizing module uPROC
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding FIFO_DATA [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module FIFO_DATA
Progress: Adding FIFO_RD_INPUT [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module FIFO_RD_INPUT
Progress: Adding FIFO_RD_OUTPUT [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module FIFO_RD_OUTPUT
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS.FIFO_DATA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS.FIFO_RD_INPUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/NIOS/" --output-directory="E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/NIOS/NIOS/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/NIOS/NIOS.sopcinfo" --report-file="html:E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/NIOS/NIOS.html" --report-file="qip:E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/NIOS/NIOS/synthesis/NIOS.qip" --report-file="cmp:E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/NIOS/NIOS.cmp" --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C70F896C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/NIOS/NIOS.qsys" --language=VERILOG
Progress: Loading NIOS/NIOS.qsys
Progress: Reading input file
Progress: Adding CLK_150 [clock_source 13.0]
Progress: Parameterizing module CLK_150
Progress: Adding uPROC [altera_nios2_qsys 13.0]
Progress: Parameterizing module uPROC
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding FIFO_DATA [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module FIFO_DATA
Progress: Adding FIFO_RD_INPUT [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module FIFO_RD_INPUT
Progress: Adding FIFO_RD_OUTPUT [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module FIFO_RD_OUTPUT
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS.FIFO_DATA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS.FIFO_RD_INPUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS: Generating NIOS "NIOS" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 23 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 51 connections
Info: merlin_domain_transform: After transform: 26 modules, 137 connections
Info: merlin_router_transform: After transform: 33 modules, 165 connections
Info: reset_adaptation_transform: After transform: 34 modules, 130 connections
Info: merlin_network_to_switch_transform: After transform: 47 modules, 158 connections
Info: merlin_mm_transform: After transform: 47 modules, 158 connections
Info: merlin_interrupt_mapper_transform: After transform: 48 modules, 161 connections
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NIOS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: uPROC: Starting RTL generation for module 'NIOS_uPROC'
Info: uPROC:   Generation command is [exec F:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I F:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I F:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I F:/altera/13.0sp1/quartus/sopc_builder/bin -I F:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I F:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I F:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I F:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- F:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NIOS_uPROC --dir=C:/Users/MRBIGB~1/AppData/Local/Temp/alt6575_2158262967396468613.dir/0001_uPROC_gen/ --quartus_dir=F:/altera/13.0sp1/quartus --verilog --config=C:/Users/MRBIGB~1/AppData/Local/Temp/alt6575_2158262967396468613.dir/0001_uPROC_gen//NIOS_uPROC_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: uPROC: # 2015.05.20 23:31:49 (*) Starting Nios II generation
Info: uPROC: # 2015.05.20 23:31:49 (*)   Checking for plaintext license.
Info: uPROC: # 2015.05.20 23:31:51 (*)   Plaintext license not found.
Info: uPROC: # 2015.05.20 23:31:51 (*)   No license required to generate encrypted Nios II/e.
Info: uPROC: # 2015.05.20 23:31:51 (*)   Elaborating CPU configuration settings
Info: uPROC: # 2015.05.20 23:31:51 (*)   Creating all objects for CPU
Info: uPROC: # 2015.05.20 23:31:52 (*)   Generating RTL from CPU objects
Info: uPROC: # 2015.05.20 23:31:52 (*)   Creating plain-text RTL
Info: uPROC: # 2015.05.20 23:31:55 (*) Done Nios II generation
Info: uPROC: Done RTL generation for module 'NIOS_uPROC'
Info: uPROC: "NIOS" instantiated altera_nios2_qsys "uPROC"
Info: RAM: Starting RTL generation for module 'NIOS_RAM'
Info: RAM:   Generation command is [exec F:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I F:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I F:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I F:/altera/13.0sp1/quartus/sopc_builder/bin -I F:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_RAM --dir=C:/Users/MRBIGB~1/AppData/Local/Temp/alt6575_2158262967396468613.dir/0002_RAM_gen/ --quartus_dir=F:/altera/13.0sp1/quartus --verilog --config=C:/Users/MRBIGB~1/AppData/Local/Temp/alt6575_2158262967396468613.dir/0002_RAM_gen//NIOS_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'NIOS_RAM'
Info: RAM: "NIOS" instantiated altera_avalon_onchip_memory2 "RAM"
Info: FIFO_DATA: Starting RTL generation for module 'NIOS_FIFO_DATA'
Info: FIFO_DATA:   Generation command is [exec F:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I F:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I F:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I F:/altera/13.0sp1/quartus/sopc_builder/bin -I F:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_FIFO_DATA --dir=C:/Users/MRBIGB~1/AppData/Local/Temp/alt6575_2158262967396468613.dir/0003_FIFO_DATA_gen/ --quartus_dir=F:/altera/13.0sp1/quartus --verilog --config=C:/Users/MRBIGB~1/AppData/Local/Temp/alt6575_2158262967396468613.dir/0003_FIFO_DATA_gen//NIOS_FIFO_DATA_component_configuration.pl  --do_build_sim=0  ]
Info: FIFO_DATA: Done RTL generation for module 'NIOS_FIFO_DATA'
Info: FIFO_DATA: "NIOS" instantiated altera_avalon_pio "FIFO_DATA"
Info: FIFO_RD_INPUT: Starting RTL generation for module 'NIOS_FIFO_RD_INPUT'
Info: FIFO_RD_INPUT:   Generation command is [exec F:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I F:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I F:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I F:/altera/13.0sp1/quartus/sopc_builder/bin -I F:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_FIFO_RD_INPUT --dir=C:/Users/MRBIGB~1/AppData/Local/Temp/alt6575_2158262967396468613.dir/0004_FIFO_RD_INPUT_gen/ --quartus_dir=F:/altera/13.0sp1/quartus --verilog --config=C:/Users/MRBIGB~1/AppData/Local/Temp/alt6575_2158262967396468613.dir/0004_FIFO_RD_INPUT_gen//NIOS_FIFO_RD_INPUT_component_configuration.pl  --do_build_sim=0  ]
Info: FIFO_RD_INPUT: Done RTL generation for module 'NIOS_FIFO_RD_INPUT'
Info: FIFO_RD_INPUT: "NIOS" instantiated altera_avalon_pio "FIFO_RD_INPUT"
Info: FIFO_RD_OUTPUT: Starting RTL generation for module 'NIOS_FIFO_RD_OUTPUT'
Info: FIFO_RD_OUTPUT:   Generation command is [exec F:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I F:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I F:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I F:/altera/13.0sp1/quartus/sopc_builder/bin -I F:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_FIFO_RD_OUTPUT --dir=C:/Users/MRBIGB~1/AppData/Local/Temp/alt6575_2158262967396468613.dir/0005_FIFO_RD_OUTPUT_gen/ --quartus_dir=F:/altera/13.0sp1/quartus --verilog --config=C:/Users/MRBIGB~1/AppData/Local/Temp/alt6575_2158262967396468613.dir/0005_FIFO_RD_OUTPUT_gen//NIOS_FIFO_RD_OUTPUT_component_configuration.pl  --do_build_sim=0  ]
Info: FIFO_RD_OUTPUT: Done RTL generation for module 'NIOS_FIFO_RD_OUTPUT'
Info: FIFO_RD_OUTPUT: "NIOS" instantiated altera_avalon_pio "FIFO_RD_OUTPUT"
Info: uPROC_data_master_translator: "NIOS" instantiated altera_merlin_master_translator "uPROC_data_master_translator"
Info: uPROC_jtag_debug_module_translator: "NIOS" instantiated altera_merlin_slave_translator "uPROC_jtag_debug_module_translator"
Info: uPROC_data_master_translator_avalon_universal_master_0_agent: "NIOS" instantiated altera_merlin_master_agent "uPROC_data_master_translator_avalon_universal_master_0_agent"
Info: uPROC_jtag_debug_module_translator_avalon_universal_slave_0_agent: "NIOS" instantiated altera_merlin_slave_agent "uPROC_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: uPROC_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "NIOS" instantiated altera_avalon_sc_fifo "uPROC_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "NIOS" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "NIOS" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "NIOS" instantiated altera_merlin_router "id_router"
Info: id_router_002: "NIOS" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "NIOS" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "NIOS" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "NIOS" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "NIOS" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "NIOS" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "NIOS" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/NIOS/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "NIOS" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/NIOS/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "NIOS" instantiated altera_irq_mapper "irq_mapper"
Info: NIOS: Done NIOS" with 23 modules, 64 files, 1217341 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
