// Seed: 56817042
module module_0 (
    output wire id_0,
    output tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input tri id_4,
    wire id_13,
    output uwire id_5,
    output tri0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input uwire id_9,
    output wire id_10,
    input uwire id_11
);
  wire id_14;
  assign id_2  = id_4;
  assign id_1  = 1;
  assign id_10 = 1;
  assign id_6  = 1;
  wire id_15 = id_14;
  assign module_1.id_0 = 0;
  assign id_10 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    inout supply0 id_1
);
  tri1 id_3;
  assign id_3 = id_3;
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
  id_5 :
  assert property (@((1 == 1) or posedge id_3) 1'b0)
  else;
  assign id_5 = 1;
endmodule
