Classic Timing Analyzer report for mov
Thu May 17 18:57:58 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.480 ns                                       ; a2             ; 74198:inst|115 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.150 ns                                       ; 74198:inst|119 ; Q6             ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.166 ns                                      ; s0             ; 74198:inst|116 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|116 ; 74198:inst|117 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|116 ; 74198:inst|117 ; CLK        ; CLK      ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|117 ; 74198:inst|117 ; CLK        ; CLK      ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|116 ; 74198:inst|116 ; CLK        ; CLK      ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|119 ; 74198:inst|119 ; CLK        ; CLK      ; None                        ; None                      ; 1.295 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|115 ; 74198:inst|115 ; CLK        ; CLK      ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|117 ; 74198:inst|116 ; CLK        ; CLK      ; None                        ; None                      ; 1.290 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|113 ; 74198:inst|113 ; CLK        ; CLK      ; None                        ; None                      ; 1.287 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|119 ; 74198:inst|118 ; CLK        ; CLK      ; None                        ; None                      ; 1.284 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|115 ; 74198:inst|114 ; CLK        ; CLK      ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|118 ; 74198:inst|117 ; CLK        ; CLK      ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|118 ; 74198:inst|119 ; CLK        ; CLK      ; None                        ; None                      ; 1.135 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|118 ; 74198:inst|118 ; CLK        ; CLK      ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|114 ; 74198:inst|115 ; CLK        ; CLK      ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|114 ; 74198:inst|114 ; CLK        ; CLK      ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|120 ; 74198:inst|120 ; CLK        ; CLK      ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|115 ; 74198:inst|116 ; CLK        ; CLK      ; None                        ; None                      ; 1.051 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|120 ; 74198:inst|119 ; CLK        ; CLK      ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|114 ; 74198:inst|113 ; CLK        ; CLK      ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|116 ; 74198:inst|115 ; CLK        ; CLK      ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|119 ; 74198:inst|120 ; CLK        ; CLK      ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|117 ; 74198:inst|118 ; CLK        ; CLK      ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 74198:inst|113 ; 74198:inst|114 ; CLK        ; CLK      ; None                        ; None                      ; 0.807 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To             ; To Clock ;
+-------+--------------+------------+------+----------------+----------+
; N/A   ; None         ; 4.480 ns   ; a2   ; 74198:inst|115 ; CLK      ;
; N/A   ; None         ; 4.454 ns   ; a5   ; 74198:inst|118 ; CLK      ;
; N/A   ; None         ; 4.442 ns   ; a3   ; 74198:inst|116 ; CLK      ;
; N/A   ; None         ; 4.395 ns   ; a4   ; 74198:inst|117 ; CLK      ;
; N/A   ; None         ; 4.341 ns   ; s1   ; 74198:inst|117 ; CLK      ;
; N/A   ; None         ; 4.334 ns   ; a6   ; 74198:inst|119 ; CLK      ;
; N/A   ; None         ; 4.327 ns   ; a7   ; 74198:inst|120 ; CLK      ;
; N/A   ; None         ; 4.260 ns   ; s0   ; 74198:inst|117 ; CLK      ;
; N/A   ; None         ; 4.183 ns   ; s1   ; 74198:inst|119 ; CLK      ;
; N/A   ; None         ; 4.180 ns   ; s1   ; 74198:inst|114 ; CLK      ;
; N/A   ; None         ; 4.180 ns   ; s1   ; 74198:inst|120 ; CLK      ;
; N/A   ; None         ; 4.178 ns   ; s1   ; 74198:inst|115 ; CLK      ;
; N/A   ; None         ; 4.172 ns   ; s1   ; 74198:inst|116 ; CLK      ;
; N/A   ; None         ; 4.169 ns   ; s1   ; 74198:inst|118 ; CLK      ;
; N/A   ; None         ; 4.141 ns   ; s1   ; 74198:inst|113 ; CLK      ;
; N/A   ; None         ; 4.106 ns   ; s0   ; 74198:inst|119 ; CLK      ;
; N/A   ; None         ; 4.103 ns   ; s0   ; 74198:inst|115 ; CLK      ;
; N/A   ; None         ; 4.101 ns   ; s0   ; 74198:inst|114 ; CLK      ;
; N/A   ; None         ; 4.101 ns   ; s0   ; 74198:inst|116 ; CLK      ;
; N/A   ; None         ; 4.097 ns   ; s0   ; 74198:inst|118 ; CLK      ;
; N/A   ; None         ; 4.053 ns   ; L    ; 74198:inst|120 ; CLK      ;
; N/A   ; None         ; 4.033 ns   ; R    ; 74198:inst|113 ; CLK      ;
; N/A   ; None         ; 3.889 ns   ; s0   ; 74198:inst|120 ; CLK      ;
; N/A   ; None         ; 3.760 ns   ; s0   ; 74198:inst|113 ; CLK      ;
; N/A   ; None         ; 3.571 ns   ; a0   ; 74198:inst|113 ; CLK      ;
; N/A   ; None         ; 3.554 ns   ; a1   ; 74198:inst|114 ; CLK      ;
+-------+--------------+------------+------+----------------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+----------------+----+------------+
; Slack ; Required tco ; Actual tco ; From           ; To ; From Clock ;
+-------+--------------+------------+----------------+----+------------+
; N/A   ; None         ; 9.150 ns   ; 74198:inst|119 ; Q6 ; CLK        ;
; N/A   ; None         ; 9.143 ns   ; 74198:inst|120 ; Q7 ; CLK        ;
; N/A   ; None         ; 8.857 ns   ; 74198:inst|115 ; Q2 ; CLK        ;
; N/A   ; None         ; 8.846 ns   ; 74198:inst|116 ; Q3 ; CLK        ;
; N/A   ; None         ; 8.842 ns   ; 74198:inst|114 ; Q1 ; CLK        ;
; N/A   ; None         ; 8.795 ns   ; 74198:inst|118 ; Q5 ; CLK        ;
; N/A   ; None         ; 8.748 ns   ; 74198:inst|113 ; Q0 ; CLK        ;
; N/A   ; None         ; 8.607 ns   ; 74198:inst|117 ; Q4 ; CLK        ;
+-------+--------------+------------+----------------+----+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To             ; To Clock ;
+---------------+-------------+-----------+------+----------------+----------+
; N/A           ; None        ; -3.166 ns ; s0   ; 74198:inst|116 ; CLK      ;
; N/A           ; None        ; -3.306 ns ; a1   ; 74198:inst|114 ; CLK      ;
; N/A           ; None        ; -3.323 ns ; a0   ; 74198:inst|113 ; CLK      ;
; N/A           ; None        ; -3.401 ns ; s0   ; 74198:inst|120 ; CLK      ;
; N/A           ; None        ; -3.402 ns ; s0   ; 74198:inst|114 ; CLK      ;
; N/A           ; None        ; -3.405 ns ; s0   ; 74198:inst|118 ; CLK      ;
; N/A           ; None        ; -3.447 ns ; s1   ; 74198:inst|117 ; CLK      ;
; N/A           ; None        ; -3.447 ns ; s1   ; 74198:inst|119 ; CLK      ;
; N/A           ; None        ; -3.460 ns ; s1   ; 74198:inst|113 ; CLK      ;
; N/A           ; None        ; -3.460 ns ; s1   ; 74198:inst|115 ; CLK      ;
; N/A           ; None        ; -3.512 ns ; s0   ; 74198:inst|113 ; CLK      ;
; N/A           ; None        ; -3.785 ns ; R    ; 74198:inst|113 ; CLK      ;
; N/A           ; None        ; -3.805 ns ; L    ; 74198:inst|120 ; CLK      ;
; N/A           ; None        ; -3.855 ns ; s0   ; 74198:inst|115 ; CLK      ;
; N/A           ; None        ; -3.858 ns ; s0   ; 74198:inst|119 ; CLK      ;
; N/A           ; None        ; -3.921 ns ; s1   ; 74198:inst|118 ; CLK      ;
; N/A           ; None        ; -3.924 ns ; s1   ; 74198:inst|116 ; CLK      ;
; N/A           ; None        ; -3.932 ns ; s1   ; 74198:inst|114 ; CLK      ;
; N/A           ; None        ; -3.932 ns ; s1   ; 74198:inst|120 ; CLK      ;
; N/A           ; None        ; -4.012 ns ; s0   ; 74198:inst|117 ; CLK      ;
; N/A           ; None        ; -4.079 ns ; a7   ; 74198:inst|120 ; CLK      ;
; N/A           ; None        ; -4.086 ns ; a6   ; 74198:inst|119 ; CLK      ;
; N/A           ; None        ; -4.147 ns ; a4   ; 74198:inst|117 ; CLK      ;
; N/A           ; None        ; -4.194 ns ; a3   ; 74198:inst|116 ; CLK      ;
; N/A           ; None        ; -4.206 ns ; a5   ; 74198:inst|118 ; CLK      ;
; N/A           ; None        ; -4.232 ns ; a2   ; 74198:inst|115 ; CLK      ;
+---------------+-------------+-----------+------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu May 17 18:57:58 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mov -c mov --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 405.02 MHz between source register "74198:inst|116" and destination register "74198:inst|117"
    Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.464 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y3_N15; Fanout = 4; REG Node = '74198:inst|116'
            Info: 2: + IC(0.555 ns) + CELL(0.178 ns) = 0.733 ns; Loc. = LCCOMB_X25_Y3_N24; Fanout = 1; COMB Node = '74198:inst|125~121'
            Info: 3: + IC(0.316 ns) + CELL(0.319 ns) = 1.368 ns; Loc. = LCCOMB_X25_Y3_N8; Fanout = 1; COMB Node = '74198:inst|125~122'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.464 ns; Loc. = LCFF_X25_Y3_N9; Fanout = 4; REG Node = '74198:inst|117'
            Info: Total cell delay = 0.593 ns ( 40.51 % )
            Info: Total interconnect delay = 0.871 ns ( 59.49 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 3.178 ns
                Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 8; CLK Node = 'CLK'
                Info: 2: + IC(1.673 ns) + CELL(0.602 ns) = 3.178 ns; Loc. = LCFF_X25_Y3_N9; Fanout = 4; REG Node = '74198:inst|117'
                Info: Total cell delay = 1.505 ns ( 47.36 % )
                Info: Total interconnect delay = 1.673 ns ( 52.64 % )
            Info: - Longest clock path from clock "CLK" to source register is 3.178 ns
                Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 8; CLK Node = 'CLK'
                Info: 2: + IC(1.673 ns) + CELL(0.602 ns) = 3.178 ns; Loc. = LCFF_X25_Y3_N15; Fanout = 4; REG Node = '74198:inst|116'
                Info: Total cell delay = 1.505 ns ( 47.36 % )
                Info: Total interconnect delay = 1.673 ns ( 52.64 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "74198:inst|115" (data pin = "a2", clock pin = "CLK") is 4.480 ns
    Info: + Longest pin to register delay is 7.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_67; Fanout = 1; PIN Node = 'a2'
        Info: 2: + IC(6.156 ns) + CELL(0.521 ns) = 7.600 ns; Loc. = LCCOMB_X25_Y3_N20; Fanout = 1; COMB Node = '74198:inst|123~122'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.696 ns; Loc. = LCFF_X25_Y3_N21; Fanout = 4; REG Node = '74198:inst|115'
        Info: Total cell delay = 1.540 ns ( 20.01 % )
        Info: Total interconnect delay = 6.156 ns ( 79.99 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.178 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 8; CLK Node = 'CLK'
        Info: 2: + IC(1.673 ns) + CELL(0.602 ns) = 3.178 ns; Loc. = LCFF_X25_Y3_N21; Fanout = 4; REG Node = '74198:inst|115'
        Info: Total cell delay = 1.505 ns ( 47.36 % )
        Info: Total interconnect delay = 1.673 ns ( 52.64 % )
Info: tco from clock "CLK" to destination pin "Q6" through register "74198:inst|119" is 9.150 ns
    Info: + Longest clock path from clock "CLK" to source register is 3.178 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 8; CLK Node = 'CLK'
        Info: 2: + IC(1.673 ns) + CELL(0.602 ns) = 3.178 ns; Loc. = LCFF_X25_Y3_N5; Fanout = 4; REG Node = '74198:inst|119'
        Info: Total cell delay = 1.505 ns ( 47.36 % )
        Info: Total interconnect delay = 1.673 ns ( 52.64 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.695 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y3_N5; Fanout = 4; REG Node = '74198:inst|119'
        Info: 2: + IC(2.785 ns) + CELL(2.910 ns) = 5.695 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'Q6'
        Info: Total cell delay = 2.910 ns ( 51.10 % )
        Info: Total interconnect delay = 2.785 ns ( 48.90 % )
Info: th for register "74198:inst|116" (data pin = "s0", clock pin = "CLK") is -3.166 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.178 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 8; CLK Node = 'CLK'
        Info: 2: + IC(1.673 ns) + CELL(0.602 ns) = 3.178 ns; Loc. = LCFF_X25_Y3_N15; Fanout = 4; REG Node = '74198:inst|116'
        Info: Total cell delay = 1.505 ns ( 47.36 % )
        Info: Total interconnect delay = 1.673 ns ( 52.64 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.630 ns
        Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_84; Fanout = 12; PIN Node = 's0'
        Info: 2: + IC(5.319 ns) + CELL(0.322 ns) = 6.534 ns; Loc. = LCCOMB_X25_Y3_N14; Fanout = 1; COMB Node = '74198:inst|124~122'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.630 ns; Loc. = LCFF_X25_Y3_N15; Fanout = 4; REG Node = '74198:inst|116'
        Info: Total cell delay = 1.311 ns ( 19.77 % )
        Info: Total interconnect delay = 5.319 ns ( 80.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Thu May 17 18:57:58 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


