
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 368.605 ; gain = 97.453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-638] synthesizing module 'AnalogXADC' [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/sources_1/new/AnalogXADC.v:23]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/synth_1/.Xil/Vivado-11440-DESKTOP-MPCNH61/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'xadc_wiz_0' (1#1) [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/synth_1/.Xil/Vivado-11440-DESKTOP-MPCNH61/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'AnalogXADC' (2#1) [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/sources_1/new/AnalogXADC.v:23]
INFO: [Synth 8-638] synthesizing module 'pwm_module' [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/sources_1/new/pwm_module.v:21]
INFO: [Synth 8-256] done synthesizing module 'pwm_module' (3#1) [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/sources_1/new/pwm_module.v:21]
WARNING: [Synth 8-689] width (16) of port connection 'PWM_in' does not match port width (11) of module 'pwm_module' [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/sources_1/new/top.sv:56]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port AUD_SD driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 420.355 ; gain = 149.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 420.355 ; gain = 149.203
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/synth_1/.Xil/Vivado-11440-DESKTOP-MPCNH61/dcp1/xadc_wiz_0_in_context.xdc] for cell 'xadc/XLXI_7'
Finished Parsing XDC File [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/synth_1/.Xil/Vivado-11440-DESKTOP-MPCNH61/dcp1/xadc_wiz_0_in_context.xdc] for cell 'xadc/XLXI_7'
Parsing XDC File [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'rstn'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'JC1'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:120]
Finished Parsing XDC File [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 775.969 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 775.969 ; gain = 504.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 775.969 ; gain = 504.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for xadc/XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 775.969 ; gain = 504.816
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "aux_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Address_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element PWM_ramp_reg was removed.  [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/sources_1/new/pwm_module.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 775.969 ; gain = 504.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module AnalogXADC 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pwm_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element xadc/temp_data_reg was removed.  [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/sources_1/new/AnalogXADC.v:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'PWM_reg' and it is trimmed from '16' to '11' bits. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/sources_1/new/top.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'xadc/aux_data_reg' and it is trimmed from '16' to '11' bits. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/sources_1/new/AnalogXADC.v:70]
INFO: [Synth 8-5546] ROM "xadc/Address_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xadc/aux_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xadc/temp_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pwm/PWM_ramp_reg was removed.  [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/sources_1/new/pwm_module.v:31]
WARNING: [Synth 8-3917] design top has port AUD_SD driven by constant 1
INFO: [Synth 8-3886] merging instance 'xadc/Address_in_reg[0]' (FDE) to 'xadc/Address_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'xadc/Address_in_reg[5]' (FDE) to 'xadc/Address_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'xadc/Address_in_reg[6]' (FDE) to 'xadc/Address_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'xadc/Address_in_reg[2]' (FDE) to 'xadc/Address_in_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xadc/Address_in_reg[3] )
INFO: [Synth 8-3886] merging instance 'xadc/Address_in_reg[4]' (FDE) to 'xadc/Address_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'xadc/aux_data_reg[0]' (FDE) to 'xadc/aux_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'xadc/aux_data_reg[1]' (FDE) to 'xadc/aux_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'xadc/aux_data_reg[2]' (FDE) to 'xadc/aux_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xadc/aux_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'PWM_reg[0]' (FD) to 'PWM_reg[1]'
INFO: [Synth 8-3886] merging instance 'PWM_reg[1]' (FD) to 'PWM_reg[2]'
INFO: [Synth 8-3886] merging instance 'PWM_reg[2]' (FD) to 'PWM_reg[3]'
INFO: [Synth 8-3886] merging instance 'pwm/new_pwm_reg[0]' (FDE) to 'pwm/new_pwm_reg[3]'
INFO: [Synth 8-3886] merging instance 'pwm/new_pwm_reg[1]' (FDE) to 'pwm/new_pwm_reg[3]'
INFO: [Synth 8-3886] merging instance 'pwm/new_pwm_reg[2]' (FDE) to 'pwm/new_pwm_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pwm/new_pwm_reg[3] )
WARNING: [Synth 8-3332] Sequential element (xadc/Address_in_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (xadc/aux_data_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PWM_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pwm/new_pwm_reg[3]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 775.969 ; gain = 504.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 775.969 ; gain = 504.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 775.969 ; gain = 504.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 785.098 ; gain = 513.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 785.098 ; gain = 513.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 785.098 ; gain = 513.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 785.098 ; gain = 513.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 785.098 ; gain = 513.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 785.098 ; gain = 513.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 785.098 ; gain = 513.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |xadc_wiz_0 |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |     1|
|4     |LUT1       |     1|
|5     |LUT2       |     6|
|6     |LUT3       |     2|
|7     |LUT4       |     8|
|8     |LUT5       |     2|
|9     |LUT6       |     5|
|10    |FDRE       |    34|
|11    |IBUF       |     3|
|12    |OBUF       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    91|
|2     |  pwm    |pwm_module |    42|
|3     |  xadc   |AnalogXADC |    36|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 785.098 ; gain = 513.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 785.098 ; gain = 158.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 785.098 ; gain = 513.945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 786.691 ; gain = 527.008
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 786.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 31 15:29:27 2018...
