Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 14:10:17 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                 Path #1                                                                |                                                         WorstPath from Dst                                                        |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                                  3.125 |                                                                                                                             3.125 |
| Path Delay                |                    1.280 |                                                                                                                                  9.903 |                                                                                                                             9.648 |
| Logic Delay               | 0.098(8%)                | 3.099(32%)                                                                                                                             | 3.056(32%)                                                                                                                        |
| Net Delay                 | 1.182(92%)               | 6.804(68%)                                                                                                                             | 6.592(68%)                                                                                                                        |
| Clock Skew                |                   -0.022 |                                                                                                                                 -0.116 |                                                                                                                            -0.145 |
| Slack                     |                    1.814 |                                                                                                                                 -6.903 |                                                                                                                            -6.676 |
| Timing Exception          |                          |                                                                                                                                        |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%                  | 10% x 1%                                                                                                                               | 11% x 1%                                                                                                                          |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                 | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                        3 |                                                                                                                                    151 |                                                                                                                               237 |
| Fixed Loc                 |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Fixed Route               |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Hold Fix Detour           |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                           | Safely Timed                                                                                                                      |
| Logic Levels              |                        0 |                                                                                                                                     25 |                                                                                                                                24 |
| Routes                    |                        1 |                                                                                                                                     25 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                    | clk                                                                                                                               |
| End Point Clock           | clk                      | clk                                                                                                                                    | clk                                                                                                                               |
| DSP Block                 | None                     | None                                                                                                                                   | None                                                                                                                              |
| BRAM                      | None                     | None                                                                                                                                   | None                                                                                                                              |
| IO Crossings              |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| SLR Crossings             |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| PBlocks                   |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| High Fanout               |                        3 |                                                                                                                                     19 |                                                                                                                                46 |
| Dont Touch                |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Mark Debug                |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[37]/C          | muon_cand_2.pt_fast[1]/C                                                                                                               | sr_p.sr_1_10.roi_ret_345/C                                                                                                        |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_p.sr_1_10.roi_ret_345/D                                                                                                             | sr_p.sr_1[244]/D                                                                                                                  |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                 Path #2                                                                |                                                         WorstPath from Dst                                                        |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                  3.125 |                                                                                                                             3.125 |
| Path Delay                |                   1.729 |                                                                                                                                  9.904 |                                                                                                                             9.153 |
| Logic Delay               | 0.096(6%)               | 2.740(28%)                                                                                                                             | 2.662(30%)                                                                                                                        |
| Net Delay                 | 1.633(94%)              | 7.164(72%)                                                                                                                             | 6.491(70%)                                                                                                                        |
| Clock Skew                |                  -0.039 |                                                                                                                                 -0.112 |                                                                                                                            -0.162 |
| Slack                     |                   1.349 |                                                                                                                                 -6.900 |                                                                                                                            -6.199 |
| Timing Exception          |                         |                                                                                                                                        |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%                 | 9% x 1%                                                                                                                                | 11% x 1%                                                                                                                          |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                       3 |                                                                                                                                    233 |                                                                                                                               198 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed                                                                                                                      |
| Logic Levels              |                       0 |                                                                                                                                     25 |                                                                                                                                24 |
| Routes                    |                       1 |                                                                                                                                     25 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                    | clk                                                                                                                               |
| End Point Clock           | clk                     | clk                                                                                                                                    | clk                                                                                                                               |
| DSP Block                 | None                    | None                                                                                                                                   | None                                                                                                                              |
| BRAM                      | None                    | None                                                                                                                                   | None                                                                                                                              |
| IO Crossings              |                       3 |                                                                                                                                      0 |                                                                                                                                 0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| High Fanout               |                       3 |                                                                                                                                     39 |                                                                                                                                47 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[20]/C         | muon_cand_1.pt_0_rep1/C                                                                                                                | sr_p.sr_1_15.sector_ret_3131/C                                                                                                    |
| End Point Pin             | muon_cand_1.pt_0_rep1/D | sr_p.sr_1_15.sector_ret_3131/D                                                                                                         | sr_p.sr_1[244]/D                                                                                                                  |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                   Path #3                                                                   |                                                         WorstPath from Dst                                                        |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                                       3.125 |                                                                                                                             3.125 |
| Path Delay                |                    1.280 |                                                                                                                                       9.923 |                                                                                                                             9.510 |
| Logic Delay               | 0.098(8%)                | 3.199(33%)                                                                                                                                  | 2.919(31%)                                                                                                                        |
| Net Delay                 | 1.182(92%)               | 6.724(67%)                                                                                                                                  | 6.591(69%)                                                                                                                        |
| Clock Skew                |                   -0.022 |                                                                                                                                      -0.092 |                                                                                                                            -0.172 |
| Slack                     |                    1.814 |                                                                                                                                      -6.899 |                                                                                                                            -6.566 |
| Timing Exception          |                          |                                                                                                                                             |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%                  | 10% x 1%                                                                                                                                    | 11% x 1%                                                                                                                          |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                        3 |                                                                                                                                         149 |                                                                                                                               201 |
| Fixed Loc                 |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Fixed Route               |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Hold Fix Detour           |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                | Safely Timed                                                                                                                      |
| Logic Levels              |                        0 |                                                                                                                                          26 |                                                                                                                                24 |
| Routes                    |                        1 |                                                                                                                                          26 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                         | clk                                                                                                                               |
| End Point Clock           | clk                      | clk                                                                                                                                         | clk                                                                                                                               |
| DSP Block                 | None                     | None                                                                                                                                        | None                                                                                                                              |
| BRAM                      | None                     | None                                                                                                                                        | None                                                                                                                              |
| IO Crossings              |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| SLR Crossings             |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| PBlocks                   |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| High Fanout               |                        3 |                                                                                                                                          19 |                                                                                                                                46 |
| Dont Touch                |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Mark Debug                |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[37]/C          | muon_cand_2.pt_fast[1]/C                                                                                                                    | sr_p.sr_1_10.sector_ret_12/C                                                                                                      |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_p.sr_1_10.sector_ret_12/D                                                                                                                | sr_p.sr_1[244]/D                                                                                                                  |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                   Path #4                                                                   |                                                      WorstPath from Dst                                                      |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                                       3.125 |                                                                                                                        3.125 |
| Path Delay                |                    1.280 |                                                                                                                                       9.898 |                                                                                                                        9.147 |
| Logic Delay               | 0.098(8%)                | 3.150(32%)                                                                                                                                  | 3.143(35%)                                                                                                                   |
| Net Delay                 | 1.182(92%)               | 6.748(68%)                                                                                                                                  | 6.004(65%)                                                                                                                   |
| Clock Skew                |                   -0.022 |                                                                                                                                      -0.110 |                                                                                                                       -0.162 |
| Slack                     |                    1.814 |                                                                                                                                      -6.892 |                                                                                                                       -6.193 |
| Timing Exception          |                          |                                                                                                                                             |                                                                                                                              |
| Bounding Box Size         | 0% x 0%                  | 10% x 1%                                                                                                                                    | 11% x 1%                                                                                                                     |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                        3 |                                                                                                                                         150 |                                                                                                                          157 |
| Fixed Loc                 |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Fixed Route               |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Hold Fix Detour           |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                | Safely Timed                                                                                                                 |
| Logic Levels              |                        0 |                                                                                                                                          26 |                                                                                                                           23 |
| Routes                    |                        1 |                                                                                                                                          26 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT2 LUT6 LUT6 LUT4 FDRE | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                         | clk                                                                                                                          |
| End Point Clock           | clk                      | clk                                                                                                                                         | clk                                                                                                                          |
| DSP Block                 | None                     | None                                                                                                                                        | None                                                                                                                         |
| BRAM                      | None                     | None                                                                                                                                        | None                                                                                                                         |
| IO Crossings              |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| SLR Crossings             |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| PBlocks                   |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| High Fanout               |                        3 |                                                                                                                                          19 |                                                                                                                           31 |
| Dont Touch                |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Mark Debug                |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_3[37]/C          | muon_cand_2.pt_fast[1]/C                                                                                                                    | sr_p.sr_1_10.pt_ret_18/C                                                                                                     |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_p.sr_1_10.pt_ret_18/D                                                                                                                    | sr_p.sr_1[244]/D                                                                                                             |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                 Path #5                                                                |                                                         WorstPath from Dst                                                        |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                                  3.125 |                                                                                                                             3.125 |
| Path Delay                |                    1.280 |                                                                                                                                  9.884 |                                                                                                                             9.581 |
| Logic Delay               | 0.098(8%)                | 3.099(32%)                                                                                                                             | 2.951(31%)                                                                                                                        |
| Net Delay                 | 1.182(92%)               | 6.785(68%)                                                                                                                             | 6.630(69%)                                                                                                                        |
| Clock Skew                |                   -0.022 |                                                                                                                                 -0.118 |                                                                                                                            -0.151 |
| Slack                     |                    1.814 |                                                                                                                                 -6.886 |                                                                                                                            -6.615 |
| Timing Exception          |                          |                                                                                                                                        |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%                  | 10% x 1%                                                                                                                               | 11% x 1%                                                                                                                          |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                 | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                        3 |                                                                                                                                    151 |                                                                                                                               228 |
| Fixed Loc                 |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Fixed Route               |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Hold Fix Detour           |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                           | Safely Timed                                                                                                                      |
| Logic Levels              |                        0 |                                                                                                                                     25 |                                                                                                                                24 |
| Routes                    |                        1 |                                                                                                                                     25 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                    | clk                                                                                                                               |
| End Point Clock           | clk                      | clk                                                                                                                                    | clk                                                                                                                               |
| DSP Block                 | None                     | None                                                                                                                                   | None                                                                                                                              |
| BRAM                      | None                     | None                                                                                                                                   | None                                                                                                                              |
| IO Crossings              |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| SLR Crossings             |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| PBlocks                   |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| High Fanout               |                        3 |                                                                                                                                     19 |                                                                                                                                46 |
| Dont Touch                |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Mark Debug                |                        0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[37]/C          | muon_cand_2.pt_fast[1]/C                                                                                                               | sr_p.sr_1_12.sector_ret_0/C                                                                                                       |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_p.sr_1_12.sector_ret_0/D                                                                                                            | sr_p.sr_1[244]/D                                                                                                                  |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                 Path #6                                                                |                                                         WorstPath from Dst                                                        |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                  3.125 |                                                                                                                             3.125 |
| Path Delay                |                   1.729 |                                                                                                                                  9.898 |                                                                                                                             9.342 |
| Logic Delay               | 0.096(6%)               | 2.717(28%)                                                                                                                             | 2.928(32%)                                                                                                                        |
| Net Delay                 | 1.633(94%)              | 7.181(72%)                                                                                                                             | 6.414(68%)                                                                                                                        |
| Clock Skew                |                  -0.039 |                                                                                                                                 -0.103 |                                                                                                                            -0.172 |
| Slack                     |                   1.349 |                                                                                                                                 -6.885 |                                                                                                                            -6.398 |
| Timing Exception          |                         |                                                                                                                                        |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%                 | 9% x 1%                                                                                                                                | 11% x 1%                                                                                                                          |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                       3 |                                                                                                                                    233 |                                                                                                                               244 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed                                                                                                                      |
| Logic Levels              |                       0 |                                                                                                                                     25 |                                                                                                                                24 |
| Routes                    |                       1 |                                                                                                                                     25 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                    | clk                                                                                                                               |
| End Point Clock           | clk                     | clk                                                                                                                                    | clk                                                                                                                               |
| DSP Block                 | None                    | None                                                                                                                                   | None                                                                                                                              |
| BRAM                      | None                    | None                                                                                                                                   | None                                                                                                                              |
| IO Crossings              |                       3 |                                                                                                                                      0 |                                                                                                                                 0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| High Fanout               |                       3 |                                                                                                                                     39 |                                                                                                                                46 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[20]/C         | muon_cand_1.pt_0_rep1/C                                                                                                                | sr_p.sr_1_13.sector_ret_2881/C                                                                                                    |
| End Point Pin             | muon_cand_1.pt_0_rep1/D | sr_p.sr_1_13.sector_ret_2881/D                                                                                                         | sr_p.sr_1[244]/D                                                                                                                  |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                 Path #7                                                                |                                                         WorstPath from Dst                                                        |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                  3.125 |                                                                                                                             3.125 |
| Path Delay                |                   1.729 |                                                                                                                                  9.873 |                                                                                                                             9.487 |
| Logic Delay               | 0.096(6%)               | 2.742(28%)                                                                                                                             | 2.946(32%)                                                                                                                        |
| Net Delay                 | 1.633(94%)              | 7.131(72%)                                                                                                                             | 6.541(68%)                                                                                                                        |
| Clock Skew                |                  -0.039 |                                                                                                                                 -0.127 |                                                                                                                            -0.131 |
| Slack                     |                   1.349 |                                                                                                                                 -6.884 |                                                                                                                            -6.501 |
| Timing Exception          |                         |                                                                                                                                        |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%                 | 9% x 1%                                                                                                                                | 11% x 1%                                                                                                                          |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                       3 |                                                                                                                                    233 |                                                                                                                               238 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed                                                                                                                      |
| Logic Levels              |                       0 |                                                                                                                                     25 |                                                                                                                                24 |
| Routes                    |                       1 |                                                                                                                                     25 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                    | clk                                                                                                                               |
| End Point Clock           | clk                     | clk                                                                                                                                    | clk                                                                                                                               |
| DSP Block                 | None                    | None                                                                                                                                   | None                                                                                                                              |
| BRAM                      | None                    | None                                                                                                                                   | None                                                                                                                              |
| IO Crossings              |                       3 |                                                                                                                                      0 |                                                                                                                                 0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| High Fanout               |                       3 |                                                                                                                                     39 |                                                                                                                                46 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[20]/C         | muon_cand_1.pt_0_rep1/C                                                                                                                | sr_p.sr_1_13.sector_ret_2889/C                                                                                                    |
| End Point Pin             | muon_cand_1.pt_0_rep1/D | sr_p.sr_1_13.sector_ret_2889/D                                                                                                         | sr_p.sr_1[244]/D                                                                                                                  |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                     WorstPath to Src                                                    |                                                                      Path #8                                                                     | WorstPath from Dst |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                   3.125 |                                                                                                                                            3.125 |              3.125 |
| Path Delay                |                                                                                                                   9.309 |                                                                                                                                            9.840 |              0.811 |
| Logic Delay               | 2.693(29%)                                                                                                              | 3.505(36%)                                                                                                                                       | 0.095(12%)         |
| Net Delay                 | 6.616(71%)                                                                                                              | 6.335(64%)                                                                                                                                       | 0.716(88%)         |
| Clock Skew                |                                                                                                                  -0.118 |                                                                                                                                           -0.156 |             -0.066 |
| Slack                     |                                                                                                                  -6.311 |                                                                                                                                           -6.879 |              2.240 |
| Timing Exception          |                                                                                                                         |                                                                                                                                                  |                    |
| Bounding Box Size         | 10% x 1%                                                                                                                | 9% x 1%                                                                                                                                          | 2% x 1%            |
| Clock Region Distance     | (0, 0)                                                                                                                  | (0, 0)                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                                                                                                                     212 |                                                                                                                                              208 |                  1 |
| Fixed Loc                 |                                                                                                                       0 |                                                                                                                                                0 |                  0 |
| Fixed Route               |                                                                                                                       0 |                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                                                                                                                       0 |                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                                                                                                                       0 |                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                            | Safely Timed                                                                                                                                     | Safely Timed       |
| Logic Levels              |                                                                                                                      22 |                                                                                                                                               27 |                  0 |
| Routes                    |                                                                                                                      22 |                                                                                                                                               27 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                     | clk                                                                                                                                              | clk                |
| End Point Clock           | clk                                                                                                                     | clk                                                                                                                                              | clk                |
| DSP Block                 | None                                                                                                                    | None                                                                                                                                             | None               |
| BRAM                      | None                                                                                                                    | None                                                                                                                                             | None               |
| IO Crossings              |                                                                                                                       0 |                                                                                                                                                0 |                  0 |
| SLR Crossings             |                                                                                                                       0 |                                                                                                                                                0 |                  0 |
| PBlocks                   |                                                                                                                       0 |                                                                                                                                                0 |                  0 |
| High Fanout               |                                                                                                                      38 |                                                                                                                                               37 |                  1 |
| Dont Touch                |                                                                                                                       0 |                                                                                                                                                0 |                  0 |
| Mark Debug                |                                                                                                                       0 |                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                  | FDRE/C                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                  | FDRE/D                                                                                                                                           | FDRE/D             |
| Start Point Pin           | muon_cand_1.pt_0_rep1/C                                                                                                 | sr_p.sr_1_13.sector_ret_2590/C                                                                                                                   | sr_p.sr_1[244]/C   |
| End Point Pin             | sr_p.sr_1_13.sector_ret_2590/D                                                                                          | sr_p.sr_1[244]/D                                                                                                                                 | sr_p.sr_2[244]/D   |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                 Path #9                                                                |                                                              WorstPath from Dst                                                             |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                  3.125 |                                                                                                                                       3.125 |
| Path Delay                |                   1.729 |                                                                                                                                  9.869 |                                                                                                                                       9.524 |
| Logic Delay               | 0.096(6%)               | 2.775(29%)                                                                                                                             | 3.363(36%)                                                                                                                                  |
| Net Delay                 | 1.633(94%)              | 7.094(71%)                                                                                                                             | 6.161(64%)                                                                                                                                  |
| Clock Skew                |                  -0.039 |                                                                                                                                 -0.124 |                                                                                                                                      -0.150 |
| Slack                     |                   1.349 |                                                                                                                                 -6.877 |                                                                                                                                      -6.557 |
| Timing Exception          |                         |                                                                                                                                        |                                                                                                                                             |
| Bounding Box Size         | 0% x 0%                 | 9% x 1%                                                                                                                                | 9% x 1%                                                                                                                                     |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 0)                                                                                                                                      |
| Cumulative Fanout         |                       3 |                                                                                                                                    233 |                                                                                                                                         202 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed                                                                                                                                |
| Logic Levels              |                       0 |                                                                                                                                     25 |                                                                                                                                          26 |
| Routes                    |                       1 |                                                                                                                                     25 |                                                                                                                                          26 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                    | clk                                                                                                                                         |
| End Point Clock           | clk                     | clk                                                                                                                                    | clk                                                                                                                                         |
| DSP Block                 | None                    | None                                                                                                                                   | None                                                                                                                                        |
| BRAM                      | None                    | None                                                                                                                                   | None                                                                                                                                        |
| IO Crossings              |                       3 |                                                                                                                                      0 |                                                                                                                                           0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| High Fanout               |                       3 |                                                                                                                                     39 |                                                                                                                                          37 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                                      |
| Start Point Pin           | sr_p.sr_3[20]/C         | muon_cand_1.pt_0_rep1/C                                                                                                                | sr_p.sr_1_13.sector_ret_2887/C                                                                                                              |
| End Point Pin             | muon_cand_1.pt_0_rep1/D | sr_p.sr_1_13.sector_ret_2887/D                                                                                                         | sr_p.sr_1[244]/D                                                                                                                            |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                Path #10                                                                |                                                         WorstPath from Dst                                                        |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                  3.125 |                                                                                                                             3.125 |
| Path Delay                |                   1.729 |                                                                                                                                  9.928 |                                                                                                                             9.416 |
| Logic Delay               | 0.096(6%)               | 2.714(28%)                                                                                                                             | 3.108(34%)                                                                                                                        |
| Net Delay                 | 1.633(94%)              | 7.214(72%)                                                                                                                             | 6.308(66%)                                                                                                                        |
| Clock Skew                |                  -0.039 |                                                                                                                                 -0.063 |                                                                                                                            -0.206 |
| Slack                     |                   1.349 |                                                                                                                                 -6.874 |                                                                                                                            -6.506 |
| Timing Exception          |                         |                                                                                                                                        |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%                 | 9% x 1%                                                                                                                                | 11% x 1%                                                                                                                          |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                       3 |                                                                                                                                    233 |                                                                                                                               230 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed                                                                                                                      |
| Logic Levels              |                       0 |                                                                                                                                     25 |                                                                                                                                24 |
| Routes                    |                       1 |                                                                                                                                     25 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                    | clk                                                                                                                               |
| End Point Clock           | clk                     | clk                                                                                                                                    | clk                                                                                                                               |
| DSP Block                 | None                    | None                                                                                                                                   | None                                                                                                                              |
| BRAM                      | None                    | None                                                                                                                                   | None                                                                                                                              |
| IO Crossings              |                       3 |                                                                                                                                      0 |                                                                                                                                 0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| High Fanout               |                       3 |                                                                                                                                     39 |                                                                                                                                46 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[20]/C         | muon_cand_1.pt_0_rep1/C                                                                                                                | sr_p.sr_1_15.sector_ret_649/C                                                                                                     |
| End Point Pin             | muon_cand_1.pt_0_rep1/D | sr_p.sr_1_15.sector_ret_649/D                                                                                                          | sr_p.sr_1[244]/D                                                                                                                  |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+---+----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 |  3 |  4 | 5 |  6 | 7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 |
+-----------------+-------------+-----+---+----+----+---+----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.125ns     | 483 | 1 | 15 | 11 | 8 | 10 | 5 | 13 | 4 | 24 |  8 | 16 |  4 |  4 | 20 | 24 |  8 |  6 |  3 | 24 | 29 | 68 | 57 | 53 | 81 | 14 |  7 |
+-----------------+-------------+-----+---+----+----+---+----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                            Module                           | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                     wrapper | 0.81 |           3.89 |            9240 | 0(0.0%) | 76(1.2%) | 231(3.8%) | 730(12.0%) | 1344(22.0%) | 3717(61.0%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D001_SHORTSR-freq320retfan10000_rev_1 | 0.76 |           4.54 |            6632 | 0(0.0%) | 75(1.2%) | 231(3.8%) | 645(10.7%) | 1344(22.4%) | 3717(61.8%) |          0 |   0 |    0 |    0 |    0 |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       114% | (CLEM_X63Y321,CLEL_R_X66Y328) | wrapper(100%) |            0% |       5.36384 | 99%          | 0%         |   2% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                3 |       102% | (CLEL_R_X62Y312,CLEM_X66Y319) | wrapper(100%) |            0% |       5.20089 | 96%          | 0%         |  27% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                2 |       109% | (CLEL_R_X62Y302,CLEM_X64Y305) | wrapper(100%) |            0% |       5.49219 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       105% | (CLEL_R_X62Y324,CLEM_X64Y327) | wrapper(100%) |            0% |       5.35938 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.017% | (CLEM_X63Y302,CLEM_X64Y310)   | wrapper(100%) |            0% |       5.47222 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                3 |           0.128% | (CLEM_X60Y310,NULL_X393Y341)  | wrapper(100%) |            0% |       5.26705 | 98%          | 0%         |   9% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.084% | (CLEM_X56Y306,CLEM_X63Y321)   | wrapper(100%) |            0% |       5.08125 | 95%          | 0%         |   8% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.137% | (CLEM_X59Y316,CLEM_X66Y331)   | wrapper(100%) |            0% |       5.08452 | 94%          | 0%         |   9% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                0 |           0.001% | (CLEM_X61Y341,CLEM_X61Y341)   | wrapper(100%) |            0% |         3.625 | 62%          | 0%         |  31% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                2 |           0.034% | (CLEM_X60Y328,CLEM_X63Y331)   | wrapper(100%) |            0% |       4.06875 | 73%          | 0%         |  24% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.008% | (CLEM_X60Y314,CLEM_X61Y316)   | wrapper(100%) |            0% |       5.22222 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.010% | (CLEL_R_X62Y322,CLEM_X63Y326) | wrapper(100%) |            0% |        5.4375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.109% | (CLEM_X60Y300,NULL_X393Y323)  | wrapper(100%) |            0% |       5.23864 | 98%          | 0%         |   3% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.261% | (CLEM_X56Y305,CLEM_X71Y328)   | wrapper(100%) |            0% |       4.45005 | 83%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.198% | (CLEM_X54Y302,CLEM_X69Y325)   | wrapper(100%) |            0% |       4.45549 | 83%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.271% | (CLEM_X52Y301,NULL_X393Y345)  | wrapper(100%) |            0% |       3.66708 | 68%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        88% | (CLEM_X60Y314,CLEM_X60Y314) | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X64Y327   | 380             | 593          | 50%                  | wrapper(100%) | Y                   |
| CLEM_X64Y326   | 380             | 594          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X64Y328   | 380             | 592          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y327 | 379             | 593          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X64Y329   | 380             | 591          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X64Y333   | 380             | 586          | 44%                  | wrapper(100%) | N                   |
| CLEM_X65Y326   | 384             | 594          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X65Y327   | 384             | 593          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X64Y325   | 380             | 595          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y326 | 379             | 594          | 44%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X64Y316   | 380             | 604          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X63Y316   | 377             | 604          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X64Y317   | 380             | 603          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y316 | 379             | 604          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X65Y317   | 384             | 603          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X64Y315   | 380             | 605          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X64Y318   | 380             | 602          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y315 | 379             | 605          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X63Y315   | 377             | 605          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y317 | 379             | 603          | 38%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


