Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: schem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "schem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "schem"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : schem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_0.vhd" in Library work.
Entity <sbox_0> compiled.
Entity <sbox_0> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_1.vhd" in Library work.
Entity <sbox_1> compiled.
Entity <sbox_1> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_2.vhd" in Library work.
Entity <sbox_2> compiled.
Entity <sbox_2> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_3.vhd" in Library work.
Entity <sbox_3> compiled.
Entity <sbox_3> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_4.vhd" in Library work.
Entity <sbox_4> compiled.
Entity <sbox_4> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_5.vhd" in Library work.
Entity <sbox_5> compiled.
Entity <sbox_5> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_6.vhd" in Library work.
Entity <sbox_6> compiled.
Entity <sbox_6> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_7.vhd" in Library work.
Entity <sbox_7> compiled.
Entity <sbox_7> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/PC2.vhd" in Library work.
Entity <PC2> compiled.
Entity <PC2> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/expPerm.vhd" in Library work.
Entity <expPerm> compiled.
Entity <expPerm> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/xor48.vhd" in Library work.
Entity <xor48> compiled.
Entity <xor48> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sboxes.vhd" in Library work.
Entity <sboxes> compiled.
Entity <sboxes> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/pblockPerm.vhd" in Library work.
Entity <pblockPerm> compiled.
Entity <pblockPerm> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sumLR.vhd" in Library work.
Entity <sumLR> compiled.
Entity <sumLR> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotL2.vhd" in Library work.
Entity <rotL2> compiled.
Entity <rotL2> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotL1.vhd" in Library work.
Entity <rotL1> compiled.
Entity <rotL1> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/initPerm.vhd" in Library work.
Entity <initPerm> compiled.
Entity <initPerm> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/PC1.vhd" in Library work.
Entity <PC1> compiled.
Entity <PC1> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/revPerm.vhd" in Library work.
Entity <revPerm> compiled.
Entity <revPerm> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/syncReg.vhd" in Library work.
Entity <syncReg> compiled.
Entity <syncReg> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf" in Library work.
Entity <roundRot2_MUSER_schem> compiled.
Entity <roundRot2_MUSER_schem> (Architecture <BEHAVIORAL>) compiled.
Entity <roundRot1_MUSER_schem> compiled.
Entity <roundRot1_MUSER_schem> (Architecture <BEHAVIORAL>) compiled.
Entity <schem> compiled.
Entity <schem> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/roundRot1.vhf" in Library work.
Entity <roundRot1> compiled.
Entity <roundRot1> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/roundRot2.vhf" in Library work.
Entity <roundRot2> compiled.
Entity <roundRot2> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <schem> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <initPerm> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <PC1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <revPerm> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <roundRot1_MUSER_schem> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <roundRot2_MUSER_schem> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <syncReg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PC2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <expPerm> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xor48> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <sboxes> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pblockPerm> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sumLR> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <rotL1> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <rotL2> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <sbox_0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_7> in library <work> (architecture <behavior>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schem> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:753 - "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf" line 492: Unconnected output port 'rightKeyOut' of component 'roundRot1_MUSER_schem'.
WARNING:Xst:753 - "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf" line 492: Unconnected output port 'leftKeyOut' of component 'roundRot1_MUSER_schem'.
Entity <schem> analyzed. Unit <schem> generated.

Analyzing Entity <initPerm> in library <work> (Architecture <behavior>).
Entity <initPerm> analyzed. Unit <initPerm> generated.

Analyzing Entity <PC1> in library <work> (Architecture <behavior>).
Entity <PC1> analyzed. Unit <PC1> generated.

Analyzing Entity <revPerm> in library <work> (Architecture <behavior>).
Entity <revPerm> analyzed. Unit <revPerm> generated.

Analyzing Entity <roundRot1_MUSER_schem> in library <work> (Architecture <BEHAVIORAL>).
Entity <roundRot1_MUSER_schem> analyzed. Unit <roundRot1_MUSER_schem> generated.

Analyzing Entity <PC2> in library <work> (Architecture <behavior>).
Entity <PC2> analyzed. Unit <PC2> generated.

Analyzing Entity <expPerm> in library <work> (Architecture <behavior>).
Entity <expPerm> analyzed. Unit <expPerm> generated.

Analyzing Entity <xor48> in library <work> (Architecture <Behavioral>).
Entity <xor48> analyzed. Unit <xor48> generated.

Analyzing Entity <sboxes> in library <work> (Architecture <behavior>).
Entity <sboxes> analyzed. Unit <sboxes> generated.

Analyzing Entity <sbox_0> in library <work> (Architecture <behavior>).
Entity <sbox_0> analyzed. Unit <sbox_0> generated.

Analyzing Entity <sbox_1> in library <work> (Architecture <behavior>).
Entity <sbox_1> analyzed. Unit <sbox_1> generated.

Analyzing Entity <sbox_2> in library <work> (Architecture <behavior>).
Entity <sbox_2> analyzed. Unit <sbox_2> generated.

Analyzing Entity <sbox_3> in library <work> (Architecture <behavior>).
Entity <sbox_3> analyzed. Unit <sbox_3> generated.

Analyzing Entity <sbox_4> in library <work> (Architecture <behavior>).
Entity <sbox_4> analyzed. Unit <sbox_4> generated.

Analyzing Entity <sbox_5> in library <work> (Architecture <behavior>).
Entity <sbox_5> analyzed. Unit <sbox_5> generated.

Analyzing Entity <sbox_6> in library <work> (Architecture <behavior>).
Entity <sbox_6> analyzed. Unit <sbox_6> generated.

Analyzing Entity <sbox_7> in library <work> (Architecture <behavior>).
Entity <sbox_7> analyzed. Unit <sbox_7> generated.

Analyzing Entity <pblockPerm> in library <work> (Architecture <behavior>).
Entity <pblockPerm> analyzed. Unit <pblockPerm> generated.

Analyzing Entity <sumLR> in library <work> (Architecture <Behavioral>).
Entity <sumLR> analyzed. Unit <sumLR> generated.

Analyzing Entity <rotL1> in library <work> (Architecture <Behavioral>).
Entity <rotL1> analyzed. Unit <rotL1> generated.

Analyzing Entity <roundRot2_MUSER_schem> in library <work> (Architecture <BEHAVIORAL>).
Entity <roundRot2_MUSER_schem> analyzed. Unit <roundRot2_MUSER_schem> generated.

Analyzing Entity <rotL2> in library <work> (Architecture <Behavioral>).
Entity <rotL2> analyzed. Unit <rotL2> generated.

Analyzing Entity <syncReg> in library <work> (Architecture <Behavioral>).
Entity <syncReg> analyzed. Unit <syncReg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <initPerm>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/initPerm.vhd".
Unit <initPerm> synthesized.


Synthesizing Unit <PC1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/PC1.vhd".
WARNING:Xst:647 - Input <myinput<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<39>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<55>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PC1> synthesized.


Synthesizing Unit <revPerm>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/revPerm.vhd".
Unit <revPerm> synthesized.


Synthesizing Unit <syncReg>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/syncReg.vhd".
    Found 64-bit register for signal <regOut>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <syncReg> synthesized.


Synthesizing Unit <PC2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/PC2.vhd".
WARNING:Xst:646 - Signal <myMerge<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<17>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<37>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<42>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<53>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <myArray<48:55>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <PC2> synthesized.


Synthesizing Unit <expPerm>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/expPerm.vhd".
Unit <expPerm> synthesized.


Synthesizing Unit <xor48>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/xor48.vhd".
    Found 48-bit xor2 for signal <myoutput>.
Unit <xor48> synthesized.


Synthesizing Unit <pblockPerm>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/pblockPerm.vhd".
Unit <pblockPerm> synthesized.


Synthesizing Unit <sumLR>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sumLR.vhd".
    Found 32-bit xor2 for signal <rightoutput>.
Unit <sumLR> synthesized.


Synthesizing Unit <rotL1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotL1.vhd".
Unit <rotL1> synthesized.


Synthesizing Unit <sbox_0>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_0.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_0> synthesized.


Synthesizing Unit <sbox_1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_1.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_1> synthesized.


Synthesizing Unit <sbox_2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_2.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_2> synthesized.


Synthesizing Unit <sbox_3>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_3.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_3> synthesized.


Synthesizing Unit <sbox_4>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_4.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_4> synthesized.


Synthesizing Unit <sbox_5>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_5.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_5> synthesized.


Synthesizing Unit <sbox_6>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_6.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_6> synthesized.


Synthesizing Unit <sbox_7>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_7.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_7> synthesized.


Synthesizing Unit <rotL2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotL2.vhd".
Unit <rotL2> synthesized.


Synthesizing Unit <sboxes>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sboxes.vhd".
Unit <sboxes> synthesized.


Synthesizing Unit <roundRot1_MUSER_schem>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf".
Unit <roundRot1_MUSER_schem> synthesized.


Synthesizing Unit <roundRot2_MUSER_schem>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf".
Unit <roundRot2_MUSER_schem> synthesized.


Synthesizing Unit <schem>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf".
Unit <schem> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 128
 4x64-bit ROM                                          : 128
# Registers                                            : 3
 64-bit register                                       : 3
# Multiplexers                                         : 128
 4-bit 16-to-1 multiplexer                             : 128
# Xors                                                 : 32
 32-bit xor2                                           : 16
 48-bit xor2                                           : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <regOut_63> of sequential type is unconnected in block <XLXI_223>.
WARNING:Xst:2677 - Node <regOut_55> of sequential type is unconnected in block <XLXI_223>.
WARNING:Xst:2677 - Node <regOut_47> of sequential type is unconnected in block <XLXI_223>.
WARNING:Xst:2677 - Node <regOut_39> of sequential type is unconnected in block <XLXI_223>.
WARNING:Xst:2677 - Node <regOut_31> of sequential type is unconnected in block <XLXI_223>.
WARNING:Xst:2677 - Node <regOut_23> of sequential type is unconnected in block <XLXI_223>.
WARNING:Xst:2677 - Node <regOut_15> of sequential type is unconnected in block <XLXI_223>.
WARNING:Xst:2677 - Node <regOut_7> of sequential type is unconnected in block <XLXI_223>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 128
 4x64-bit ROM                                          : 128
# Registers                                            : 192
 Flip-Flops                                            : 192
# Multiplexers                                         : 128
 4-bit 16-to-1 multiplexer                             : 128
# Xors                                                 : 32
 32-bit xor2                                           : 16
 48-bit xor2                                           : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schem> ...

Optimizing unit <syncReg> ...
WARNING:Xst:2677 - Node <XLXI_223/regOut_7> of sequential type is unconnected in block <schem>.
WARNING:Xst:2677 - Node <XLXI_223/regOut_15> of sequential type is unconnected in block <schem>.
WARNING:Xst:2677 - Node <XLXI_223/regOut_23> of sequential type is unconnected in block <schem>.
WARNING:Xst:2677 - Node <XLXI_223/regOut_31> of sequential type is unconnected in block <schem>.
WARNING:Xst:2677 - Node <XLXI_223/regOut_39> of sequential type is unconnected in block <schem>.
WARNING:Xst:2677 - Node <XLXI_223/regOut_47> of sequential type is unconnected in block <schem>.
WARNING:Xst:2677 - Node <XLXI_223/regOut_55> of sequential type is unconnected in block <schem>.
WARNING:Xst:2677 - Node <XLXI_223/regOut_63> of sequential type is unconnected in block <schem>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block schem, actual ratio is 73.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 184
 Flip-Flops                                            : 184

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : schem.ngr
Top Level Output File Name         : schem
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 193

Cell Usage :
# BELS                             : 9670
#      LUT2                        : 217
#      LUT2_D                      : 25
#      LUT2_L                      : 131
#      LUT3                        : 1430
#      LUT3_D                      : 42
#      LUT3_L                      : 21
#      LUT4                        : 4085
#      LUT4_D                      : 172
#      LUT4_L                      : 73
#      MUXF5                       : 2032
#      MUXF6                       : 1008
#      MUXF7                       : 434
# FlipFlops/Latches                : 184
#      FD                          : 184
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 184
#      IBUF                        : 120
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     3191  out of   4656    68%  
 Number of Slice Flip Flops:            184  out of   9312     1%  
 Number of 4 input LUTs:               6196  out of   9312    66%  
 Number of IOs:                         193
 Number of bonded IOBs:                 185  out of    232    79%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_50MHz                          | BUFGP                  | 184   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 73.553ns (Maximum Frequency: 13.596MHz)
   Minimum input arrival time before clock: 1.731ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 73.553ns (frequency: 13.596MHz)
  Total number of paths / destination ports: 91572318121406787000000000 / 64
-------------------------------------------------------------------------
Delay:               73.553ns (Levels of Logic = 81)
  Source:            XLXI_224/regOut_26 (FF)
  Destination:       XLXI_225/regOut_28 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_224/regOut_26 to XLXI_225/regOut_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              29   0.514   1.224  XLXI_224/regOut_26 (XLXI_224/regOut_26)
     LUT4:I0->O           12   0.612   0.847  XLXI_183/XLXI_4/sb2/Mrom_row_rom00001 (XLXI_183/XLXI_4/sb2/Mmux_decimalOutput_83)
     LUT3:I2->O            1   0.612   0.000  XLXI_183/XLXI_4/sb2/Mmux_decimalOutput_5_f5_61 (XLXI_183/XLXI_4/sb2/Mmux_decimalOutput_5_f5_6)
     MUXF5:I0->O           1   0.278   0.000  XLXI_183/XLXI_4/sb2/Mmux_decimalOutput_5_f5_6 (XLXI_183/XLXI_4/sb2/Mmux_decimalOutput_5_f57)
     MUXF6:I1->O           1   0.451   0.000  XLXI_183/XLXI_4/sb2/Mmux_decimalOutput_4_f6_2 (XLXI_183/XLXI_4/sb2/Mmux_decimalOutput_4_f63)
     MUXF7:I0->O          16   0.451   0.909  XLXI_183/XLXI_4/sb2/Mmux_decimalOutput_2_f7_2 (XLXI_183/XLXN_19<9>)
     LUT3:I2->O           29   0.612   1.141  XLXI_185/XLXI_3/Mxor_myoutput_Result<25>1 (XLXI_185/XLXN_18<22>)
     LUT3:I1->O            1   0.612   0.000  XLXI_185/XLXI_4/sb3/Mmux_decimalOutput_5_f5_51 (XLXI_185/XLXI_4/sb3/Mmux_decimalOutput_5_f5_5)
     MUXF5:I1->O           1   0.278   0.000  XLXI_185/XLXI_4/sb3/Mmux_decimalOutput_5_f5_5 (XLXI_185/XLXI_4/sb3/Mmux_decimalOutput_5_f56)
     MUXF6:I0->O           1   0.451   0.000  XLXI_185/XLXI_4/sb3/Mmux_decimalOutput_3_f6_2 (XLXI_185/XLXI_4/sb3/Mmux_decimalOutput_3_f63)
     MUXF7:I1->O          14   0.451   0.880  XLXI_185/XLXI_4/sb3/Mmux_decimalOutput_2_f7_2 (XLXI_185/XLXN_19<15>)
     LUT3_D:I2->O         30   0.612   1.075  XLXI_189/XLXI_3/Mxor_myoutput_Result<0>1 (XLXI_189/XLXI_4/sb7/Mrom_row_rom000010)
     LUT4:I3->O            1   0.612   0.360  XLXI_189/XLXI_4/sb7/Mrom_row_rom0000121 (XLXI_189/XLXI_4/sb7/Mrom_row_rom000012)
     LUT4:I3->O            1   0.612   0.000  XLXI_189/XLXI_4/sb7/Mmux_decimalOutput_71 (XLXI_189/XLXI_4/sb7/Mmux_decimalOutput_71)
     MUXF5:I0->O           1   0.278   0.000  XLXI_189/XLXI_4/sb7/Mmux_decimalOutput_5_f5_0 (XLXI_189/XLXI_4/sb7/Mmux_decimalOutput_5_f51)
     MUXF6:I1->O           1   0.451   0.000  XLXI_189/XLXI_4/sb7/Mmux_decimalOutput_4_f6 (XLXI_189/XLXI_4/sb7/Mmux_decimalOutput_4_f6)
     MUXF7:I0->O          17   0.451   0.896  XLXI_189/XLXI_4/sb7/Mmux_decimalOutput_2_f7 (XLXI_189/XLXN_19<28>)
     LUT4_D:I3->O         21   0.612   0.962  XLXI_191/XLXI_3/Mxor_myoutput_Result<42>1 (XLXI_191/XLXI_4/sb0/Mrom_row_rom000015)
     LUT4:I3->O            1   0.612   0.387  XLXI_191/XLXI_4/sb0/Mmux_decimalOutput_10 (XLXI_191/XLXI_4/sb0/Mmux_decimalOutput_10)
     LUT3:I2->O            1   0.612   0.000  XLXI_191/XLXN_18<1>50_F (N4723)
     MUXF5:I0->O           4   0.278   0.502  XLXI_191/XLXN_18<1>50 (XLXI_191/XLXN_18<1>50)
     LUT4:I3->O           30   0.612   1.102  XLXI_192/XLXI_3/Mxor_myoutput_Result<36>1 (XLXI_192/XLXI_4/sb1/Mrom_row_rom000020)
     LUT4:I2->O            1   0.612   0.000  XLXI_192/XLXI_4/sb1/Mmux_decimalOutput_72 (XLXI_192/XLXI_4/sb1/Mmux_decimalOutput_72)
     MUXF5:I1->O           1   0.278   0.000  XLXI_192/XLXI_4/sb1/Mmux_decimalOutput_6_f5 (XLXI_192/XLXI_4/sb1/Mmux_decimalOutput_6_f5)
     MUXF6:I0->O           1   0.451   0.000  XLXI_192/XLXI_4/sb1/Mmux_decimalOutput_4_f6 (XLXI_192/XLXI_4/sb1/Mmux_decimalOutput_4_f6)
     MUXF7:I0->O           8   0.451   0.646  XLXI_192/XLXI_4/sb1/Mmux_decimalOutput_2_f7 (XLXI_192/XLXN_19<4>)
     LUT4:I3->O           24   0.612   1.067  XLXI_193/XLXI_3/Mxor_myoutput_Result<30>1 (XLXI_193/XLXI_4/sb2/Mrom_row_rom000033)
     LUT4:I3->O            1   0.612   0.000  XLXI_193/XLXI_4/sb2/Mmux_decimalOutput_711 (XLXI_193/XLXI_4/sb2/Mmux_decimalOutput_711)
     MUXF5:I1->O           1   0.278   0.000  XLXI_193/XLXI_4/sb2/Mmux_decimalOutput_6_f5_2 (XLXI_193/XLXI_4/sb2/Mmux_decimalOutput_6_f53)
     MUXF6:I0->O           4   0.451   0.529  XLXI_193/XLXI_4/sb2/Mmux_decimalOutput_4_f6_2 (XLXI_193/XLXI_4/sb2/Mmux_decimalOutput_4_f63)
     LUT4_D:I2->O         53   0.612   1.082  XLXI_193/XLXI_9/Mxor_rightoutput_Result<16>1 (XLXN_511<15>)
     LUT4:I3->O            2   0.612   0.383  XLXI_194/XLXI_4/sb4/Mrom_row_rom00001 (XLXI_194/XLXI_4/sb4/Mrom_row_rom0000)
     LUT4:I3->O            1   0.612   0.000  XLXI_194/XLXI_4/sb4/Mmux_decimalOutput_72 (XLXI_194/XLXI_4/sb4/Mmux_decimalOutput_72)
     MUXF5:I1->O           1   0.278   0.000  XLXI_194/XLXI_4/sb4/Mmux_decimalOutput_6_f5 (XLXI_194/XLXI_4/sb4/Mmux_decimalOutput_6_f5)
     MUXF6:I0->O           1   0.451   0.000  XLXI_194/XLXI_4/sb4/Mmux_decimalOutput_4_f6 (XLXI_194/XLXI_4/sb4/Mmux_decimalOutput_4_f6)
     MUXF7:I0->O          31   0.451   1.103  XLXI_194/XLXI_4/sb4/Mmux_decimalOutput_2_f7 (XLXI_194/XLXN_19<16>)
     LUT3:I2->O           24   0.612   1.094  XLXI_195/XLXI_3/Mxor_myoutput_Result<35>1 (XLXI_195/XLXI_4/sb2/Mrom_row_rom00002)
     LUT4:I2->O            1   0.612   0.000  XLXI_195/XLXI_4/sb2/Mmux_decimalOutput_79 (XLXI_195/XLXI_4/sb2/Mmux_decimalOutput_79)
     MUXF5:I0->O           1   0.278   0.000  XLXI_195/XLXI_4/sb2/Mmux_decimalOutput_5_f5_5 (XLXI_195/XLXI_4/sb2/Mmux_decimalOutput_5_f56)
     MUXF6:I0->O           1   0.451   0.000  XLXI_195/XLXI_4/sb2/Mmux_decimalOutput_3_f6_2 (XLXI_195/XLXI_4/sb2/Mmux_decimalOutput_3_f63)
     MUXF7:I1->O          26   0.451   1.101  XLXI_195/XLXI_4/sb2/Mmux_decimalOutput_2_f7_2 (XLXI_195/XLXN_19<9>)
     LUT3:I2->O           29   0.612   1.141  XLXI_196/XLXI_3/Mxor_myoutput_Result<25>1 (XLXI_196/XLXN_18<22>)
     LUT3:I1->O            1   0.612   0.000  XLXI_196/XLXI_4/sb3/Mmux_decimalOutput_65 (XLXI_196/XLXI_4/sb3/Mmux_decimalOutput_65)
     MUXF5:I1->O           1   0.278   0.000  XLXI_196/XLXI_4/sb3/Mmux_decimalOutput_5_f5_2 (XLXI_196/XLXI_4/sb3/Mmux_decimalOutput_5_f53)
     MUXF6:I1->O           1   0.451   0.000  XLXI_196/XLXI_4/sb3/Mmux_decimalOutput_4_f6_0 (XLXI_196/XLXI_4/sb3/Mmux_decimalOutput_4_f61)
     MUXF7:I0->O          25   0.451   1.074  XLXI_196/XLXI_4/sb3/Mmux_decimalOutput_2_f7_0 (XLXI_196/XLXN_19<13>)
     LUT4:I3->O           32   0.612   1.103  XLXI_197/XLXI_3/Mxor_myoutput_Result<17>1 (XLXI_197/XLXI_4/sb5/Mrom_row_rom00002)
     LUT3:I2->O            1   0.612   0.000  XLXI_197/XLXI_4/sb5/Mmux_decimalOutput_5 (XLXI_197/XLXI_4/sb5/Mmux_decimalOutput_5)
     MUXF5:I1->O           1   0.278   0.000  XLXI_197/XLXI_4/sb5/Mmux_decimalOutput_4_f5 (XLXI_197/XLXI_4/sb5/Mmux_decimalOutput_4_f5)
     MUXF6:I1->O           1   0.451   0.000  XLXI_197/XLXI_4/sb5/Mmux_decimalOutput_3_f6 (XLXI_197/XLXI_4/sb5/Mmux_decimalOutput_3_f6)
     MUXF7:I1->O          21   0.451   0.962  XLXI_197/XLXI_4/sb5/Mmux_decimalOutput_2_f7 (XLXI_197/XLXN_19<20>)
     LUT4_D:I3->O         21   0.612   1.028  XLXI_198/XLXI_3/Mxor_myoutput_Result<43>1 (XLXI_198/XLXN_18<4>)
     LUT3:I1->O            1   0.612   0.000  XLXI_198/XLXI_4/sb0/Mmux_decimalOutput_9 (XLXI_198/XLXI_4/sb0/Mmux_decimalOutput_9)
     MUXF5:I0->O           1   0.278   0.000  XLXI_198/XLXI_4/sb0/Mmux_decimalOutput_7_f5 (XLXI_198/XLXI_4/sb0/Mmux_decimalOutput_7_f5)
     MUXF6:I0->O           1   0.451   0.387  XLXI_198/XLXI_4/sb0/Mmux_decimalOutput_5_f6 (XLXI_198/XLXI_4/sb0/Mmux_decimalOutput_5_f6)
     LUT4:I2->O            3   0.612   0.454  XLXI_198/XLXN_18<1>82 (XLXI_198/XLXN_19<0>)
     LUT4:I3->O           30   0.612   1.075  XLXI_199/XLXI_3/Mxor_myoutput_Result<36>1 (XLXI_199/XLXI_4/sb1/Mrom_row_rom000020)
     LUT4:I3->O            1   0.612   0.000  XLXI_199/XLXI_4/sb1/Mmux_decimalOutput_5_f5_11 (XLXI_199/XLXI_4/sb1/Mmux_decimalOutput_5_f5_1)
     MUXF5:I0->O           1   0.278   0.000  XLXI_199/XLXI_4/sb1/Mmux_decimalOutput_5_f5_1 (XLXI_199/XLXI_4/sb1/Mmux_decimalOutput_5_f52)
     MUXF6:I0->O           4   0.451   0.529  XLXI_199/XLXI_4/sb1/Mmux_decimalOutput_3_f6_0 (XLXI_199/XLXI_4/sb1/Mmux_decimalOutput_3_f61)
     LUT4_D:I2->O         51   0.612   1.108  XLXI_199/XLXI_9/Mxor_rightoutput_Result<4>1 (XLXN_538<27>)
     LUT3:I2->O            4   0.612   0.568  XLXI_200/XLXI_4/sb7/Mrom_row_rom00001 (XLXI_200/XLXI_4/sb7/Mrom_row_rom0000)
     LUT4:I1->O            1   0.612   0.000  XLXI_200/XLXI_4/sb7/Mmux_decimalOutput_71 (XLXI_200/XLXI_4/sb7/Mmux_decimalOutput_71)
     MUXF5:I0->O           1   0.278   0.000  XLXI_200/XLXI_4/sb7/Mmux_decimalOutput_5_f5_0 (XLXI_200/XLXI_4/sb7/Mmux_decimalOutput_5_f51)
     MUXF6:I1->O           1   0.451   0.000  XLXI_200/XLXI_4/sb7/Mmux_decimalOutput_4_f6 (XLXI_200/XLXI_4/sb7/Mmux_decimalOutput_4_f6)
     MUXF7:I0->O          10   0.451   0.780  XLXI_200/XLXI_4/sb7/Mmux_decimalOutput_2_f7 (XLXI_200/XLXN_19<28>)
     LUT3_D:I2->O         26   0.612   1.074  XLXI_201/XLXI_3/Mxor_myoutput_Result<42>1 (XLXI_201/XLXI_4/sb0/Mrom_row_rom000015)
     LUT4:I3->O            2   0.612   0.383  XLXI_201/XLXI_4/sb0/Mmux_decimalOutput_67_SW0 (N3017)
     LUT4:I3->O            1   0.612   0.000  XLXI_201/XLXI_4/sb0/Mmux_decimalOutput_67 (XLXI_201/XLXI_4/sb0/Mmux_decimalOutput_67)
     MUXF5:I0->O           1   0.278   0.000  XLXI_201/XLXI_4/sb0/Mmux_decimalOutput_5_f5 (XLXI_201/XLXI_4/sb0/Mmux_decimalOutput_5_f5)
     MUXF6:I0->O           1   0.451   0.000  XLXI_201/XLXI_4/sb0/Mmux_decimalOutput_3_f6 (XLXI_201/XLXI_4/sb0/Mmux_decimalOutput_3_f6)
     MUXF7:I1->O           3   0.451   0.481  XLXI_201/XLXI_4/sb0/Mmux_decimalOutput_2_f7 (XLXI_201/XLXN_19<1>)
     LUT3:I2->O           30   0.612   1.102  XLXI_202/XLXI_3/Mxor_myoutput_Result<24>1 (XLXI_202/XLXI_4/sb3/Mrom_row_rom000026)
     LUT3:I2->O            1   0.612   0.000  XLXI_202/XLXI_4/sb3/Mmux_decimalOutput_5_f5_51 (XLXI_202/XLXI_4/sb3/Mmux_decimalOutput_5_f5_5)
     MUXF5:I1->O           1   0.278   0.000  XLXI_202/XLXI_4/sb3/Mmux_decimalOutput_5_f5_5 (XLXI_202/XLXI_4/sb3/Mmux_decimalOutput_5_f56)
     MUXF6:I0->O           1   0.451   0.000  XLXI_202/XLXI_4/sb3/Mmux_decimalOutput_3_f6_2 (XLXI_202/XLXI_4/sb3/Mmux_decimalOutput_3_f63)
     MUXF7:I1->O           7   0.451   0.605  XLXI_202/XLXI_4/sb3/Mmux_decimalOutput_2_f7_2 (XLXI_202/XLXN_19<15>)
     LUT4:I3->O           26   0.612   1.074  XLXI_203/XLXI_3/Mxor_myoutput_Result<0>1 (XLXI_203/XLXI_4/sb7/Mrom_row_rom000010)
     LUT4:I3->O            1   0.612   0.000  XLXI_203/XLXI_4/sb7/Mmux_decimalOutput_83 (XLXI_203/XLXI_4/sb7/Mmux_decimalOutput_83)
     MUXF5:I0->O           1   0.278   0.000  XLXI_203/XLXI_4/sb7/Mmux_decimalOutput_6_f5_2 (XLXI_203/XLXI_4/sb7/Mmux_decimalOutput_6_f53)
     MUXF6:I0->O           1   0.451   0.509  XLXI_203/XLXI_4/sb7/Mmux_decimalOutput_4_f6_2 (XLXI_203/XLXI_4/sb7/Mmux_decimalOutput_4_f63)
     LUT4:I0->O            1   0.612   0.000  XLXI_203/XLXI_9/Mxor_rightoutput_Result<11>1 (XLXN_551<20>)
     FD:D                      0.268          XLXI_225/regOut_28
    ----------------------------------------
    Total                     73.553ns (40.824ns logic, 32.729ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 120 / 120
-------------------------------------------------------------------------
Offset:              1.731ns (Levels of Logic = 1)
  Source:            plaintext<0> (PAD)
  Destination:       XLXI_224/regOut_0 (FF)
  Destination Clock: Clk_50MHz rising

  Data Path: plaintext<0> to XLXI_224/regOut_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  plaintext_0_IBUF (plaintext_0_IBUF)
     FD:D                      0.268          XLXI_224/regOut_0
    ----------------------------------------
    Total                      1.731ns (1.374ns logic, 0.357ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            XLXI_225/regOut_0 (FF)
  Destination:       ciphertext<0> (PAD)
  Source Clock:      Clk_50MHz rising

  Data Path: XLXI_225/regOut_0 to ciphertext<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.357  XLXI_225/regOut_0 (XLXI_225/regOut_0)
     OBUF:I->O                 3.169          ciphertext_0_OBUF (ciphertext<0>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 120.00 secs
Total CPU time to Xst completion: 120.26 secs
 
--> 

Total memory usage is 525344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    0 (   0 filtered)

