VCD info: dumpfile sim.vcd opened for output.

========== TEST 1: ROM READ ==========
Time:               100000, Test ROM read operation
Time:               200000, Reading ROM address 0x00000000
Time:               207000, ROM[0x00000000] = 0x00400000 (expected: 0x00400000)
Time:               227000, ROM[0x00000004] = 0x20000008 (expected: 0x20000008)
Time:               247000, ROM[0x00000008] = 0x8c080000 (expected: 0x8C080000)

========== TEST 2: RAM WORD WRITE (SW) ==========
Time:               247000, Test RAM word write operation
Time:               347000, Writing to RAM[0x80000000] <= 0xABCD1234

========== TEST 3: RAM WORD READ (LW) ==========
Time:               357000, Test RAM word read operation
Time:               367000, RAM[0x80000000] = 0xabcd1234 (expected: 0xABCD1234)

========== TEST 4: RAM HALF WORD WRITE (SH) ==========
Time:               367000, Test RAM half-word write operation
Time:               467000, Writing to RAM[0x80000004] <= 0x0000FFFF (byte_sel=0011)
Time:               487000, RAM[0x80000004] = 0x0000ffff (expected: 0x0000FFFF)

========== TEST 5: RAM BYTE WRITE (SB) ==========
Time:               487000, Test RAM byte write operation
Time:               587000, Writing to RAM[0x80000008] <= 0x000000AA (byte_sel=0001)
Time:               607000, RAM[0x80000008] = 0x000000aa (expected: 0x000000AA)

========== TEST 6: RAM MULTI-BYTE WRITE ==========
Time:               607000, Test RAM multi-byte write operation
Time:               707000, Writing to RAM[0x80000010] <= 0x12340000 (byte_sel=1100)
Time:               727000, RAM[0x80000010] = 0x12340000 (expected: 0x12340000)

========== TEST 7: SEQUENTIAL READ/WRITE ==========
Time:               727000, Test sequential read/write operations
Time:               827000, Writing to RAM[0x80000020] <= 0x10000000
Time:               837000, Writing to RAM[0x80000024] <= 0x20000000
Time:               847000, Writing to RAM[0x80000028] <= 0x30000000
Time:               857000, Writing to RAM[0x8000002c] <= 0x40000000
Time:               967000, Reading back sequential data
Time:               977000, RAM[0x80000020] = 0x10000000 (expected: 0x10000000)
Time:               987000, RAM[0x80000024] = 0x20000000 (expected: 0x20000000)
Time:               997000, RAM[0x80000028] = 0x30000000 (expected: 0x30000000)
Time:              1007000, RAM[0x8000002c] = 0x40000000 (expected: 0x40000000)

========== TEST 8: ADDRESS BOUNDARY CHECK ==========
Time:              1007000, Test address boundary conditions
Time:              1107000, Testing valid address 0x80000000
Time:              1117000, Testing invalid address 0x7FFF0000 (should not write)
Time:              1137000, RAM[0x80000000] = 0xaaaaaaaa (should be 0xAAAAAAAA)

========== TEST 9: RAM DISABLE TEST ==========
Time:              1137000, Test RAM enable/disable control
Time:              1237000, Writing with RAM disabled (eable=0)
Time:              1247000, Reading with RAM enabled
Time:              1257000, RAM[0x80000030] = 0x00000000 (expected: 0x00000000, not modified)

========== TEST 10: UART UPGRADE MODE ==========
Time:              1257000, Test UART upgrade mode
Time:              1357000, Entering upgrade mode (upg_rst=1)
Time:              1377000, Writing via upgrade interface: upg_adr=0, upg_dat=0x11223344
Time:              1427000, Writing via upgrade interface: upg_adr=1, upg_dat=0x55667788
Time:              1477000, Writing via upgrade interface: upg_adr=2, upg_dat=0x99AABBCC
Time:              1527000, Exiting upgrade mode (upg_rst=0, upg_done=1)
Time:              1537000, Reading upgrade data in run mode
Time:              1547000, RAM[0x80000000] = 0x11223344 (should be 0x11223344 from upgrade)
Time:              1557000, RAM[0x80000004] = 0x55667788 (should be 0x55667788 from upgrade)
Time:              1567000, RAM[0x80000008] = 0x99aabbcc (should be 0x99AABBCC from upgrade)

========== TEST 11: ROM UPGRADE MODE ==========
Time:              1567000, Test ROM upgrade functionality
Time:              1667000, Entering ROM upgrade mode (upg_rst=1)
Time:              1677000, Writing to ROM via upgrade: upg_adr=0, upg_dat=0xDEADBEEF
Time:              1727000, Writing to ROM via upgrade: upg_adr=1, upg_dat=0xCAFEBABE
Time:              1777000, Exiting ROM upgrade mode
Time:              1787000, Reading ROM data in run mode
Time:              1797000, ROM[0x00000000] = 0xdeadbeef (should be 0xDEADBEEF from upgrade)
Time:              1807000, ROM[0x00000004] = 0xcafebabe (should be 0xCAFEBABE from upgrade)

========== TEST 12: MIXED READ/WRITE PATTERN ==========
Time:              1807000, Test mixed RAM read/write patterns
Time:              1907000, Writing to RAM[0x80000040] <= 0xf0000000
Time:              1927000, RAM[0x80000040] = 0xf0000000
Time:              1927000, Writing to RAM[0x80000044] <= 0xf0010000
Time:              1947000, RAM[0x80000044] = 0xf0010000
Time:              1947000, Writing to RAM[0x80000048] <= 0xf0020000
Time:              1967000, RAM[0x80000048] = 0xf0020000

========== TEST 13: BYTE GRANULARITY VERIFICATION ==========
Time:              1967000, Test byte granularity write/read
Time:              2067000, Initial write: RAM[0x80000050] <= 0x01020304
Time:              2077000, Partial write (byte 0): RAM[0x80000050] <= 0x000000AA
Time:              2097000, RAM[0x80000050] = 0x010203aa (expected: 0x010203AA)
Time:              2097000, Partial write (byte 1): RAM[0x80000050] <= 0x0000BB00
Time:              2117000, RAM[0x80000050] = 0x0102bbaa (expected: 0x0102BBAA)
Time:              2117000, Partial write (bytes 2-3): RAM[0x80000050] <= 0xCCDD0000
Time:              2137000, RAM[0x80000050] = 0xccddbbaa (expected: 0xCCDDBBAA)

========== TEST 14: ADDRESS MASKING VERIFICATION ==========
Time:              2137000, Test address high 16 bits checking
Time:              2237000, Valid address: 0x8000FFFC
Time:              2247000, Invalid address: 0x80010000 (high 16 bits != 0x8000)
Time:              2267000, RAM[0x8000FFFC] = 0xaaaaaaaa (should contain valid data)

========== TEST 15: EXTENDED TIMING VERIFICATION ==========
Time:              2267000, Test extended read/write timing
Time:              2367000, Starting burst write
Time:              2447000, Starting burst read
Time:              2467000, RAM[0x80000064] = 0x10000001
Time:              2477000, RAM[0x80000068] = 0x10000002
Time:              2487000, RAM[0x8000006c] = 0x10000003
Time:              2497000, RAM[0x80000070] = 0x10000004
Time:              2507000, RAM[0x80000074] = 0x10000005
Time:              2517000, RAM[0x80000078] = 0x10000006
Time:              2527000, RAM[0x8000007c] = 0x10000007

========== ALL TESTS COMPLETED ==========
Time:              2527000, Simulation finished successfully
rom_ram_sim.v:549: $stop called at 2627000 (1ps)
** VVP Stop(0) **
** Flushing output streams.
