

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_28_3'
================================================================
* Date:           Sun Feb  5 16:52:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  28.809 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  1.320 us|  1.320 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_3  |       20|       20|         9|          6|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|    3999|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     114|    -|
|Register             |        -|     -|      141|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|      141|    4113|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_10ns_11ns_21_4_1_U285  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln28_fu_114_p2    |         +|   0|  0|     9|           2|           1|
    |add_ln29_1_fu_248_p2  |         +|   0|  0|    16|           7|           6|
    |add_ln29_2_fu_258_p2  |         +|   0|  0|    15|           8|           8|
    |add_ln29_fu_242_p2    |         +|   0|  0|    19|           8|           8|
    |sub_ln29_1_fu_236_p2  |         -|   0|  0|    16|           7|           7|
    |sub_ln29_fu_230_p2    |         -|   0|  0|    19|           8|           8|
    |icmp_ln28_fu_108_p2   |      icmp|   0|  0|     8|           2|           2|
    |lshr_ln29_fu_289_p2   |      lshr|   0|  0|  1865|         448|         448|
    |epnp_d0               |       shl|   0|  0|  1865|         448|         448|
    |shl_ln29_1_fu_268_p2  |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0|  3999|         947|         994|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_153       |   9|          2|    2|          4|
    |epnp_address0                |  14|          3|    8|         24|
    |epnp_we0                     |   9|          2|   56|        112|
    |j_fu_78                      |   9|          2|    2|          4|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 114|         24|   73|        159|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln29_reg_355             |   5|   0|    8|          3|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |epnp_addr_114_reg_350        |   5|   0|    8|          3|
    |icmp_ln28_reg_341            |   1|   0|    1|          0|
    |j_153_reg_335                |   2|   0|    2|          0|
    |j_fu_78                      |   2|   0|    2|          0|
    |shl_ln29_1_reg_360           |  56|   0|   56|          0|
    |zext_ln29_6_reg_365          |  61|   0|  448|        387|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 141|   0|  534|        393|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_28_3|  return value|
|grp_fu_1641_p_din0   |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_28_3|  return value|
|grp_fu_1641_p_din1   |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_28_3|  return value|
|grp_fu_1641_p_dout0  |   in|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_28_3|  return value|
|grp_fu_1641_p_ce     |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_28_3|  return value|
|epnp_address0        |  out|    8|   ap_memory|                                epnp|         array|
|epnp_ce0             |  out|    1|   ap_memory|                                epnp|         array|
|epnp_we0             |  out|   56|   ap_memory|                                epnp|         array|
|epnp_d0              |  out|  448|   ap_memory|                                epnp|         array|
|epnp_q0              |   in|  448|   ap_memory|                                epnp|         array|
+---------------------+-----+-----+------------+------------------------------------+--------------+

