

================================================================
== Vitis HLS Report for 'spi_master'
================================================================
* Date:           Mon Feb 17 22:47:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        spi_master
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.883 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |        ?|        ?|   2 ~ 134|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.54>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%received_data = alloca i32 1" [../spi_master.cpp:16]   --->   Operation 6 'alloca' 'received_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%received_data_3_loc = alloca i64 1"   --->   Operation 7 'alloca' 'received_data_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [../spi_master.cpp:6]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [../spi_master.cpp:6]   --->   Operation 9 'specinterface' 'specinterface_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sclk"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sclk, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cs"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cs, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mosi"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mosi, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %miso"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %miso, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %flag"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flag, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.54ns)   --->   "%store_ln16 = store i32 0, i32 %received_data" [../spi_master.cpp:16]   --->   Operation 24 'store' 'store_ln16' <Predicate = true> <Delay = 0.54>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln20 = br void %while.cond" [../spi_master.cpp:20]   --->   Operation 25 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%flag_read = read i1 @_ssdm_op_Read.ap_auto.volatile.i1P0A, i1 %flag" [../spi_master.cpp:20]   --->   Operation 26 'read' 'flag_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %flag_read, void %while.end, void %while.body" [../spi_master.cpp:20]   --->   Operation 27 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [../spi_master.cpp:21]   --->   Operation 28 'specpipeline' 'specpipeline_ln21' <Predicate = (flag_read)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../spi_master.cpp:20]   --->   Operation 29 'specloopname' 'specloopname_ln20' <Predicate = (flag_read)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i32P0A, i32 %data_out, i32 1" [../spi_master.cpp:22]   --->   Operation 30 'nbreadreq' 'tmp' <Predicate = (flag_read)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %tmp, void %if.else, void %VITIS_LOOP_30_2" [../spi_master.cpp:22]   --->   Operation 31 'br' 'br_ln22' <Predicate = (flag_read)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../spi_master.cpp:54]   --->   Operation 32 'nbreadreq' 'tmp_1' <Predicate = (flag_read & !tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %tmp_1, void %if.end32, void %if.then23" [../spi_master.cpp:54]   --->   Operation 33 'br' 'br_ln54' <Predicate = (flag_read & !tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%received_data_load = load i32 %received_data" [../spi_master.cpp:55]   --->   Operation 34 'load' 'received_data_load' <Predicate = (flag_read & !tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%miso_read = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../spi_master.cpp:55]   --->   Operation 35 'read' 'miso_read' <Predicate = (flag_read & !tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %received_data_load" [../spi_master.cpp:55]   --->   Operation 36 'trunc' 'trunc_ln55' <Predicate = (flag_read & !tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%received_data_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln55, i1 %miso_read" [../spi_master.cpp:55]   --->   Operation 37 'bitconcatenate' 'received_data_1' <Predicate = (flag_read & !tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_vld.volatile.p0i32, i32 %data_in, i32 %received_data_1" [../spi_master.cpp:56]   --->   Operation 38 'write' 'write_ln56' <Predicate = (flag_read & !tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.54ns)   --->   "%store_ln16 = store i32 %received_data_1, i32 %received_data" [../spi_master.cpp:16]   --->   Operation 39 'store' 'store_ln16' <Predicate = (flag_read & !tmp & tmp_1)> <Delay = 0.54>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end32" [../spi_master.cpp:58]   --->   Operation 40 'br' 'br_ln58' <Predicate = (flag_read & !tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%received_data_load_1 = load i32 %received_data"   --->   Operation 41 'load' 'received_data_load_1' <Predicate = (flag_read & tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%send_data = read i32 @_ssdm_op_Read.ap_vld.volatile.p0i32, i32 %data_out" [../spi_master.cpp:23]   --->   Operation 42 'read' 'send_data' <Predicate = (flag_read & tmp)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.98ns)   --->   "%call_ln23 = call void @spi_master_Pipeline_VITIS_LOOP_30_2, i32 %received_data_load_1, i1 %sclk, i32 %send_data, i1 %mosi, i1 %miso, i32 %received_data_3_loc" [../spi_master.cpp:23]   --->   Operation 43 'call' 'call_ln23' <Predicate = (flag_read & tmp)> <Delay = 0.98> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [../spi_master.cpp:61]   --->   Operation 44 'ret' 'ret_ln61' <Predicate = (!flag_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 45 [1/2] (1.87ns)   --->   "%call_ln23 = call void @spi_master_Pipeline_VITIS_LOOP_30_2, i32 %received_data_load_1, i1 %sclk, i32 %send_data, i1 %mosi, i1 %miso, i32 %received_data_3_loc" [../spi_master.cpp:23]   --->   Operation 45 'call' 'call_ln23' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.54>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %cs, i1 0" [../spi_master.cpp:25]   --->   Operation 46 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%received_data_3_loc_load = load i32 %received_data_3_loc"   --->   Operation 47 'load' 'received_data_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_vld.volatile.p0i32, i32 %data_in, i32 %received_data_3_loc_load" [../spi_master.cpp:50]   --->   Operation 48 'write' 'write_ln50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.54ns)   --->   "%store_ln16 = store i32 %received_data_3_loc_load, i32 %received_data" [../spi_master.cpp:16]   --->   Operation 49 'store' 'store_ln16' <Predicate = true> <Delay = 0.54>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %cs, i1 1" [../spi_master.cpp:49]   --->   Operation 50 'write' 'write_ln49' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln52 = br void %if.end32" [../spi_master.cpp:52]   --->   Operation 51 'br' 'br_ln52' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln20 = br void %while.cond" [../spi_master.cpp:20]   --->   Operation 52 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.547ns
The critical path consists of the following:
	'alloca' operation 32 bit ('received_data', ../spi_master.cpp:16) [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln16', ../spi_master.cpp:16) of constant 0 on local variable 'received_data', ../spi_master.cpp:16 [26]  (0.547 ns)

 <State 2>: 0.985ns
The critical path consists of the following:
	wire read operation ('flag_read', ../spi_master.cpp:20) on port 'flag' (../spi_master.cpp:20) [29]  (0.000 ns)
	'call' operation 0 bit ('call_ln23', ../spi_master.cpp:23) to 'spi_master_Pipeline_VITIS_LOOP_30_2' [51]  (0.985 ns)

 <State 3>: 1.875ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln23', ../spi_master.cpp:23) to 'spi_master_Pipeline_VITIS_LOOP_30_2' [51]  (1.875 ns)

 <State 4>: 0.547ns
The critical path consists of the following:
	'load' operation 32 bit ('received_data_3_loc_load') on local variable 'received_data_3_loc' [52]  (0.000 ns)
	'store' operation 0 bit ('store_ln16', ../spi_master.cpp:16) of variable 'received_data_3_loc_load' on local variable 'received_data', ../spi_master.cpp:16 [55]  (0.547 ns)

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
