AArch64 WW+RF+WF+cachesyncisb+ctrlisb+cachesync
"CacheSyncIsbdWW Rfe DpCtrlIsbdR Fife CacheSyncdWR Fife"
Cycle=Rfe DpCtrlIsbdR Fife CacheSyncdWR Fife CacheSyncIsbdWW
Relax=Fife
Safe=Rfe CacheSyncdWR CacheSyncIsbdWW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Rf Fif Fif
Orig=CacheSyncIsbdWW Rfe DpCtrlIsbdR Fife CacheSyncdWR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself05; 0:X2=0x1; 0:X3=x;
1:X1=x;
2:X0=0x14000001; 2:X1=P1:Lself06;
}
 P0          | P1           | P2          ;
 STR W0,[X1] | LDR W0,[X1]  | STR W0,[X1] ;
 DC CVAU,X1  | CBNZ W0,LC00 | DC CVAU,X1  ;
 DSB ISH     | LC00:        | DSB ISH     ;
 IC IVAU,X1  | ISB          | IC IVAU,X1  ;
 DSB ISH     | Lself06:     | DSB ISH     ;
 ISB         | B L01        | Lself05:    ;
 STR W2,[X3] | MOV W2,#2    | B L03       ;
             | B L02        | MOV W2,#2   ;
             | L01:         | B L04       ;
             | MOV W2,#1    | L03:        ;
             | L02:         | MOV W2,#1   ;
             |              | L04:        ;
exists
(1:X0=0x1 /\ 1:X2=0x1 /\ 2:X2=0x1)
