Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx2015.4/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto a591d8cc9adc40c1b1b3cd5414678be1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port result [G:/Vivado/CPU one cycle/CPU one cycle.srcs/sim_1/new/CPU_sim.v:77]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port WriteReg [G:/Vivado/CPU one cycle/CPU one cycle.srcs/sim_1/new/CPU_sim.v:80]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.key_debounce
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Instruction
Compiling module xil_defaultlib.data2Select_5bit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.data3Select
Compiling module xil_defaultlib.data2Select_32bit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_sim_behav
