Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 22 22:05:03 2021
| Host         : DESKTOP-P7K6OD1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Cordic_wrapper_timing_summary_routed.rpt -pb Cordic_wrapper_timing_summary_routed.pb -rpx Cordic_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Cordic_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg1_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Cordic_i/key_shake_0/inst/clk_fen_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Cordic_i/key_shake_0/inst/key_delay_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Cordic_i/key_shake_0/inst/key_delay_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Cordic_i/key_shake_0/inst/key_delay_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Cordic_i/key_shake_1/inst/clk_fen_reg/Q (HIGH)

 There are 641 register/latch pins with no clock driven by root clock pin: Cordic_i/key_shake_1/inst/key_delay_reg[0]/Q (HIGH)

 There are 641 register/latch pins with no clock driven by root clock pin: Cordic_i/key_shake_1/inst/key_delay_reg[1]/Q (HIGH)

 There are 641 register/latch pins with no clock driven by root clock pin: Cordic_i/key_shake_1/inst/key_delay_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Cordic_i/key_shake_2/inst/clk_fen_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2007 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.002        0.000                      0                 6826        0.033        0.000                      0                 6826        3.750        0.000                       0                  3353  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.002        0.000                      0                 5370        0.033        0.000                      0                 5370        3.750        0.000                       0                  3353  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.231        0.000                      0                 1456        0.169        0.000                      0                 1456  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 1.850ns (23.555%)  route 6.004ns (76.445%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.663     2.971    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X27Y52         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=98, routed)          1.279     4.706    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/Q[0]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.124     4.830 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[19]_LDC_i_2/O
                         net (fo=11, routed)          1.135     5.965    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/slv_reg0_reg[0]_37
    SLICE_X38Y72         LDCE (SetClr_ldce_CLR_Q)     0.898     6.863 f  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[19]_LDC/Q
                         net (fo=30, routed)          1.167     8.030    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C3/data_reg[20]_P_2
    SLICE_X31Y59         LUT3 (Prop_lut3_I1_O)        0.124     8.154 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C3/data0__272_carry__3_i_1/O
                         net (fo=2, routed)           1.075     9.229    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C4/axi_rdata_reg[19][3]
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.124     9.353 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C4/axi_rdata[19]_i_4/O
                         net (fo=1, routed)           1.348    10.701    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata_reg[19]_0
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.124    10.825 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    10.825    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/reg_data_out[19]
    SLICE_X24Y63         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.480    12.672    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X24Y63         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.230    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X24Y63         FDRE (Setup_fdre_C_D)        0.079    12.827    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 1.837ns (23.731%)  route 5.904ns (76.269%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.663     2.971    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X27Y52         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=98, routed)          1.621     5.048    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/Q[0]
    SLICE_X27Y69         LUT3 (Prop_lut3_I0_O)        0.124     5.172 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[27]_LDC_i_2/O
                         net (fo=11, routed)          0.975     6.146    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/slv_reg0_reg[0]_13
    SLICE_X31Y80         LDCE (SetClr_ldce_CLR_Q)     0.885     7.031 f  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[27]_LDC/Q
                         net (fo=30, routed)          1.549     8.581    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C6/data_reg[28]_P_2
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.124     8.705 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C6/data0__545_carry__5_i_1/O
                         net (fo=2, routed)           1.000     9.705    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/axi_rdata_reg[27]_0[3]
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.829 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/axi_rdata[27]_i_3/O
                         net (fo=1, routed)           0.759    10.588    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata_reg[27]
    SLICE_X26Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.712 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    10.712    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/reg_data_out[27]
    SLICE_X26Y66         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.482    12.674    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X26Y66         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.264    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X26Y66         FDRE (Setup_fdre_C_D)        0.031    12.815    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.646ns  (logic 1.850ns (24.196%)  route 5.796ns (75.804%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.663     2.971    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X27Y52         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=98, routed)          1.475     4.902    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/Q[0]
    SLICE_X25Y63         LUT3 (Prop_lut3_I0_O)        0.124     5.026 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[16]_LDC_i_2/O
                         net (fo=11, routed)          1.367     6.393    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/slv_reg0_reg[0]_46
    SLICE_X38Y66         LDCE (SetClr_ldce_CLR_Q)     0.898     7.291 f  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[16]_LDC/Q
                         net (fo=30, routed)          1.075     8.366    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/data_reg[20]_P_5
    SLICE_X32Y56         LUT3 (Prop_lut3_I1_O)        0.124     8.490 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/data0__727_carry__3_i_4/O
                         net (fo=2, routed)           0.987     9.477    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/data_reg[19]_P_0[0]
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/axi_rdata[16]_i_3/O
                         net (fo=1, routed)           0.892    10.493    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata_reg[16]
    SLICE_X24Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.617 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    10.617    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/reg_data_out[16]
    SLICE_X24Y63         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.480    12.672    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X24Y63         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.230    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X24Y63         FDRE (Setup_fdre_C_D)        0.077    12.825    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 1.850ns (24.366%)  route 5.743ns (75.634%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.663     2.971    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X27Y52         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=98, routed)          1.592     5.019    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/Q[0]
    SLICE_X25Y66         LUT3 (Prop_lut3_I0_O)        0.124     5.143 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[20]_LDC_i_2/O
                         net (fo=11, routed)          1.160     6.304    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/slv_reg0_reg[0]_34
    SLICE_X34Y72         LDCE (SetClr_ldce_CLR_Q)     0.898     7.202 f  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[20]_LDC/Q
                         net (fo=30, routed)          1.113     8.314    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C6/data_reg[24]_P_5
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124     8.438 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C6/data0__545_carry__4_i_4/O
                         net (fo=2, routed)           1.033     9.472    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/axi_rdata_reg[23]_0[0]
    SLICE_X33Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.596 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/axi_rdata[20]_i_3/O
                         net (fo=1, routed)           0.844    10.440    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata_reg[20]
    SLICE_X26Y64         LUT6 (Prop_lut6_I1_O)        0.124    10.564 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    10.564    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/reg_data_out[20]
    SLICE_X26Y64         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.484    12.676    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X26Y64         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.264    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X26Y64         FDRE (Setup_fdre_C_D)        0.029    12.815    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 1.850ns (24.614%)  route 5.666ns (75.386%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.663     2.971    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X27Y52         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=98, routed)          1.381     4.808    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/Q[0]
    SLICE_X27Y69         LUT3 (Prop_lut3_I0_O)        0.124     4.932 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[26]_LDC_i_2/O
                         net (fo=11, routed)          1.002     5.934    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/slv_reg0_reg[0]_16
    SLICE_X32Y79         LDCE (SetClr_ldce_CLR_Q)     0.898     6.832 f  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[26]_LDC/Q
                         net (fo=30, routed)          1.474     8.306    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C4/data_reg[28]_P_3
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.124     8.430 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C4/data0__363_carry__5_i_2/O
                         net (fo=2, routed)           0.885     9.315    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C4/data_reg[27]_P_0[2]
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.124     9.439 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C4/axi_rdata[26]_i_4/O
                         net (fo=1, routed)           0.924    10.363    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata_reg[26]_0
    SLICE_X26Y66         LUT6 (Prop_lut6_I3_O)        0.124    10.487 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    10.487    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/reg_data_out[26]
    SLICE_X26Y66         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.482    12.674    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X26Y66         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.264    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X26Y66         FDRE (Setup_fdre_C_D)        0.029    12.813    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 1.837ns (24.639%)  route 5.619ns (75.361%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.663     2.971    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X27Y52         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=98, routed)          1.046     4.473    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/Q[0]
    SLICE_X25Y56         LUT3 (Prop_lut3_I0_O)        0.124     4.597 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[15]_LDC_i_2/O
                         net (fo=11, routed)          0.887     5.484    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/slv_reg0_reg[0]_49
    SLICE_X25Y47         LDCE (SetClr_ldce_CLR_Q)     0.885     6.369 f  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[15]_LDC/Q
                         net (fo=30, routed)          1.539     7.907    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C4/data_reg[16]_P_2
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.031 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C4/data0__363_carry__2_i_1/O
                         net (fo=2, routed)           1.288     9.319    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C4/data_reg[15]_P_0[3]
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.124     9.443 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C4/axi_rdata[15]_i_4/O
                         net (fo=1, routed)           0.859    10.303    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata_reg[15]_0
    SLICE_X23Y57         LUT6 (Prop_lut6_I3_O)        0.124    10.427 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    10.427    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/reg_data_out[15]
    SLICE_X23Y57         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.484    12.676    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X23Y57         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.230    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X23Y57         FDRE (Setup_fdre_C_D)        0.029    12.781    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.464ns  (logic 1.850ns (24.784%)  route 5.614ns (75.216%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.663     2.971    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X27Y52         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=98, routed)          1.446     4.873    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/Q[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     4.997 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[28]_LDC_i_2/O
                         net (fo=11, routed)          1.171     6.168    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/slv_reg0_reg[0]_10
    SLICE_X38Y76         LDCE (SetClr_ldce_CLR_Q)     0.898     7.066 f  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[28]_LDC/Q
                         net (fo=30, routed)          1.144     8.210    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C7/data_reg[31]_P_5
    SLICE_X31Y62         LUT3 (Prop_lut3_I1_O)        0.124     8.334 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C7/data0__636_carry__6_i_2/O
                         net (fo=2, routed)           0.980     9.315    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/axi_rdata_reg[29]_0[0]
    SLICE_X33Y64         LUT6 (Prop_lut6_I1_O)        0.124     9.439 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/axi_rdata[28]_i_3/O
                         net (fo=1, routed)           0.873    10.311    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata_reg[28]
    SLICE_X24Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.435 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    10.435    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/reg_data_out[28]
    SLICE_X24Y68         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.475    12.667    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X24Y68         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.230    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X24Y68         FDRE (Setup_fdre_C_D)        0.077    12.820    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 1.837ns (24.756%)  route 5.583ns (75.244%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.663     2.971    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X27Y52         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=65, routed)          1.548     4.975    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/Q[1]
    SLICE_X25Y67         LUT3 (Prop_lut3_I1_O)        0.124     5.099 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[24]_LDC_i_2/O
                         net (fo=11, routed)          0.926     6.025    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/slv_reg0_reg[0]_22
    SLICE_X29Y74         LDCE (SetClr_ldce_CLR_Q)     0.885     6.910 f  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[24]_LDC/Q
                         net (fo=30, routed)          1.260     8.169    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C6/data_reg[28]_P_5
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.293 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C6/data0__545_carry__5_i_4/O
                         net (fo=2, routed)           0.869     9.163    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/axi_rdata_reg[27]_0[0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.287 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/axi_rdata[24]_i_3/O
                         net (fo=1, routed)           0.981    10.267    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata_reg[24]
    SLICE_X22Y65         LUT6 (Prop_lut6_I1_O)        0.124    10.391 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    10.391    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/reg_data_out[24]
    SLICE_X22Y65         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.479    12.671    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X22Y65         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.230    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X22Y65         FDRE (Setup_fdre_C_D)        0.029    12.776    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.776    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 1.850ns (25.204%)  route 5.490ns (74.796%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.663     2.971    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X27Y52         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=65, routed)          1.439     4.866    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/Q[1]
    SLICE_X25Y64         LUT3 (Prop_lut3_I1_O)        0.124     4.990 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[17]_LDC_i_2/O
                         net (fo=11, routed)          1.289     6.279    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/slv_reg0_reg[0]_43
    SLICE_X38Y67         LDCE (SetClr_ldce_CLR_Q)     0.898     7.177 f  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[17]_LDC/Q
                         net (fo=30, routed)          1.255     8.433    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/data_reg[20]_P_4
    SLICE_X32Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.557 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/data0__727_carry__3_i_3/O
                         net (fo=2, routed)           0.578     9.134    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/data_reg[19]_P_0[1]
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.258 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/axi_rdata[17]_i_3/O
                         net (fo=1, routed)           0.929    10.187    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata_reg[17]
    SLICE_X24Y64         LUT6 (Prop_lut6_I1_O)        0.124    10.311 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    10.311    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/reg_data_out[17]
    SLICE_X24Y64         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.480    12.672    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X24Y64         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.230    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X24Y64         FDRE (Setup_fdre_C_D)        0.077    12.825    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 1.850ns (25.583%)  route 5.381ns (74.417%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.663     2.971    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X27Y52         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=65, routed)          1.330     4.757    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/Q[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I1_O)        0.124     4.881 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[22]_LDC_i_2/O
                         net (fo=11, routed)          1.046     5.927    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/slv_reg0_reg[0]_28
    SLICE_X30Y80         LDCE (SetClr_ldce_CLR_Q)     0.898     6.825 f  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C0/data_reg[22]_LDC/Q
                         net (fo=30, routed)          1.403     8.229    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C6/data_reg[24]_P_3
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.124     8.353 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C6/data0__545_carry__4_i_2/O
                         net (fo=2, routed)           0.946     9.299    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/axi_rdata_reg[23]_0[2]
    SLICE_X32Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.423 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C8/axi_rdata[22]_i_3/O
                         net (fo=1, routed)           0.656    10.078    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata_reg[22]
    SLICE_X26Y65         LUT6 (Prop_lut6_I1_O)        0.124    10.202 r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/KEY/C9/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000    10.202    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/reg_data_out[22]
    SLICE_X26Y65         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.483    12.675    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X26Y65         FDRE                                         r  Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.264    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X26Y65         FDRE (Setup_fdre_C_D)        0.029    12.814    Cordic_i/Roate_keyv2_0/inst/Roate_keyv2_v1_0_S0_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  2.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.311ns (71.601%)  route 0.123ns (28.399%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.567     0.908    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/s0_axi_aclk
    SLICE_X13Y48         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[7]/Q
                         net (fo=3, routed)           0.123     1.171    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/x6[7]
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.288 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.289    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[7]_i_1__3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.342 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[11]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.342    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[31]_0[8]
    SLICE_X10Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.834     1.204    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/s0_axi_aclk
    SLICE_X10Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[8]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.309    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/xout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.287ns (69.372%)  route 0.127ns (30.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.586     0.927    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/s0_axi_aclk
    SLICE_X3Y49          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/xout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.068 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/xout_reg[5]/Q
                         net (fo=2, routed)           0.127     1.194    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/x8[5]
    SLICE_X2Y51          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.340 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/xout_reg[7]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.340    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/D[6]
    SLICE_X2Y51          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.853     1.223    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/s0_axi_aclk
    SLICE_X2Y51          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[6]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.105     1.299    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.270ns (60.826%)  route 0.174ns (39.174%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.567     0.908    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/s0_axi_aclk
    SLICE_X13Y49         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[8]/Q
                         net (fo=3, routed)           0.174     1.222    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/x6[8]
    SLICE_X10Y50         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.351 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[11]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     1.351    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[31]_0[9]
    SLICE_X10Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.834     1.204    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/s0_axi_aclk
    SLICE_X10Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[9]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.309    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.270ns (60.716%)  route 0.175ns (39.284%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.567     0.908    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/s0_axi_aclk
    SLICE_X13Y49         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[10]/Q
                         net (fo=3, routed)           0.175     1.223    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/x6[10]
    SLICE_X10Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.352 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[11]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.352    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[31]_0[11]
    SLICE_X10Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.834     1.204    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/s0_axi_aclk
    SLICE_X10Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[11]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.309    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/xout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.252ns (60.052%)  route 0.168ns (39.948%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.584     0.925    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/s0_axi_aclk
    SLICE_X3Y50          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/xout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDCE (Prop_fdce_C_Q)         0.141     1.066 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/xout_reg[10]/Q
                         net (fo=3, routed)           0.168     1.233    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/x8[10]
    SLICE_X5Y48          LUT3 (Prop_lut3_I1_O)        0.045     1.278 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/yout[3]_i_3__5/O
                         net (fo=1, routed)           0.000     1.278    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/yout[3]_i_3__5_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.344 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/yout_reg[3]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.344    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[31]_0[2]
    SLICE_X5Y48          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.854     1.224    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/s0_axi_aclk
    SLICE_X5Y48          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[2]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y48          FDCE (Hold_fdce_C_D)         0.105     1.300    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/xout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.251ns (59.804%)  route 0.169ns (40.196%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.584     0.925    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/s0_axi_aclk
    SLICE_X3Y51          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/xout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDCE (Prop_fdce_C_Q)         0.141     1.066 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/xout_reg[13]/Q
                         net (fo=3, routed)           0.169     1.234    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/x8[13]
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.279 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/yout[7]_i_4__5/O
                         net (fo=1, routed)           0.000     1.279    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/yout[7]_i_4__5_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.344 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line7/yout_reg[7]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     1.344    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[31]_0[5]
    SLICE_X5Y49          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.854     1.224    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/s0_axi_aclk
    SLICE_X5Y49          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[5]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDCE (Hold_fdce_C_D)         0.105     1.300    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Cordic_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.944%)  route 0.209ns (62.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.581     0.922    Cordic_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y56          FDRE                                         r  Cordic_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.128     1.050 r  Cordic_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.209     1.259    Cordic_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[25]
    SLICE_X2Y49          FDRE                                         r  Cordic_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.854     1.224    Cordic_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  Cordic_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.019     1.214    Cordic_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.324ns (72.427%)  route 0.123ns (27.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.567     0.908    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/s0_axi_aclk
    SLICE_X13Y48         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[7]/Q
                         net (fo=3, routed)           0.123     1.171    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/x6[7]
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.288 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.289    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[7]_i_1__3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.355 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line5/xout_reg[11]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.355    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[31]_0[10]
    SLICE_X10Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.834     1.204    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/s0_axi_aclk
    SLICE_X10Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[10]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.309    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line6/xout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/xout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line1/yout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.252ns (59.642%)  route 0.171ns (40.358%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.560     0.901    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/s0_axi_aclk
    SLICE_X22Y43         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/xout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/xout_reg[12]/Q
                         net (fo=3, routed)           0.171     1.212    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/x1[12]
    SLICE_X21Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.257 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/yout[12]_i_3/O
                         net (fo=1, routed)           0.000     1.257    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/yout[12]_i_3_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.323 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/yout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.323    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line1/yout_reg[31]_0[10]
    SLICE_X21Y43         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line1/yout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.830     1.200    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line1/s0_axi_aclk
    SLICE_X21Y43         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line1/yout_reg[11]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y43         FDCE (Hold_fdce_C_D)         0.105     1.271    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line1/yout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/xout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line1/yout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.252ns (59.642%)  route 0.171ns (40.358%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.560     0.901    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/s0_axi_aclk
    SLICE_X22Y44         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/xout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/xout_reg[16]/Q
                         net (fo=3, routed)           0.171     1.212    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/x1[16]
    SLICE_X21Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.257 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/yout[16]_i_3/O
                         net (fo=1, routed)           0.000     1.257    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/yout[16]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.323 r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line0/yout_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.323    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line1/yout_reg[31]_0[14]
    SLICE_X21Y44         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line1/yout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.830     1.200    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line1/s0_axi_aclk
    SLICE_X21Y44         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line1/yout_reg[15]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y44         FDCE (Hold_fdce_C_D)         0.105     1.271    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line1/yout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      ILOGIC_X0Y56   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      ILOGIC_X0Y52   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      OLOGIC_X0Y60   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X2Y70    Cordic_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y69    Cordic_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y69    Cordic_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y69    Cordic_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y71    Cordic_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y71    Cordic_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y78   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y78   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y78   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y78   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y78   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y78   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y78   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y78   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y79   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y79   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y73   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y73   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y73   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y73   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y73   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y73   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y73   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y73   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y74   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y74   Cordic_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.518ns (12.700%)  route 3.561ns (87.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.671     2.979    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X20Y40         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/Q
                         net (fo=96, routed)          3.561     7.058    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[20]_0[0]
    SLICE_X2Y57          FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.540    12.732    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/s0_axi_aclk
    SLICE_X2Y57          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[28]/C
                         clock pessimism              0.116    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X2Y57          FDCE (Recov_fdce_C_CLR)     -0.405    12.289    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[28]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.518ns (12.700%)  route 3.561ns (87.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.671     2.979    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X20Y40         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/Q
                         net (fo=96, routed)          3.561     7.058    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[20]_0[0]
    SLICE_X2Y57          FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.540    12.732    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/s0_axi_aclk
    SLICE_X2Y57          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[29]/C
                         clock pessimism              0.116    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X2Y57          FDCE (Recov_fdce_C_CLR)     -0.405    12.289    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[29]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.518ns (12.700%)  route 3.561ns (87.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.671     2.979    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X20Y40         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/Q
                         net (fo=96, routed)          3.561     7.058    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[20]_0[0]
    SLICE_X2Y57          FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.540    12.732    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/s0_axi_aclk
    SLICE_X2Y57          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[30]/C
                         clock pessimism              0.116    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X2Y57          FDCE (Recov_fdce_C_CLR)     -0.405    12.289    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[30]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.518ns (12.700%)  route 3.561ns (87.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.671     2.979    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X20Y40         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/Q
                         net (fo=96, routed)          3.561     7.058    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[20]_0[0]
    SLICE_X2Y57          FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.540    12.732    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/s0_axi_aclk
    SLICE_X2Y57          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[31]/C
                         clock pessimism              0.116    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X2Y57          FDCE (Recov_fdce_C_CLR)     -0.405    12.289    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[31]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.456ns (11.984%)  route 3.349ns (88.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.675     2.983    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__2/Q
                         net (fo=97, routed)          3.349     6.788    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[20]_0[0]
    SLICE_X5Y63          FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.536    12.728    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/s0_axi_aclk
    SLICE_X5Y63          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[28]/C
                         clock pessimism              0.116    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X5Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.285    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[28]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.456ns (11.984%)  route 3.349ns (88.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.675     2.983    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__2/Q
                         net (fo=97, routed)          3.349     6.788    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[20]_0[0]
    SLICE_X5Y63          FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.536    12.728    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/s0_axi_aclk
    SLICE_X5Y63          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[29]/C
                         clock pessimism              0.116    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X5Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.285    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[29]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.456ns (11.984%)  route 3.349ns (88.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.675     2.983    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__2/Q
                         net (fo=97, routed)          3.349     6.788    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[20]_0[0]
    SLICE_X5Y63          FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.536    12.728    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/s0_axi_aclk
    SLICE_X5Y63          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[30]/C
                         clock pessimism              0.116    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X5Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.285    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[30]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.456ns (11.984%)  route 3.349ns (88.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.675     2.983    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__2/Q
                         net (fo=97, routed)          3.349     6.788    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[20]_0[0]
    SLICE_X5Y63          FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.536    12.728    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/s0_axi_aclk
    SLICE_X5Y63          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[31]/C
                         clock pessimism              0.116    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X5Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.285    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line10/yout_reg[31]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.518ns (13.674%)  route 3.270ns (86.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.671     2.979    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X20Y40         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/Q
                         net (fo=96, routed)          3.270     6.767    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[20]_0[0]
    SLICE_X2Y56          FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.541    12.733    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/s0_axi_aclk
    SLICE_X2Y56          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[24]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X2Y56          FDCE (Recov_fdce_C_CLR)     -0.405    12.290    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[24]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.518ns (13.674%)  route 3.270ns (86.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.671     2.979    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X20Y40         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__11/Q
                         net (fo=96, routed)          3.270     6.767    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/yout_reg[20]_0[0]
    SLICE_X2Y56          FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        1.541    12.733    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/s0_axi_aclk
    SLICE_X2Y56          FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[25]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X2Y56          FDCE (Recov_fdce_C_CLR)     -0.405    12.290    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line8/xout_reg[25]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  5.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.950%)  route 0.203ns (59.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.564     0.905    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/Q
                         net (fo=97, routed)          0.203     1.249    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[24]_0[0]
    SLICE_X15Y50         FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.831     1.201    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/s0_axi_aclk
    SLICE_X15Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[16]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.950%)  route 0.203ns (59.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.564     0.905    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/Q
                         net (fo=97, routed)          0.203     1.249    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[24]_0[0]
    SLICE_X15Y50         FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.831     1.201    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/s0_axi_aclk
    SLICE_X15Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[17]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.950%)  route 0.203ns (59.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.564     0.905    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/Q
                         net (fo=97, routed)          0.203     1.249    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[24]_0[0]
    SLICE_X15Y50         FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.831     1.201    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/s0_axi_aclk
    SLICE_X15Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[18]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.950%)  route 0.203ns (59.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.564     0.905    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/Q
                         net (fo=97, routed)          0.203     1.249    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[24]_0[0]
    SLICE_X15Y50         FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.831     1.201    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/s0_axi_aclk
    SLICE_X15Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[19]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.438%)  route 0.208ns (59.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.564     0.905    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/Q
                         net (fo=97, routed)          0.208     1.253    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[24]_0[0]
    SLICE_X14Y50         FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.831     1.201    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/s0_axi_aclk
    SLICE_X14Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[16]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.438%)  route 0.208ns (59.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.564     0.905    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/Q
                         net (fo=97, routed)          0.208     1.253    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[24]_0[0]
    SLICE_X14Y50         FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.831     1.201    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/s0_axi_aclk
    SLICE_X14Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[17]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.438%)  route 0.208ns (59.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.564     0.905    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/Q
                         net (fo=97, routed)          0.208     1.253    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[24]_0[0]
    SLICE_X14Y50         FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.831     1.201    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/s0_axi_aclk
    SLICE_X14Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[18]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.438%)  route 0.208ns (59.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.564     0.905    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/Q
                         net (fo=97, routed)          0.208     1.253    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[24]_0[0]
    SLICE_X14Y50         FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.831     1.201    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/s0_axi_aclk
    SLICE_X14Y50         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[19]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/xout_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.341%)  route 0.282ns (66.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.564     0.905    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/Q
                         net (fo=97, routed)          0.282     1.327    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[24]_0[0]
    SLICE_X15Y51         FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.831     1.201    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/s0_axi_aclk
    SLICE_X15Y51         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[20]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.341%)  route 0.282ns (66.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.564     0.905    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/slv_reg1_reg[1]_rep__6/Q
                         net (fo=97, routed)          0.282     1.327    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[24]_0[0]
    SLICE_X15Y51         FDCE                                         f  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cordic_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Cordic_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Cordic_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3353, routed)        0.831     1.201    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/s0_axi_aclk
    SLICE_X15Y51         FDCE                                         r  Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[21]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    Cordic_i/cordic_0/inst/cordic_v1_0_S0_AXI_inst/U1/line4/yout_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.248    





