strict digraph "compose( ,  )" {
	node [label="\N"];
	"91:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fa9cb9312d0>",
		def_var="['Tx_clk']",
		fillcolor=deepskyblue,
		label="91:AS
Tx_clk = (Speed[2])? Gtx_clk : 
(Speed[1])? Clk_25m : 
(Speed[0])? Clk_2_5m : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Speed', 'Gtx_clk', 'Speed', 'Clk_25m', 'Speed', 'Clk_2_5m']"];
	"96:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fa9cb931ad0>",
		def_var="['Crs']",
		fillcolor=deepskyblue,
		label="96:AS
Crs = Tx_en;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Tx_en']"];
	"85:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fa9cbd23050>",
		fillcolor=turquoise,
		label="85:BL
#200 Clk_2_5m = 0;
#200 Clk_2_5m = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa9cbd23c10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa9cdab4a50>]",
		style=filled,
		typ=Block];
	"Leaf_84:AL"	 [def_var="['Clk_2_5m']",
		label="Leaf_84:AL"];
	"85:BL" -> "Leaf_84:AL"	 [cond="[]",
		lineno=None];
	"94:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fa9cb931850>",
		def_var="['Rxd']",
		fillcolor=deepskyblue,
		label="94:AS
Rxd = Txd;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Txd']"];
	"79:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fa9cbd29d10>",
		fillcolor=turquoise,
		label="79:BL
#20 Clk_25m = 0;
#20 Clk_25m = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa9cbd29f10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa9cbd3b110>]",
		style=filled,
		typ=Block];
	"Leaf_78:AL"	 [def_var="['Clk_25m']",
		label="Leaf_78:AL"];
	"79:BL" -> "Leaf_78:AL"	 [cond="[]",
		lineno=None];
	"93:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fa9cb931710>",
		def_var="['Rx_dv']",
		fillcolor=deepskyblue,
		label="93:AS
Rx_dv = Tx_en;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Tx_en']"];
	"90:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fa9cc004dd0>",
		def_var="['Rx_clk']",
		fillcolor=deepskyblue,
		label="90:AS
Rx_clk = (Speed[2])? Gtx_clk : 
(Speed[1])? Clk_25m : 
(Speed[0])? Clk_2_5m : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Speed', 'Gtx_clk', 'Speed', 'Clk_25m', 'Speed', 'Clk_2_5m']"];
	"78:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fa9cbd1ff10>",
		clk_sens=False,
		fillcolor=gold,
		label="78:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="[]"];
	"78:AL" -> "79:BL"	 [cond="[]",
		lineno=None];
	"Leaf_84:AL" -> "91:AS";
	"Leaf_84:AL" -> "90:AS";
	"84:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fa9cbd3b750>",
		clk_sens=False,
		fillcolor=gold,
		label="84:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="[]"];
	"84:AL" -> "85:BL"	 [cond="[]",
		lineno=None];
	"Leaf_78:AL" -> "91:AS";
	"Leaf_78:AL" -> "90:AS";
	"95:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fa9cb931990>",
		def_var="['Rx_er']",
		fillcolor=deepskyblue,
		label="95:AS
Rx_er = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"97:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fa9cb931c10>",
		def_var="['Col']",
		fillcolor=deepskyblue,
		label="97:AS
Col = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
}
