{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742406359935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742406359935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 00:45:59 2025 " "Processing started: Thu Mar 20 00:45:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742406359935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406359935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406359935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742406360492 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1742406360493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/audio_system.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/audio_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system " "Found entity 1: audio_system" {  } { { "audio_system/synthesis/audio_system.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "audio_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "audio_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "audio_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_irq_mapper " "Found entity 1: audio_system_irq_mapper" {  } { { "audio_system/synthesis/submodules/audio_system_irq_mapper.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0 " "Found entity 1: audio_system_mm_interconnect_0" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: audio_system_mm_interconnect_0_avalon_st_adapter_005" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: audio_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: audio_system_mm_interconnect_0_avalon_st_adapter" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: audio_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "audio_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "audio_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "audio_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "audio_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "audio_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "audio_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "audio_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: audio_system_mm_interconnect_0_rsp_mux_001" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "audio_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367621 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "audio_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_rsp_mux " "Found entity 1: audio_system_mm_interconnect_0_rsp_mux" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: audio_system_mm_interconnect_0_rsp_demux_001" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_rsp_demux " "Found entity 1: audio_system_mm_interconnect_0_rsp_demux" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: audio_system_mm_interconnect_0_cmd_mux_003" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_cmd_mux " "Found entity 1: audio_system_mm_interconnect_0_cmd_mux" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: audio_system_mm_interconnect_0_cmd_demux_001" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_cmd_demux " "Found entity 1: audio_system_mm_interconnect_0_cmd_demux" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "audio_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "audio_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file audio_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "audio_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367636 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "audio_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367636 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "audio_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367636 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "audio_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367636 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "audio_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "audio_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742406367640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "audio_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "audio_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "audio_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742406367644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "audio_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "audio_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "audio_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at audio_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_007.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742406367648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at audio_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_007.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742406367648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: audio_system_mm_interconnect_0_router_007_default_decode" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_007.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367649 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_system_mm_interconnect_0_router_007 " "Found entity 2: audio_system_mm_interconnect_0_router_007" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_007.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at audio_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_005.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742406367650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at audio_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_005.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742406367650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: audio_system_mm_interconnect_0_router_005_default_decode" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_005.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367651 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_system_mm_interconnect_0_router_005 " "Found entity 2: audio_system_mm_interconnect_0_router_005" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_005.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at audio_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_002.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742406367652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at audio_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_002.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742406367652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: audio_system_mm_interconnect_0_router_002_default_decode" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_002.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367652 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_system_mm_interconnect_0_router_002 " "Found entity 2: audio_system_mm_interconnect_0_router_002" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_002.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at audio_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_001.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742406367654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at audio_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_001.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742406367654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: audio_system_mm_interconnect_0_router_001_default_decode" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_001.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367654 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_system_mm_interconnect_0_router_001 " "Found entity 2: audio_system_mm_interconnect_0_router_001" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_001.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at audio_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742406367655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at audio_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742406367655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_mm_interconnect_0_router_default_decode " "Found entity 1: audio_system_mm_interconnect_0_router_default_decode" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367656 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_system_mm_interconnect_0_router " "Found entity 2: audio_system_mm_interconnect_0_router" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "audio_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "audio_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "audio_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "audio_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "audio_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_timer_0 " "Found entity 1: audio_system_timer_0" {  } { { "audio_system/synthesis/submodules/audio_system_timer_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_onchip_memory2_0 " "Found entity 1: audio_system_onchip_memory2_0" {  } { { "audio_system/synthesis/submodules/audio_system_onchip_memory2_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_nios2_gen2_0 " "Found entity 1: audio_system_nios2_gen2_0" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: audio_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: audio_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: audio_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: audio_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: audio_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "6 audio_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: audio_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "7 audio_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: audio_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "8 audio_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: audio_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "9 audio_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: audio_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "10 audio_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: audio_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "11 audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "12 audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "13 audio_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: audio_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "14 audio_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: audio_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "15 audio_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: audio_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "16 audio_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: audio_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "17 audio_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: audio_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "18 audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "19 audio_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: audio_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "20 audio_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: audio_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""} { "Info" "ISGN_ENTITY_NAME" "21 audio_system_nios2_gen2_0_cpu " "Found entity 21: audio_system_nios2_gen2_0_cpu" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: audio_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: audio_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: audio_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: audio_system_nios2_gen2_0_cpu_test_bench" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_led_pio " "Found entity 1: audio_system_led_pio" {  } { { "audio_system/synthesis/submodules/audio_system_led_pio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_key_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_key_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_key_pio " "Found entity 1: audio_system_key_pio" {  } { { "audio_system/synthesis/submodules/audio_system_key_pio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_key_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: audio_system_jtag_uart_0_sim_scfifo_w" {  } { { "audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367692 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_system_jtag_uart_0_scfifo_w " "Found entity 2: audio_system_jtag_uart_0_scfifo_w" {  } { { "audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367692 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: audio_system_jtag_uart_0_sim_scfifo_r" {  } { { "audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367692 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_system_jtag_uart_0_scfifo_r " "Found entity 4: audio_system_jtag_uart_0_scfifo_r" {  } { { "audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367692 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_system_jtag_uart_0 " "Found entity 5: audio_system_jtag_uart_0" {  } { { "audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_audio_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_audio_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_audio_rom " "Found entity 1: audio_system_audio_rom" {  } { { "audio_system/synthesis/submodules/audio_system_audio_rom.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_audio_pll_0 " "Found entity 1: audio_system_audio_pll_0" {  } { { "audio_system/synthesis/submodules/audio_system_audio_pll_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "audio_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_audio_pll_0_audio_pll " "Found entity 1: audio_system_audio_pll_0_audio_pll" {  } { { "audio_system/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "audio_system/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367699 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406367700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_audio_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_audio_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_audio_config " "Found entity 1: audio_system_audio_config" {  } { { "audio_system/synthesis/submodules/audio_system_audio_config.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "audio_system/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "audio_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "audio_system/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "audio_system/synthesis/submodules/altera_up_clock_edge.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "audio_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/synthesis/submodules/audio_system_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_system/synthesis/submodules/audio_system_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_system_audio " "Found entity 1: audio_system_audio" {  } { { "audio_system/synthesis/submodules/audio_system_audio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_Audio " "Found entity 1: DE10_Standard_Audio" {  } { { "DE10_Standard_Audio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406367726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406367726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_Audio " "Elaborating entity \"DE10_Standard_Audio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742406367824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system audio_system:u0 " "Elaborating entity \"audio_system\" for hierarchy \"audio_system:u0\"" {  } { { "DE10_Standard_Audio.v" "u0" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406367831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_audio audio_system:u0\|audio_system_audio:audio " "Elaborating entity \"audio_system_audio\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\"" {  } { { "audio_system/synthesis/audio_system.v" "audio" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406367858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge audio_system:u0\|audio_system_audio:audio\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "audio_system/synthesis/submodules/audio_system_audio.v" "Bit_Clock_Edges" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406367868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "audio_system/synthesis/submodules/audio_system_audio.v" "Audio_In_Deserializer" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406367877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "audio_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406367886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "audio_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406367891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "audio_system/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "audio_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368027 ""}  } { { "audio_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742406368027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9ba1 " "Found entity 1: scfifo_9ba1" {  } { { "db/scfifo_9ba1.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/scfifo_9ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406368060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406368060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9ba1 audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated " "Elaborating entity \"scfifo_9ba1\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s2a1 " "Found entity 1: a_dpfifo_s2a1" {  } { { "db/a_dpfifo_s2a1.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/a_dpfifo_s2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406368071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406368071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s2a1 audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo " "Elaborating entity \"a_dpfifo_s2a1\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\"" {  } { { "db/scfifo_9ba1.tdf" "dpfifo" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/scfifo_9ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/altsyncram_r3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406368111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406368111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s2a1.tdf" "FIFOram" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/a_dpfifo_s2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406368153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406368153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s2a1.tdf" "almost_full_comparer" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/a_dpfifo_s2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_s2a1.tdf" "three_comparison" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/a_dpfifo_s2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406368197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406368197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s2a1.tdf" "rd_ptr_msb" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/a_dpfifo_s2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406368234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406368234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_s2a1.tdf" "usedw_counter" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/a_dpfifo_s2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406368271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406368271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_s2a1.tdf" "wr_ptr" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/a_dpfifo_s2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer audio_system:u0\|audio_system_audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"audio_system:u0\|audio_system_audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "audio_system/synthesis/submodules/audio_system_audio.v" "Audio_Out_Serializer" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_audio_config audio_system:u0\|audio_system_audio_config:audio_config " "Elaborating entity \"audio_system_audio_config\" for hierarchy \"audio_system:u0\|audio_system_audio_config:audio_config\"" {  } { { "audio_system/synthesis/audio_system.v" "audio_config" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init audio_system:u0\|audio_system_audio_config:audio_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"audio_system:u0\|audio_system_audio_config:audio_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "audio_system/synthesis/submodules/audio_system_audio_config.v" "AV_Config_Auto_Init" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742406368681 "|DE10_Standard_Audio|audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de10_standard audio_system:u0\|audio_system_audio_config:audio_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de10_standard\" for hierarchy \"audio_system:u0\|audio_system_audio_config:audio_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\"" {  } { { "audio_system/synthesis/submodules/audio_system_audio_config.v" "Auto_Init_OB_Devices_ROM" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio audio_system:u0\|audio_system_audio_config:audio_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"audio_system:u0\|audio_system_audio_config:audio_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "Auto_Init_Audio_ROM" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 audio_system:u0\|audio_system_audio_config:audio_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"audio_system:u0\|audio_system_audio_config:audio_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "Auto_Init_Video_ROM" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller audio_system:u0\|audio_system_audio_config:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"audio_system:u0\|audio_system_audio_config:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "audio_system/synthesis/submodules/audio_system_audio_config.v" "Serial_Bus_Controller" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742406368713 "|DE10_Standard_Audio|audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator audio_system:u0\|audio_system_audio_config:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"audio_system:u0\|audio_system_audio_config:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "audio_system/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742406368728 "|DE10_Standard_Audio|audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_audio_pll_0 audio_system:u0\|audio_system_audio_pll_0:audio_pll_0 " "Elaborating entity \"audio_system_audio_pll_0\" for hierarchy \"audio_system:u0\|audio_system_audio_pll_0:audio_pll_0\"" {  } { { "audio_system/synthesis/audio_system.v" "audio_pll_0" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_audio_pll_0_audio_pll audio_system:u0\|audio_system_audio_pll_0:audio_pll_0\|audio_system_audio_pll_0_audio_pll:audio_pll " "Elaborating entity \"audio_system_audio_pll_0_audio_pll\" for hierarchy \"audio_system:u0\|audio_system_audio_pll_0:audio_pll_0\|audio_system_audio_pll_0_audio_pll:audio_pll\"" {  } { { "audio_system/synthesis/submodules/audio_system_audio_pll_0.v" "audio_pll" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_pll_0.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_system:u0\|audio_system_audio_pll_0:audio_pll_0\|audio_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_system:u0\|audio_system_audio_pll_0:audio_pll_0\|audio_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "audio_system/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v" "altera_pll_i" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368767 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1742406368780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_system:u0\|audio_system_audio_pll_0:audio_pll_0\|audio_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_system:u0\|audio_system_audio_pll_0:audio_pll_0\|audio_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "audio_system/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_system:u0\|audio_system_audio_pll_0:audio_pll_0\|audio_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_system:u0\|audio_system_audio_pll_0:audio_pll_0\|audio_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368786 ""}  } { { "audio_system/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742406368786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal audio_system:u0\|audio_system_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"audio_system:u0\|audio_system_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "audio_system/synthesis/submodules/audio_system_audio_pll_0.v" "reset_from_locked" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_pll_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_audio_rom audio_system:u0\|audio_system_audio_rom:audio_rom " "Elaborating entity \"audio_system_audio_rom\" for hierarchy \"audio_system:u0\|audio_system_audio_rom:audio_rom\"" {  } { { "audio_system/synthesis/audio_system.v" "audio_rom" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_system:u0\|audio_system_audio_rom:audio_rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_system:u0\|audio_system_audio_rom:audio_rom\|altsyncram:the_altsyncram\"" {  } { { "audio_system/synthesis/submodules/audio_system_audio_rom.v" "the_altsyncram" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_rom.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_system:u0\|audio_system_audio_rom:audio_rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"audio_system:u0\|audio_system_audio_rom:audio_rom\|altsyncram:the_altsyncram\"" {  } { { "audio_system/synthesis/submodules/audio_system_audio_rom.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_rom.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_system:u0\|audio_system_audio_rom:audio_rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"audio_system:u0\|audio_system_audio_rom:audio_rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_data.mif " "Parameter \"init_file\" = \"audio_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 240256 " "Parameter \"maximum_depth\" = \"240256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 240256 " "Parameter \"numwords_a\" = \"240256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406368838 ""}  } { { "audio_system/synthesis/submodules/audio_system_audio_rom.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_rom.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742406368838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5m1 " "Found entity 1: altsyncram_v5m1" {  } { { "db/altsyncram_v5m1.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/altsyncram_v5m1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406368944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406368944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5m1 audio_system:u0\|audio_system_audio_rom:audio_rom\|altsyncram:the_altsyncram\|altsyncram_v5m1:auto_generated " "Elaborating entity \"altsyncram_v5m1\" for hierarchy \"audio_system:u0\|audio_system_audio_rom:audio_rom\|altsyncram:the_altsyncram\|altsyncram_v5m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406368945 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_data.mif -- setting all initial values to 0" {  } { { "audio_system/synthesis/submodules/audio_system_audio_rom.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_audio_rom.v" 71 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1742406368970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_qma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_qma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_qma " "Found entity 1: decode_qma" {  } { { "db/decode_qma.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/decode_qma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406369510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406369510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_qma audio_system:u0\|audio_system_audio_rom:audio_rom\|altsyncram:the_altsyncram\|altsyncram_v5m1:auto_generated\|decode_qma:decode3 " "Elaborating entity \"decode_qma\" for hierarchy \"audio_system:u0\|audio_system_audio_rom:audio_rom\|altsyncram:the_altsyncram\|altsyncram_v5m1:auto_generated\|decode_qma:decode3\"" {  } { { "db/altsyncram_v5m1.tdf" "decode3" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/altsyncram_v5m1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406369511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pib " "Found entity 1: mux_pib" {  } { { "db/mux_pib.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/mux_pib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406369551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406369551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pib audio_system:u0\|audio_system_audio_rom:audio_rom\|altsyncram:the_altsyncram\|altsyncram_v5m1:auto_generated\|mux_pib:mux2 " "Elaborating entity \"mux_pib\" for hierarchy \"audio_system:u0\|audio_system_audio_rom:audio_rom\|altsyncram:the_altsyncram\|altsyncram_v5m1:auto_generated\|mux_pib:mux2\"" {  } { { "db/altsyncram_v5m1.tdf" "mux2" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/altsyncram_v5m1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406369551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_jtag_uart_0 audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"audio_system_jtag_uart_0\" for hierarchy \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\"" {  } { { "audio_system/synthesis/audio_system.v" "jtag_uart_0" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406369610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_jtag_uart_0_scfifo_w audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w " "Elaborating entity \"audio_system_jtag_uart_0_scfifo_w\" for hierarchy \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\"" {  } { { "audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" "the_audio_system_jtag_uart_0_scfifo_w" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406369620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" "wfifo" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406369738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406369743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406369743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406369743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406369743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406369743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406369743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406369743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406369743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406369743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406369743 ""}  } { { "audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742406369743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406369772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406369772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406369773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406369783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406369783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406369784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406369792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406369792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406369793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406369828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406369828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406369829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406369865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406369865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406369866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406369901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406369901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406369902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_jtag_uart_0_scfifo_r audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_r:the_audio_system_jtag_uart_0_scfifo_r " "Elaborating entity \"audio_system_jtag_uart_0_scfifo_r\" for hierarchy \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|audio_system_jtag_uart_0_scfifo_r:the_audio_system_jtag_uart_0_scfifo_r\"" {  } { { "audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" "the_audio_system_jtag_uart_0_scfifo_r" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406369910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" "audio_system_jtag_uart_0_alt_jtag_atlantic" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370160 ""}  } { { "audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742406370160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"audio_system:u0\|audio_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_key_pio audio_system:u0\|audio_system_key_pio:key_pio " "Elaborating entity \"audio_system_key_pio\" for hierarchy \"audio_system:u0\|audio_system_key_pio:key_pio\"" {  } { { "audio_system/synthesis/audio_system.v" "key_pio" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_led_pio audio_system:u0\|audio_system_led_pio:led_pio " "Elaborating entity \"audio_system_led_pio\" for hierarchy \"audio_system:u0\|audio_system_led_pio:led_pio\"" {  } { { "audio_system/synthesis/audio_system.v" "led_pio" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0 audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"audio_system_nios2_gen2_0\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "audio_system/synthesis/audio_system.v" "nios2_gen2_0" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"audio_system_nios2_gen2_0_cpu\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0.v" "cpu" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_test_bench audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_test_bench:the_audio_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_test_bench:the_audio_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_test_bench" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_register_bank_a_module audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "audio_system_nios2_gen2_0_cpu_register_bank_a" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406370923 ""}  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742406370923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406370961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406370961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_register_bank_b_module audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_register_bank_b_module:audio_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_register_bank_b_module:audio_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "audio_system_nios2_gen2_0_cpu_register_bank_b" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_oci audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_oci" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406370988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_oci_debug audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371034 ""}  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742406371034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_oci_break audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_break:the_audio_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_break:the_audio_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_oci_xbrk audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_audio_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_audio_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_oci_dbrk audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_audio_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_audio_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_oci_itrace audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_oci_dtrace audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_oci_td_mode audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|audio_system_nios2_gen2_0_cpu_nios2_oci_td_mode:audio_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|audio_system_nios2_gen2_0_cpu_nios2_oci_td_mode:audio_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "audio_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_oci_fifo audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_oci_pib audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_pib:the_audio_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_pib:the_audio_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_oci_im audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_im:the_audio_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_oci_im:the_audio_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_avalon_reg audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_nios2_ocimem audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem\|audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem\|audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "audio_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem\|audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem\|audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem\|audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem\|audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem\|audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem\|audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371306 ""}  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742406371306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406371344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406371344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem\|audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem\|audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_debug_slave_wrapper audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" "the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_debug_slave_tck audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_audio_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_nios2_gen2_0_cpu_debug_slave_sysclk audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"audio_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_audio_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "audio_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371466 ""}  } { { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742406371466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"audio_system:u0\|audio_system_nios2_gen2_0:nios2_gen2_0\|audio_system_nios2_gen2_0_cpu:cpu\|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci\|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_onchip_memory2_0 audio_system:u0\|audio_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"audio_system_onchip_memory2_0\" for hierarchy \"audio_system:u0\|audio_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "audio_system/synthesis/audio_system.v" "onchip_memory2_0" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_system:u0\|audio_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_system:u0\|audio_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "audio_system/synthesis/submodules/audio_system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_system:u0\|audio_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"audio_system:u0\|audio_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "audio_system/synthesis/submodules/audio_system_onchip_memory2_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_system:u0\|audio_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"audio_system:u0\|audio_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"audio_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406371508 ""}  } { { "audio_system/synthesis/submodules/audio_system_onchip_memory2_0.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742406371508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0o1 " "Found entity 1: altsyncram_m0o1" {  } { { "db/altsyncram_m0o1.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/altsyncram_m0o1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406371580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406371580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0o1 audio_system:u0\|audio_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_m0o1:auto_generated " "Elaborating entity \"altsyncram_m0o1\" for hierarchy \"audio_system:u0\|audio_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_m0o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406371581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406372671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406372671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla audio_system:u0\|audio_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_m0o1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"audio_system:u0\|audio_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_m0o1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_m0o1.tdf" "decode3" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/altsyncram_m0o1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406372672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406372713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406372713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb audio_system:u0\|audio_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_m0o1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"audio_system:u0\|audio_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_m0o1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_m0o1.tdf" "mux2" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/altsyncram_m0o1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406372714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_timer_0 audio_system:u0\|audio_system_timer_0:timer_0 " "Elaborating entity \"audio_system_timer_0\" for hierarchy \"audio_system:u0\|audio_system_timer_0:timer_0\"" {  } { { "audio_system/synthesis/audio_system.v" "timer_0" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406372946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0 audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"audio_system_mm_interconnect_0\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "audio_system/synthesis/audio_system.v" "mm_interconnect_0" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406372962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_audio_slave_translator\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "audio_avalon_audio_slave_translator" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "audio_config_avalon_av_config_slave_translator" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 1015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_rom_s1_translator\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "audio_rom_s1_translator" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "audio_avalon_audio_slave_agent" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "audio_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "audio_avalon_audio_slave_agent_rsp_fifo" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 1814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rdata_fifo\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "audio_avalon_audio_slave_agent_rdata_fifo" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_rom_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_rom_s1_agent\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "audio_rom_s1_agent" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 2439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_rom_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_rom_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "audio_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_rom_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_rom_s1_agent_rsp_fifo\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "audio_rom_s1_agent_rsp_fifo" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_router audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router:router " "Elaborating entity \"audio_system_mm_interconnect_0_router\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router:router\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "router" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_router_default_decode audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router:router\|audio_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"audio_system_mm_interconnect_0_router_default_decode\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router:router\|audio_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_router_001 audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"audio_system_mm_interconnect_0_router_001\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_001:router_001\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "router_001" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_router_001_default_decode audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_001:router_001\|audio_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"audio_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_001:router_001\|audio_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_router_002 audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"audio_system_mm_interconnect_0_router_002\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_002:router_002\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "router_002" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_router_002_default_decode audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_002:router_002\|audio_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"audio_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_002:router_002\|audio_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_router_005 audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"audio_system_mm_interconnect_0_router_005\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_005:router_005\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "router_005" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_router_005_default_decode audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_005:router_005\|audio_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"audio_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_005:router_005\|audio_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_router_007 audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"audio_system_mm_interconnect_0_router_007\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_007:router_007\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "router_007" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_router_007_default_decode audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_007:router_007\|audio_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"audio_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_router_007:router_007\|audio_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_rom_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_rom_s1_burst_adapter\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "audio_rom_s1_burst_adapter" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_rom_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_rom_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "audio_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_cmd_demux audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"audio_system_mm_interconnect_0_cmd_demux\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_cmd_demux_001 audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"audio_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_cmd_mux audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"audio_system_mm_interconnect_0_cmd_mux\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_cmd_mux_003 audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"audio_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "audio_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_rsp_demux audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"audio_system_mm_interconnect_0_rsp_demux\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_rsp_demux_001 audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"audio_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_rsp_mux audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"audio_system_mm_interconnect_0_rsp_mux\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "audio_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_rsp_mux_001 audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"audio_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:audio_rom_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:audio_rom_s1_rsp_width_adapter\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "audio_rom_s1_rsp_width_adapter" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373951 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "audio_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742406373960 "|DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:audio_rom_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "audio_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742406373961 "|DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:audio_rom_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "audio_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742406373961 "|DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:audio_rom_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:audio_rom_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:audio_rom_s1_cmd_width_adapter\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "audio_rom_s1_cmd_width_adapter" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406373997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "crosser" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 3940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "audio_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "audio_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_avalon_st_adapter audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"audio_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 4003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|audio_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"audio_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|audio_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_avalon_st_adapter_005 audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"audio_system_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0.v" 4148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|audio_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"audio_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"audio_system:u0\|audio_system_mm_interconnect_0:mm_interconnect_0\|audio_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|audio_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system_irq_mapper audio_system:u0\|audio_system_irq_mapper:irq_mapper " "Elaborating entity \"audio_system_irq_mapper\" for hierarchy \"audio_system:u0\|audio_system_irq_mapper:irq_mapper\"" {  } { { "audio_system/synthesis/audio_system.v" "irq_mapper" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser audio_system:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"audio_system:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "audio_system/synthesis/audio_system.v" "irq_synchronizer" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle audio_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"audio_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "audio_system/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"audio_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "audio_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"audio_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406374199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742406374199 ""}  } { { "audio_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742406374199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer audio_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"audio_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "audio_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u audio_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"audio_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"audio_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "audio_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "audio_system/synthesis/audio_system.v" "rst_controller" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audio_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audio_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "audio_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audio_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audio_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "audio_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "audio_system/synthesis/audio_system.v" "rst_controller_001" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/audio_system.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406374230 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1742406375804 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.03.20.00:46:19 Progress: Loading slde122abf7/alt_sld_fab_wrapper_hw.tcl " "2025.03.20.00:46:19 Progress: Loading slde122abf7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406379316 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406382235 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406382346 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406386503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406386603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406386703 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406386823 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406386827 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406386828 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1742406387493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde122abf7/alt_sld_fab.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/ip/slde122abf7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406387721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406387721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406387811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406387811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406387812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406387812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406387872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406387872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406387954 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406387954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406387954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742406388018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406388018 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_system:u0\|audio_system_audio_config:audio_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"audio_system:u0\|audio_system_audio_config:audio_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1742406389981 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1742406389981 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1742406392028 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1742406392179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1742406392179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1742406392179 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1742406392179 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406394222 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "215 " "215 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742406396117 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Standard 423 " "Ignored 423 assignments for entity \"DE10_Standard\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CONVST -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CONVST -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SDI -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SDI -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SDO -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SDO -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to CLOCK3_50 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to CLOCK3_50 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_BK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_BK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_D_C -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_D_C -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_RST_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_RST_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_CLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_CLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_MISO -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_MISO -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_MOSI -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_MOSI -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_SS -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_SS -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_RESET_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_RESET_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN0 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN0 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_N1 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_N1 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_N2 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_N2 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_P1 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_P1 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_P2 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_P2 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT0 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT0 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_N1 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_N1 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_N2 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_N2 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_P1 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_P1 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_P2 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_P2 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[10\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[10\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[11\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[11\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[12\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[12\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[13\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[13\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[14\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[14\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[15\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[15\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[16\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[16\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[8\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[8\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[9\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[9\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[10\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[10\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[11\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[11\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[12\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[12\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[13\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[13\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[14\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[14\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[15\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[15\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[16\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[16\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[8\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[8\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[9\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[9\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_SCL -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_SCL -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_SDA -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_SDA -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[10\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[10\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[11\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[11\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[12\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[12\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[13\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[13\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[14\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[14\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[15\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[15\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[16\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[16\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[8\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[8\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[9\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[9\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[10\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[10\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[11\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[11\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[12\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[12\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[13\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[13\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[14\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[14\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[15\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[15\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[16\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[16\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[8\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[8\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[9\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[9\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1742406396346 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1742406396346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/output_files/DE10_Standard_Audio.map.smsg " "Generated suppressed messages file D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/output_files/DE10_Standard_Audio.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406396883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742406400128 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742406400128 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "DE10_Standard_Audio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742406400573 "|DE10_Standard_Audio|RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742406400573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4126 " "Implemented 4126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742406400583 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742406400583 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1742406400583 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3175 " "Implemented 3175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742406400583 ""} { "Info" "ICUT_CUT_TM_RAMS" "912 " "Implemented 912 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1742406400583 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1742406400583 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742406400583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 440 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 440 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5118 " "Peak virtual memory: 5118 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742406400666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 20 00:46:40 2025 " "Processing ended: Thu Mar 20 00:46:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742406400666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742406400666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742406400666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742406400666 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1742406402046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742406402047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 00:46:41 2025 " "Processing started: Thu Mar 20 00:46:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742406402047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742406402047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742406402047 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742406402108 ""}
{ "Info" "0" "" "Project  = DE10_Standard_Audio" {  } {  } 0 0 "Project  = DE10_Standard_Audio" 0 0 "Fitter" 0 0 1742406402109 ""}
{ "Info" "0" "" "Revision = DE10_Standard_Audio" {  } {  } 0 0 "Revision = DE10_Standard_Audio" 0 0 "Fitter" 0 0 1742406402109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1742406402348 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1742406402349 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard_Audio 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard_Audio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742406402391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742406402432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742406402433 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742406403002 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1742406403045 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742406403336 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1742406403568 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 33 " "No exact pin location assignment(s) for 1 pins of 33 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1742406403823 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1742406412760 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "audio_system:u0\|audio_system_audio_pll_0:audio_pll_0\|audio_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 514 global CLKCTRL_G4 " "audio_system:u0\|audio_system_audio_pll_0:audio_pll_0\|audio_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 514 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1742406412979 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1742406412979 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2205 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 2205 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1742406412979 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1742406412979 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742406412979 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1742406414181 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1742406414181 ""}
{ "Info" "ISTA_SDC_FOUND" "audio_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'audio_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1742406414213 ""}
{ "Info" "ISTA_SDC_FOUND" "audio_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'audio_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1742406414221 ""}
{ "Info" "ISTA_SDC_FOUND" "audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1742406414224 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_system:u0\|audio_system_audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|serial_audio_out_data CLOCK_50 " "Register audio_system:u0\|audio_system_audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|serial_audio_out_data is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1742406414261 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1742406414261 "|DE10_Standard_Audio|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1742406414351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1742406414351 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742406414362 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1742406414362 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1742406414362 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742406414364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742406414364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742406414364 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1742406414364 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742406414565 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742406414571 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742406414585 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742406414597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742406414598 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742406414604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742406415134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1742406415139 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742406415139 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_CONV_USB_N " "Node \"HPS_CONV_USB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[0\] " "Node \"HPS_DDR3_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[10\] " "Node \"HPS_DDR3_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[11\] " "Node \"HPS_DDR3_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[12\] " "Node \"HPS_DDR3_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[13\] " "Node \"HPS_DDR3_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[14\] " "Node \"HPS_DDR3_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[1\] " "Node \"HPS_DDR3_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[2\] " "Node \"HPS_DDR3_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[3\] " "Node \"HPS_DDR3_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[4\] " "Node \"HPS_DDR3_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[5\] " "Node \"HPS_DDR3_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[6\] " "Node \"HPS_DDR3_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[7\] " "Node \"HPS_DDR3_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[8\] " "Node \"HPS_DDR3_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[9\] " "Node \"HPS_DDR3_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[0\] " "Node \"HPS_DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[1\] " "Node \"HPS_DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[2\] " "Node \"HPS_DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CAS_N " "Node \"HPS_DDR3_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CKE " "Node \"HPS_DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_N " "Node \"HPS_DDR3_CK_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_P " "Node \"HPS_DDR3_CK_P\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CS_N " "Node \"HPS_DDR3_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[0\] " "Node \"HPS_DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[1\] " "Node \"HPS_DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[2\] " "Node \"HPS_DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[3\] " "Node \"HPS_DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[0\] " "Node \"HPS_DDR3_DQS_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[1\] " "Node \"HPS_DDR3_DQS_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[2\] " "Node \"HPS_DDR3_DQS_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[3\] " "Node \"HPS_DDR3_DQS_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[0\] " "Node \"HPS_DDR3_DQS_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[1\] " "Node \"HPS_DDR3_DQS_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[2\] " "Node \"HPS_DDR3_DQS_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[3\] " "Node \"HPS_DDR3_DQS_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[0\] " "Node \"HPS_DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[10\] " "Node \"HPS_DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[11\] " "Node \"HPS_DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[12\] " "Node \"HPS_DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[13\] " "Node \"HPS_DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[14\] " "Node \"HPS_DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[15\] " "Node \"HPS_DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[16\] " "Node \"HPS_DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[17\] " "Node \"HPS_DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[18\] " "Node \"HPS_DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[19\] " "Node \"HPS_DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[1\] " "Node \"HPS_DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[20\] " "Node \"HPS_DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[21\] " "Node \"HPS_DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[22\] " "Node \"HPS_DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[23\] " "Node \"HPS_DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[24\] " "Node \"HPS_DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[25\] " "Node \"HPS_DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[26\] " "Node \"HPS_DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[27\] " "Node \"HPS_DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[28\] " "Node \"HPS_DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[29\] " "Node \"HPS_DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[2\] " "Node \"HPS_DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[30\] " "Node \"HPS_DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[31\] " "Node \"HPS_DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[3\] " "Node \"HPS_DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[4\] " "Node \"HPS_DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[5\] " "Node \"HPS_DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[6\] " "Node \"HPS_DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[7\] " "Node \"HPS_DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[8\] " "Node \"HPS_DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[9\] " "Node \"HPS_DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ODT " "Node \"HPS_DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RAS_N " "Node \"HPS_DDR3_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RESET_N " "Node \"HPS_DDR3_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RZQ " "Node \"HPS_DDR3_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_WE_N " "Node \"HPS_DDR3_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_GTX_CLK " "Node \"HPS_ENET_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_INT_N " "Node \"HPS_ENET_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDC " "Node \"HPS_ENET_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDIO " "Node \"HPS_ENET_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_CLK " "Node \"HPS_ENET_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[0\] " "Node \"HPS_ENET_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[1\] " "Node \"HPS_ENET_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[2\] " "Node \"HPS_ENET_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[3\] " "Node \"HPS_ENET_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DV " "Node \"HPS_ENET_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[0\] " "Node \"HPS_ENET_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[1\] " "Node \"HPS_ENET_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[2\] " "Node \"HPS_ENET_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[3\] " "Node \"HPS_ENET_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_EN " "Node \"HPS_ENET_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[0\] " "Node \"HPS_FLASH_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[1\] " "Node \"HPS_FLASH_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[2\] " "Node \"HPS_FLASH_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[3\] " "Node \"HPS_FLASH_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DCLK " "Node \"HPS_FLASH_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_NCSO " "Node \"HPS_FLASH_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_GSENSOR_INT " "Node \"HPS_GSENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C1_SCLK " "Node \"HPS_I2C1_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C1_SDAT " "Node \"HPS_I2C1_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C2_SCLK " "Node \"HPS_I2C2_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C2_SDAT " "Node \"HPS_I2C2_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C_CONTROL " "Node \"HPS_I2C_CONTROL\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CONTROL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_KEY " "Node \"HPS_KEY\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_BK " "Node \"HPS_LCM_BK\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_BK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_D_C " "Node \"HPS_LCM_D_C\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_D_C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_RST_N " "Node \"HPS_LCM_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_CLK " "Node \"HPS_LCM_SPIM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_MOSI " "Node \"HPS_LCM_SPIM_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_SS " "Node \"HPS_LCM_SPIM_SS\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LED " "Node \"HPS_LED\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LTC_GPIO " "Node \"HPS_LTC_GPIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_RESET_N " "Node \"HPS_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CLK " "Node \"HPS_SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CMD " "Node \"HPS_SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[0\] " "Node \"HPS_SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[1\] " "Node \"HPS_SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[2\] " "Node \"HPS_SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[3\] " "Node \"HPS_SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_CLK " "Node \"HPS_SPIM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MISO " "Node \"HPS_SPIM_MISO\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MOSI " "Node \"HPS_SPIM_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_SS " "Node \"HPS_SPIM_SS\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_RX " "Node \"HPS_UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_TX " "Node \"HPS_UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_CLKOUT " "Node \"HPS_USB_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[0\] " "Node \"HPS_USB_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[1\] " "Node \"HPS_USB_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[2\] " "Node \"HPS_USB_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[3\] " "Node \"HPS_USB_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[4\] " "Node \"HPS_USB_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[5\] " "Node \"HPS_USB_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[6\] " "Node \"HPS_USB_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[7\] " "Node \"HPS_USB_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DIR " "Node \"HPS_USB_DIR\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DIR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_NXT " "Node \"HPS_USB_NXT\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_NXT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_STP " "Node \"HPS_USB_STP\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SCL " "Node \"HSMC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SDA " "Node \"HSMC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742406415585 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1742406415585 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742406415593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742406420678 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_RAM_PACKING_RESOURCE_OVERUSE" "" "Can't place all RAM cells in design" { { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_ADDITIONAL_RAMS_REQUIRED" "553 M10K block 731 " "Selected device has 553 memory locations of type M10K block. The current design requires 731 memory locations of type M10K block to successfully fit." {  } {  } 0 170034 "Selected device has %1!d! memory locations of type %2!s!. The current design requires %3!d! memory locations of type %2!s! to successfully fit." 0 0 "Design Software" 0 -1 1742406430094 ""} { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_REQUIRED_MEMORY_USAGE_ON_DEVICE" "132% M10K block memory block locations required " "Memory usage required for the design in the current device: 132% M10K block memory block locations required" {  } {  } 0 170033 "Memory usage required for the design in the current device: %1!s!" 0 0 "Design Software" 0 -1 1742406430094 ""} { "Info" "IFITAPI_FITAPI_VPR_STATUS_FAILED_RAM_PACKING_AND_INFORM_ABOUT_PAUSED_READ_ACF" "" "The Fitter setting for Equivalent RAM and MLAB Paused Read Capabilities is currently set to Care. More RAMs may be placed in MLAB locations if a different paused read behavior is allowed." {  } {  } 0 170043 "The Fitter setting for Equivalent RAM and MLAB Paused Read Capabilities is currently set to Care. More RAMs may be placed in MLAB locations if a different paused read behavior is allowed." 0 0 "Design Software" 0 -1 1742406430094 ""}  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/" "MEM" } }  } 0 170040 "Can't place all RAM cells in design" 0 0 "Fitter" 0 -1 1742406430094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742406430098 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.63 " "Total time spent on timing analysis during the Fitter is 0.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1742406430098 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1742406440379 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE10_Standard_Audio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1742406440393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE10_Standard_Audio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1742406440393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE10_Standard_Audio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1742406440393 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1742406440393 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Pin AUD_BCLK has VCC driving its datain port" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE10_Standard_Audio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1742406440393 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_ADCLRCK VCC " "Pin AUD_ADCLRCK has VCC driving its datain port" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE10_Standard_Audio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1742406440393 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE10_Standard_Audio.v" "" { Text "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1742406440393 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1742406440393 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1742406440394 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/output_files/DE10_Standard_Audio.fit.smsg " "Generated suppressed messages file D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/output_files/DE10_Standard_Audio.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742406440749 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 401 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 401 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "6248 " "Peak virtual memory: 6248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742406440918 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 20 00:47:20 2025 " "Processing ended: Thu Mar 20 00:47:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742406440918 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742406440918 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742406440918 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742406440918 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 841 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 841 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742406441595 ""}
