# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# Reading C:/Users/arul2/modelsim.tcl
# do Timing_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/VHDL/TimingCheck {D:/Projects/VHDL/TimingCheck/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:33 on Apr 30,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/VHDL/TimingCheck" D:/Projects/VHDL/TimingCheck/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 23:47:33 on Apr 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/VHDL/TimingCheck {D:/Projects/VHDL/TimingCheck/clock_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:33 on Apr 30,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/VHDL/TimingCheck" D:/Projects/VHDL/TimingCheck/clock_tb.v 
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
# End time: 23:47:33 on Apr 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  clock_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" clock_tb 
# Start time: 23:47:34 on Apr 30,2021
# Loading work.clock_tb
# Loading work.clock
# ** Warning: (vsim-3017) D:/Projects/VHDL/TimingCheck/clock_tb.v(13): [TFMPC] - Too few port connections. Expected 4, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /clock_tb/dut File: D:/Projects/VHDL/TimingCheck/clock.v
# ** Warning: (vsim-3722) D:/Projects/VHDL/TimingCheck/clock_tb.v(13): [TFMPC] - Missing connection for port 'a'.
# ** Warning: (vsim-3722) D:/Projects/VHDL/TimingCheck/clock_tb.v(13): [TFMPC] - Missing connection for port 'q'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 23:48:06 on Apr 30,2021, Elapsed time: 0:00:32
# Errors: 0, Warnings: 3
