#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9985d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9a9010 .scope module, "tb" "tb" 3 111;
 .timescale -12 -12;
L_0x99cb70 .functor NOT 1, L_0xa03610, C4<0>, C4<0>, C4<0>;
L_0xa01e30 .functor XOR 1, L_0xa032d0, L_0xa03370, C4<0>, C4<0>;
L_0xa03500 .functor XOR 1, L_0xa01e30, L_0xa03460, C4<0>, C4<0>;
v0x9ef820_0 .net *"_ivl_10", 0 0, L_0xa03460;  1 drivers
v0x9ef920_0 .net *"_ivl_12", 0 0, L_0xa03500;  1 drivers
v0x9efa00_0 .net *"_ivl_2", 0 0, L_0xa03230;  1 drivers
v0x9efac0_0 .net *"_ivl_4", 0 0, L_0xa032d0;  1 drivers
v0x9efba0_0 .net *"_ivl_6", 0 0, L_0xa03370;  1 drivers
v0x9efcd0_0 .net *"_ivl_8", 0 0, L_0xa01e30;  1 drivers
v0x9efdb0_0 .net "areset", 0 0, L_0x9964b0;  1 drivers
v0x9efe50_0 .var "clk", 0 0;
v0x9efef0_0 .net "in", 0 0, v0x9ebd80_0;  1 drivers
v0x9eff90_0 .net "out_dut", 0 0, L_0xa02f90;  1 drivers
v0x9f0030_0 .net "out_ref", 0 0, L_0xa006c0;  1 drivers
v0x9f00d0_0 .var/2u "stats1", 159 0;
v0x9f0170_0 .var/2u "strobe", 0 0;
v0x9f0230_0 .net "tb_match", 0 0, L_0xa03610;  1 drivers
v0x9f02d0_0 .net "tb_mismatch", 0 0, L_0x99cb70;  1 drivers
v0x9f0370_0 .net "wavedrom_enable", 0 0, v0x9ec010_0;  1 drivers
v0x9f0410_0 .net "wavedrom_title", 511 0, v0x9ec0b0_0;  1 drivers
L_0xa03230 .concat [ 1 0 0 0], L_0xa006c0;
L_0xa032d0 .concat [ 1 0 0 0], L_0xa006c0;
L_0xa03370 .concat [ 1 0 0 0], L_0xa02f90;
L_0xa03460 .concat [ 1 0 0 0], L_0xa006c0;
L_0xa03610 .cmp/eeq 1, L_0xa03230, L_0xa03500;
S_0x9a8d00 .scope module, "good1" "reference_module" 3 152, 3 4 0, S_0x9a9010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
P_0x9c8bc0 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x9c8c00 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x9c8c40 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x9c8c80 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x99c760_0 .net *"_ivl_0", 31 0, L_0x9f0530;  1 drivers
L_0x7f0a1c8ef018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x99ca50_0 .net *"_ivl_3", 29 0, L_0x7f0a1c8ef018;  1 drivers
L_0x7f0a1c8ef060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x99cc40_0 .net/2u *"_ivl_4", 31 0, L_0x7f0a1c8ef060;  1 drivers
v0x996520_0 .net "areset", 0 0, L_0x9964b0;  alias, 1 drivers
v0x9967c0_0 .net "clk", 0 0, v0x9efe50_0;  1 drivers
v0x996a80_0 .net "in", 0 0, v0x9ebd80_0;  alias, 1 drivers
v0x997280_0 .var "next", 1 0;
v0x9eac40_0 .net "out", 0 0, L_0xa006c0;  alias, 1 drivers
v0x9ead00_0 .var "state", 1 0;
E_0x9a6880 .event posedge, v0x996520_0, v0x9967c0_0;
E_0x9a5bc0 .event anyedge, v0x9ead00_0, v0x996a80_0;
L_0x9f0530 .concat [ 2 30 0 0], v0x9ead00_0, L_0x7f0a1c8ef018;
L_0xa006c0 .cmp/eq 32, L_0x9f0530, L_0x7f0a1c8ef060;
S_0x9eaef0 .scope module, "stim1" "stimulus_gen" 3 147, 3 33 0, S_0x9a9010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x9964b0 .functor BUFZ 1, v0x9ebe80_0, C4<0>, C4<0>, C4<0>;
v0x9ebbe0_0 .net "areset", 0 0, L_0x9964b0;  alias, 1 drivers
v0x9ebcb0_0 .net "clk", 0 0, v0x9efe50_0;  alias, 1 drivers
v0x9ebd80_0 .var "in", 0 0;
v0x9ebe80_0 .var "reset", 0 0;
v0x9ebf20_0 .net "tb_match", 0 0, L_0xa03610;  alias, 1 drivers
v0x9ec010_0 .var "wavedrom_enable", 0 0;
v0x9ec0b0_0 .var "wavedrom_title", 511 0;
E_0x98e9f0/0 .event negedge, v0x9967c0_0;
E_0x98e9f0/1 .event posedge, v0x9967c0_0;
E_0x98e9f0 .event/or E_0x98e9f0/0, E_0x98e9f0/1;
S_0x9eb190 .scope task, "reset_test" "reset_test" 3 43, 3 43 0, S_0x9eaef0;
 .timescale -12 -12;
v0x9eb3f0_0 .var/2u "arfail", 0 0;
v0x9eb4d0_0 .var "async", 0 0;
v0x9eb590_0 .var/2u "datafail", 0 0;
v0x9eb630_0 .var/2u "srfail", 0 0;
E_0x9cdc50 .event posedge, v0x9967c0_0;
E_0x9cdf70 .event negedge, v0x9967c0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x9cdc50;
    %wait E_0x9cdc50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ebe80_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9cdc50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x9cdf70;
    %load/vec4 v0x9ebf20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x9eb590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ebe80_0, 0;
    %wait E_0x9cdc50;
    %load/vec4 v0x9ebf20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x9eb3f0_0, 0, 1;
    %wait E_0x9cdc50;
    %load/vec4 v0x9ebf20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x9eb630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ebe80_0, 0;
    %load/vec4 v0x9eb630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 57 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x9eb3f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x9eb4d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x9eb590_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x9eb4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 59 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x9eb6f0 .scope task, "wavedrom_start" "wavedrom_start" 3 70, 3 70 0, S_0x9eaef0;
 .timescale -12 -12;
v0x9eb8f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x9eb9d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 73, 3 73 0, S_0x9eaef0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x9ec270 .scope module, "top_module1" "top_module" 3 158, 4 1 0, S_0x9a9010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
L_0x9966f0 .functor AND 1, L_0xa00850, v0x9ebd80_0, C4<1>, C4<1>;
L_0x9969b0 .functor AND 1, L_0xa00a80, L_0xa00bc0, C4<1>, C4<1>;
L_0x997130 .functor AND 1, L_0xa00d00, v0x9ebd80_0, C4<1>, C4<1>;
L_0x9b3cd0 .functor AND 1, L_0xa00f60, L_0xa010c0, C4<1>, C4<1>;
L_0x9ca090 .functor AND 1, L_0xa01220, v0x9ebd80_0, C4<1>, C4<1>;
L_0xa016e0 .functor AND 1, L_0xa014d0, L_0xa01640, C4<1>, C4<1>;
L_0xa019b0 .functor AND 1, L_0xa01860, v0x9ebd80_0, C4<1>, C4<1>;
L_0xa01ea0 .functor AND 1, L_0xa01b60, L_0xa01d90, C4<1>, C4<1>;
L_0x7f0a1c8ef0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x9ec510_0 .net/2u *"_ivl_0", 1 0, L_0x7f0a1c8ef0a8;  1 drivers
v0x9ec5f0_0 .net *"_ivl_10", 0 0, L_0xa00a80;  1 drivers
v0x9ec6b0_0 .net *"_ivl_13", 0 0, L_0xa00bc0;  1 drivers
v0x9ec780_0 .net *"_ivl_15", 0 0, L_0x9969b0;  1 drivers
L_0x7f0a1c8ef180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x9ec840_0 .net/2u *"_ivl_16", 1 0, L_0x7f0a1c8ef180;  1 drivers
L_0x7f0a1c8ef1c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x9ec970_0 .net/2u *"_ivl_18", 1 0, L_0x7f0a1c8ef1c8;  1 drivers
v0x9eca50_0 .net *"_ivl_2", 0 0, L_0xa00850;  1 drivers
v0x9ecb10_0 .net *"_ivl_20", 0 0, L_0xa00d00;  1 drivers
v0x9ecbd0_0 .net *"_ivl_23", 0 0, L_0x997130;  1 drivers
L_0x7f0a1c8ef210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x9ecd20_0 .net/2u *"_ivl_24", 1 0, L_0x7f0a1c8ef210;  1 drivers
L_0x7f0a1c8ef258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x9ece00_0 .net/2u *"_ivl_26", 1 0, L_0x7f0a1c8ef258;  1 drivers
v0x9ecee0_0 .net *"_ivl_28", 0 0, L_0xa00f60;  1 drivers
v0x9ecfa0_0 .net *"_ivl_31", 0 0, L_0xa010c0;  1 drivers
v0x9ed060_0 .net *"_ivl_33", 0 0, L_0x9b3cd0;  1 drivers
L_0x7f0a1c8ef2a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x9ed120_0 .net/2u *"_ivl_34", 1 0, L_0x7f0a1c8ef2a0;  1 drivers
L_0x7f0a1c8ef2e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x9ed200_0 .net/2u *"_ivl_36", 1 0, L_0x7f0a1c8ef2e8;  1 drivers
v0x9ed2e0_0 .net *"_ivl_38", 0 0, L_0xa01220;  1 drivers
v0x9ed4b0_0 .net *"_ivl_41", 0 0, L_0x9ca090;  1 drivers
L_0x7f0a1c8ef330 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x9ed570_0 .net/2u *"_ivl_42", 1 0, L_0x7f0a1c8ef330;  1 drivers
L_0x7f0a1c8ef378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x9ed650_0 .net/2u *"_ivl_44", 1 0, L_0x7f0a1c8ef378;  1 drivers
v0x9ed730_0 .net *"_ivl_46", 0 0, L_0xa014d0;  1 drivers
v0x9ed7f0_0 .net *"_ivl_49", 0 0, L_0xa01640;  1 drivers
v0x9ed8b0_0 .net *"_ivl_5", 0 0, L_0x9966f0;  1 drivers
v0x9ed970_0 .net *"_ivl_51", 0 0, L_0xa016e0;  1 drivers
L_0x7f0a1c8ef3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x9eda30_0 .net/2u *"_ivl_52", 1 0, L_0x7f0a1c8ef3c0;  1 drivers
L_0x7f0a1c8ef408 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x9edb10_0 .net/2u *"_ivl_54", 1 0, L_0x7f0a1c8ef408;  1 drivers
v0x9edbf0_0 .net *"_ivl_56", 0 0, L_0xa01860;  1 drivers
v0x9edcb0_0 .net *"_ivl_59", 0 0, L_0xa019b0;  1 drivers
L_0x7f0a1c8ef0f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x9edd70_0 .net/2u *"_ivl_6", 1 0, L_0x7f0a1c8ef0f0;  1 drivers
L_0x7f0a1c8ef450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x9ede50_0 .net/2u *"_ivl_60", 1 0, L_0x7f0a1c8ef450;  1 drivers
L_0x7f0a1c8ef498 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x9edf30_0 .net/2u *"_ivl_62", 1 0, L_0x7f0a1c8ef498;  1 drivers
v0x9ee010_0 .net *"_ivl_64", 0 0, L_0xa01b60;  1 drivers
v0x9ee0d0_0 .net *"_ivl_67", 0 0, L_0xa01d90;  1 drivers
v0x9ee3a0_0 .net *"_ivl_69", 0 0, L_0xa01ea0;  1 drivers
L_0x7f0a1c8ef4e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x9ee460_0 .net/2u *"_ivl_70", 1 0, L_0x7f0a1c8ef4e0;  1 drivers
L_0x7f0a1c8ef528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x9ee540_0 .net/2u *"_ivl_72", 1 0, L_0x7f0a1c8ef528;  1 drivers
v0x9ee620_0 .net *"_ivl_74", 1 0, L_0xa02030;  1 drivers
v0x9ee700_0 .net *"_ivl_76", 1 0, L_0xa021f0;  1 drivers
v0x9ee7e0_0 .net *"_ivl_78", 1 0, L_0xa02400;  1 drivers
L_0x7f0a1c8ef138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x9ee8c0_0 .net/2u *"_ivl_8", 1 0, L_0x7f0a1c8ef138;  1 drivers
v0x9ee9a0_0 .net *"_ivl_80", 1 0, L_0xa02590;  1 drivers
v0x9eea80_0 .net *"_ivl_82", 1 0, L_0xa027b0;  1 drivers
v0x9eeb60_0 .net *"_ivl_84", 1 0, L_0xa02940;  1 drivers
v0x9eec40_0 .net *"_ivl_86", 1 0, L_0xa02b70;  1 drivers
L_0x7f0a1c8ef570 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x9eed20_0 .net/2u *"_ivl_90", 1 0, L_0x7f0a1c8ef570;  1 drivers
v0x9eee00_0 .net *"_ivl_92", 0 0, L_0xa029e0;  1 drivers
L_0x7f0a1c8ef5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x9eeec0_0 .net/2u *"_ivl_94", 0 0, L_0x7f0a1c8ef5b8;  1 drivers
L_0x7f0a1c8ef600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9eefa0_0 .net/2u *"_ivl_96", 0 0, L_0x7f0a1c8ef600;  1 drivers
v0x9ef080_0 .net "areset", 0 0, L_0x9964b0;  alias, 1 drivers
v0x9ef120_0 .net "clk", 0 0, v0x9efe50_0;  alias, 1 drivers
v0x9ef210_0 .net "in", 0 0, v0x9ebd80_0;  alias, 1 drivers
v0x9ef300_0 .net "next_state", 1 0, L_0xa02d00;  1 drivers
v0x9ef3e0_0 .net "out", 0 0, L_0xa02f90;  alias, 1 drivers
v0x9ef4a0_0 .var "state", 1 0;
L_0xa00850 .cmp/eq 2, v0x9ef4a0_0, L_0x7f0a1c8ef0a8;
L_0xa00a80 .cmp/eq 2, v0x9ef4a0_0, L_0x7f0a1c8ef138;
L_0xa00bc0 .reduce/nor v0x9ebd80_0;
L_0xa00d00 .cmp/eq 2, v0x9ef4a0_0, L_0x7f0a1c8ef1c8;
L_0xa00f60 .cmp/eq 2, v0x9ef4a0_0, L_0x7f0a1c8ef258;
L_0xa010c0 .reduce/nor v0x9ebd80_0;
L_0xa01220 .cmp/eq 2, v0x9ef4a0_0, L_0x7f0a1c8ef2e8;
L_0xa014d0 .cmp/eq 2, v0x9ef4a0_0, L_0x7f0a1c8ef378;
L_0xa01640 .reduce/nor v0x9ebd80_0;
L_0xa01860 .cmp/eq 2, v0x9ef4a0_0, L_0x7f0a1c8ef408;
L_0xa01b60 .cmp/eq 2, v0x9ef4a0_0, L_0x7f0a1c8ef498;
L_0xa01d90 .reduce/nor v0x9ebd80_0;
L_0xa02030 .functor MUXZ 2, L_0x7f0a1c8ef528, L_0x7f0a1c8ef4e0, L_0xa01ea0, C4<>;
L_0xa021f0 .functor MUXZ 2, L_0xa02030, L_0x7f0a1c8ef450, L_0xa019b0, C4<>;
L_0xa02400 .functor MUXZ 2, L_0xa021f0, L_0x7f0a1c8ef3c0, L_0xa016e0, C4<>;
L_0xa02590 .functor MUXZ 2, L_0xa02400, L_0x7f0a1c8ef330, L_0x9ca090, C4<>;
L_0xa027b0 .functor MUXZ 2, L_0xa02590, L_0x7f0a1c8ef2a0, L_0x9b3cd0, C4<>;
L_0xa02940 .functor MUXZ 2, L_0xa027b0, L_0x7f0a1c8ef210, L_0x997130, C4<>;
L_0xa02b70 .functor MUXZ 2, L_0xa02940, L_0x7f0a1c8ef180, L_0x9969b0, C4<>;
L_0xa02d00 .functor MUXZ 2, L_0xa02b70, L_0x7f0a1c8ef0f0, L_0x9966f0, C4<>;
L_0xa029e0 .cmp/eq 2, v0x9ef4a0_0, L_0x7f0a1c8ef570;
L_0xa02f90 .functor MUXZ 1, L_0x7f0a1c8ef600, L_0x7f0a1c8ef5b8, L_0xa029e0, C4<>;
S_0x9ef600 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 166, 3 166 0, S_0x9a9010;
 .timescale -12 -12;
E_0x9a6510 .event anyedge, v0x9f0170_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9f0170_0;
    %nor/r;
    %assign/vec4 v0x9f0170_0, 0;
    %wait E_0x9a6510;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9eaef0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ebe80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %wait E_0x9cdc50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ebe80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %wait E_0x9cdc50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %wait E_0x9cdc50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %wait E_0x9cdc50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %wait E_0x9cdc50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %wait E_0x9cdc50;
    %wait E_0x9cdf70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ebe80_0, 0;
    %wait E_0x9cdc50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ebe80_0, 0;
    %wait E_0x9cdc50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %wait E_0x9cdc50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %wait E_0x9cdc50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %wait E_0x9cdc50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %wait E_0x9cdc50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %wait E_0x9cdc50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %wait E_0x9cdc50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %wait E_0x9cdc50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %wait E_0x9cdf70;
    %fork TD_tb.stim1.wavedrom_stop, S_0x9eb9d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x98e9f0;
    %vpi_func 3 102 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x9ebd80_0, 0;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x9ebe80_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 106 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x9a8d00;
T_5 ;
Ewait_0 .event/or E_0x9a5bc0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x9ead00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x996a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v0x997280_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x996a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 2;
    %store/vec4 v0x997280_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x996a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v0x997280_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x996a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %pad/s 2;
    %store/vec4 v0x997280_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x9a8d00;
T_6 ;
    %wait E_0x9a6880;
    %load/vec4 v0x996520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9ead00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x997280_0;
    %assign/vec4 v0x9ead00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x9ec270;
T_7 ;
    %wait E_0x9a6880;
    %load/vec4 v0x9ef080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9ef4a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x9ef300_0;
    %assign/vec4 v0x9ef4a0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x9a9010;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9efe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9f0170_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x9a9010;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x9efe50_0;
    %inv;
    %store/vec4 v0x9efe50_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x9a9010;
T_10 ;
    %vpi_call/w 3 139 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 140 "$dumpvars", 32'sb00000000000000000000000000000001, v0x9ebcb0_0, v0x9f02d0_0, v0x9efe50_0, v0x9efef0_0, v0x9efdb0_0, v0x9f0030_0, v0x9eff90_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x9a9010;
T_11 ;
    %load/vec4 v0x9f00d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x9f00d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9f00d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 175 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 176 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_11.1 ;
    %load/vec4 v0x9f00d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9f00d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 178 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 179 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9f00d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9f00d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 180 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x9a9010;
T_12 ;
    %wait E_0x98e9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9f00d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f00d0_0, 4, 32;
    %load/vec4 v0x9f0230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x9f00d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 191 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f00d0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9f00d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f00d0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x9f0030_0;
    %load/vec4 v0x9f0030_0;
    %load/vec4 v0x9eff90_0;
    %xor;
    %load/vec4 v0x9f0030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x9f00d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 195 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f00d0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x9f00d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f00d0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3/fsm3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/fsm3/iter0/response49/top_module.sv";
