{
    "selfpaced": true, 
    "topic_name": [
        "Design"
    ], 
    "description": "<p>Performance, Power and Area are the three main pillars of the Chip Design, Crosstalk can hamper all three. <br></p><p>  \t<br>  \t        Crosstalk is the interference caused due to communication between the circuits<br>  \t<br>  \t        Lets learn to \" HOW TO REDUCE CROSSTALK ? \" to achieve a efficient Chip design which give the best performance, uses optimal power and in  minimal Chip area. <br>  \t<br>  \t   Course Details: <br>  \t  •Reasons for Crosstalk<br>  </p>\n\n<p>  \t  •Introduction to Noise Margin  </p>\n\n<p>  \t  •Crosstalk Glitch Example  </p>\n\n<p>  \t  •Factors Affecting Glitch Height  </p>\n\n<p>  \t  •AC Noise Margin  </p>\n\n<p>  \t  •Timing Window Concepts  </p>\n\n<p>  \t  •Impact of Crosstalk on Setup and Hold Timing  </p>\n\n<p>  \t  •Techniques to reduce Crosstalk  </p>\n\n<p>  \t  •Power Supply Noise  </p>", 
    "end_date": null, 
    "title": "VLSI Academy - Signal Integrity", 
    "price": "20.00", 
    "instructors": "Kunal Ghosh", 
    "commitment": "6.5 hours", 
    "cover_url": "https://udemy-images.udemy.com/course/750x422/283556_a64f_2.jpg", 
    "course_url": "https://www.udemy.com/vlsi-academy-crosstalk/", 
    "currency": "USD", 
    "subject_name": [
        "Design Thinking"
    ], 
    "duration": null, 
    "language_name": [
        "English"
    ], 
    "provider_name": [
        "udemy"
    ], 
    "start_date": "2014-08-19T07:14:42Z"
}